
****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_fletcher_aws_1DDR
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.17
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               DEFAULT
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF001
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDC
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B0
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       0
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/centos/fletcher-aws/examples/tpch6/1DDR/build/scripts/../..
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 21_01_17-161546
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -string {PIPE_CL_SH_AURORA_STAT} -suppress
# set_msg_config -string {PIPE_CL_SH_HMC_STAT} -suppress
# set_msg_config -string {PIPE_AURORA_CHANNEL_UP} -suppress
# set_msg_config -string {PIPE_HMC_IIC} -suppress
# set_msg_config -string {PIPE_SH_CL_AURORA_STAT} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Designutils 20-1567} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Project 1-498}       -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {Constraints 18-4644} -suppress
# set_msg_config -id {Coretcl 2-64}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Vivado 12-5201}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Synth 8-115}         -suppress
# set_msg_config -id {Synth 8-3936}        -suppress
# set_msg_config -id {Vivado 12-1023}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-619}  -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
DEFAULT strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers -flatten_hierarchy rebuilt $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options    ""
## set opt_directive  ""
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  ""
## set place_preHookTcl ""
## set place_postHookTcl ""
## set phys_opt 0
## set phys_options    ""
## set phys_directive  ""
## set phys_preHookTcl ""
## set phys_postHookTcl ""
## set route 1
## set route_options    ""
## set route_directive  ""
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 0
## set post_phys_options    ""
## set post_phys_directive  ""
## set post_phys_preHookTcl ""
## set post_phys_postHookTcl ""
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (16:15:57) Calling the encrypt.tcl.
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set FLETCHER_DIR $::env(FLETCHER_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/cl_dram_dma_defines.vh                                  $TARGET_DIR
## file copy -force $CL_DIR/design/cl_id_defines.vh                                        $TARGET_DIR
## file copy -force $CL_DIR/design/cl_dram_dma_pkg.sv                                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_fletcher_aws_1DDR.sv                                 $TARGET_DIR
## file copy -force $CL_DIR/design/cl_vio.sv                                               $TARGET_DIR
## file copy -force $CL_DIR/design/cl_dma_pcis_slv.sv                                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_ila.sv                                               $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/util/UtilMisc_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/util/UtilInt_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/util/UtilConv_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/Stream_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/interconnect/Interconnect_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/axi/AxiReadConverter.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayCmdCtrlMerger.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayConfigParse_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayConfig_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/Array_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamArb.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/interconnect/BusReadArbiterVec.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderStruct.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/buffers/Buffer_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderNull.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderListPrim.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/util/UtilStr_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/interconnect/BusReadBuffer.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/buffers/BufferReaderRespCtrl.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/buffers/BufferReaderResp.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamGearboxSerializer.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamGearboxParallelizer.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamGearbox.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/buffers/BufferReaderPost.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/buffers/BufferReaderCmdGenBusReq.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/buffers/BufferReaderCmd.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/buffers/BufferReader.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderUnlockCombine.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamSync.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamNormalizer.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamElementCounter.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamSlice.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/util/UtilRam1R1W.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamFIFOCounter.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/util/UtilRam_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamFIFO.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/vhlib/stream/StreamBuffer.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderListSyncDecoder.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderListSync.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderList.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderLevel.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReaderArb.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/arrays/ArrayReader.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/axi/Axi_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/parallel_patterns/ParallelPatterns_pkg.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/parallel_patterns/FilterStream.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/parallel_patterns/MapStream.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/parallel_patterns/ReduceStream.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/parallel_patterns/SequenceStream.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/parallel_patterns/StreamAccumulator.vhd $TARGET_DIR
## file copy -force $FLETCHER_DIR/hardware/parallel_patterns/StreamSliceArray.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Forecast_l.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Forecast_Mantle.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/AxiTop.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/vhdmmio_pkg.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/mmio_pkg.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/mmio.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Forecast_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Forecast.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/SumOp.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/MergeOp.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/ALU.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/ReduceStage.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Forecast_Nucleus.gen.vhd $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2020.1
## puts "vivado_version $vivado_version"
vivado_version 2020.1
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile_2017_4.txt -lang verilog -quiet [glob -nocomplain -- $TARGET_DIR/*.{v,sv}] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc]
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile_2017_4.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (16:15:57) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# } else {
#    open_checkpoint ../checkpoints/CL.post_synth.dcp
#    set synth_dcp CL.post_synth.dcp
# }
AWS FPGA: (16:15:58) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (16:15:58) Reading developer's Custom Logic files post encryption.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cl_axi_interconnect.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cl_axi_interconnect_s01_regslice_0
cl_axi_interconnect_s00_regslice_0
cl_axi_interconnect_m00_regslice_0
cl_axi_interconnect_axi_interconnect_0_0
cl_axi_interconnect_xbar_0

read_bd: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2232.766 ; gain = 0.004 ; free physical = 27945 ; free virtual = 49807
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
AWS FPGA: Reading AWS constraints
AWS FPGA: (16:16:12) Start design synthesis.

Running synth_design for cl_fletcher_aws_1DDR /home/centos/fletcher-aws/examples/tpch6/1DDR/build/scripts/../../build/scripts [Sun Jan 17 16:16:16 2021]
Command: synth_design -top cl_fletcher_aws_1DDR -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7157
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:01:24 . Memory (MB): peak = 2862.375 ; gain = 217.715 ; free physical = 26378 ; free virtual = 48512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cl_fletcher_aws_1DDR' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:19]
	Parameter NUM_DDR bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sh_ddr' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
	Parameter DDR_A_PRESENT bound to: 0 - type: integer 
	Parameter DDR_B_PRESENT bound to: 0 - type: integer 
	Parameter DDR_D_PRESENT bound to: 0 - type: integer 
	Parameter DDR_A_IO bound to: 1 - type: integer 
	Parameter DDR_D_IO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (1#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46314]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (5#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46314]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36481]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (6#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36481]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36255]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (7#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36255]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (8#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6155] done synthesizing module 'sh_ddr' (9#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cl_dma_pcis_slv' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:16]
WARNING: [Synth 8-330] inout connections inferred for interface port 'axi_bus_t' with no modport [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:166]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (9#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 109 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (10#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (10#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (10#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 531 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (10#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 531 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 531 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (12#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (13#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (14#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v:58]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
WARNING: [Synth 8-7023] instance 'PCI_AXL_REG_SLC' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:55]
INFO: [Synth 8-6157] synthesizing module 'cl_axi_interconnect' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/scripts/.Xil/Vivado-7087-ip-172-31-27-38.ec2.internal/realtime/cl_axi_interconnect_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cl_axi_interconnect' (15#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/scripts/.Xil/Vivado-7087-ip-172-31-27-38.ec2.internal/realtime/cl_axi_interconnect_stub.v:5]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
WARNING: [Synth 8-7023] instance 'DDR_C_TST_AXI4_REG_SLC' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:251]
INFO: [Synth 8-6155] done synthesizing module 'cl_dma_pcis_slv' (16#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_light' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (16#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (16#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (16#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (16#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (16#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (16#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (16#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_light' (17#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (32) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:216]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_wdata' does not match port width (32) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:220]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_wstrb' does not match port width (4) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:221]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (32) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:229]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_rdata' does not match port width (32) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:233]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_awaddr' does not match port width (32) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:237]
WARNING: [Synth 8-689] width (512) of port connection 'm_axi_wdata' does not match port width (32) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:241]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_wstrb' does not match port width (4) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:242]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_araddr' does not match port width (32) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:250]
WARNING: [Synth 8-689] width (512) of port connection 'm_axi_rdata' does not match port width (32) of module 'axi_register_slice_light' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:254]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:209]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:209]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:209]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:209]
WARNING: [Synth 8-7023] instance 'BAR1_SLICE' of module 'axi_register_slice_light' has 40 connections declared, but only 36 given [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:209]
INFO: [Synth 8-638] synthesizing module 'AxiTop' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/AxiTop.gen.vhd:126]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter MMIO_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MMIO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Forecast_Mantle' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Mantle.gen.vhd:24' bound to instance 'Forecast_Mantle_inst' of component 'Forecast_Mantle' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/AxiTop.gen.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Forecast_Mantle' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Mantle.gen.vhd:67]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Forecast_Nucleus' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:25' bound to instance 'Forecast_Nucleus_inst' of component 'Forecast_Nucleus' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Mantle.gen.vhd:486]
INFO: [Synth 8-638] synthesizing module 'Forecast_Nucleus' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:113]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Forecast' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:15' bound to instance 'Forecast_inst' of component 'Forecast' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:350]
INFO: [Synth 8-638] synthesizing module 'Forecast' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:97]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'discount_sync' of component 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:170]
INFO: [Synth 8-638] synthesizing module 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync' (18#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ALUTYPE bound to: LESSTHAN - type: string 
INFO: [Synth 8-3491] module 'ALU' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:16' bound to instance 'lessthan' of component 'ALU' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:189]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ALU' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:44]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ALUTYPE bound to: LESSTHAN - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'op_in_sync' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:58]
INFO: [Synth 8-638] synthesizing module 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice' (19#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Common 17-14] Message 'Synth 8-151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ALU' (20#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:44]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ALUTYPE bound to: BETWEEN - type: string 
INFO: [Synth 8-3491] module 'ALU' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:16' bound to instance 'between' of component 'ALU' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:210]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ALU__parameterized0' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:44]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ALUTYPE bound to: BETWEEN - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'op_in_sync' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:58]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Synth 8-226] default block is never used [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_pkg.vhd:209]
INFO: [Common 17-14] Message 'Synth 8-226' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ALU__parameterized0' (20#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:44]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ALUTYPE bound to: DATE - type: string 
INFO: [Synth 8-3491] module 'ALU' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:16' bound to instance 'compare' of component 'ALU' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:231]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ALU__parameterized1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:44]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ALUTYPE bound to: DATE - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'op_in_sync' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ALU__parameterized1' (20#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ALU.vhd:44]
	Parameter MIN_DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'matcher_out_buffer_lessthan' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:252]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized2' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized2' (20#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamFIFO' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:31' bound to instance 'slice_inst' of component 'StreamFIFO' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:128]
INFO: [Synth 8-638] synthesizing module 'StreamFIFO' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 6 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'wptr_inst' of component 'StreamFIFOCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:133]
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 6 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter' (21#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH_LOG2 bound to: 6 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'UtilRam1R1W' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:25' bound to instance 'ram_inst' of component 'UtilRam1R1W' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:149]
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH_LOG2 bound to: 6 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W' (22#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 6 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'rptr_inst' of component 'StreamFIFOCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO' (23#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer' (24#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'matcher_out_buffer_between' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:267]
	Parameter MIN_DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'matcher_out_buffer_date' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:282]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MIN_DEPTH bound to: 32 - type: integer 
	Parameter DATA_TYPE bound to: FLOAT64 - type: string 
INFO: [Synth 8-3491] module 'MergeOp' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/MergeOp.vhd:35' bound to instance 'merge_predicate' of component 'MergeOp' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:297]
INFO: [Synth 8-638] synthesizing module 'MergeOp' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/MergeOp.vhd:77]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MIN_DEPTH bound to: 32 - type: integer 
	Parameter DATA_TYPE bound to: FLOAT64 - type: string 
	Parameter MIN_DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'out_buf' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/MergeOp.vhd:132]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized2' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized4' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized4' (24#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamFIFO' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:31' bound to instance 'slice_inst' of component 'StreamFIFO' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:128]
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'wptr_inst' of component 'StreamFIFOCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:133]
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter__parameterized2' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter__parameterized2' (24#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 66 - type: integer 
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'UtilRam1R1W' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:25' bound to instance 'ram_inst' of component 'UtilRam1R1W' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:149]
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 66 - type: integer 
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized1' (24#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'rptr_inst' of component 'StreamFIFOCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized1' (24#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized2' (24#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'discount_sync' of component 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/MergeOp.vhd:151]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized1' (24#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'MergeOp' (25#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/MergeOp.vhd:77]
	Parameter NUM_INPUTS bound to: 4 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'filter_in_sync' of component 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:329]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized3' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 4 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized3' (25#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter INDEX_WIDTH bound to: 31 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ReduceStage' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStage.vhd:13' bound to instance 'reduce_stage' of component 'ReduceStage' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:384]
INFO: [Synth 8-638] synthesizing module 'ReduceStage' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStage.vhd:37]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter INDEX_WIDTH bound to: 31 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter IN_DIMENSIONALITY bound to: 1 - type: integer 
	Parameter LENGTH_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'ReduceStream' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStream.vhd:10' bound to instance 'reduce_cntrl' of component 'ReduceStream' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStage.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ReduceStream' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStream.vhd:59]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter IN_DIMENSIONALITY bound to: 1 - type: integer 
	Parameter LENGTH_WIDTH bound to: 31 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 2147483644 - type: integer 
INFO: [Synth 8-3491] module 'StreamElementCounter' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamElementCounter.vhd:29' bound to instance 'element_counter' of component 'StreamElementCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStream.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamElementCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamElementCounter.vhd:69]
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 2147483644 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamElementCounter' (26#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamElementCounter.vhd:69]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'acc_in_sync' of component 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStream.vhd:108]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized5' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized5' (26#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'StreamAccumulator' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamAccumulator.vhd:29' bound to instance 'accumulator' of component 'StreamAccumulator' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStream.vhd:131]
INFO: [Synth 8-638] synthesizing module 'StreamAccumulator' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamAccumulator.vhd:63]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamAccumulator' (27#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamAccumulator.vhd:63]
	Parameter MIN_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter LENGTH_WIDTH bound to: 31 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter BLOCKING bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'SequenceStream' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/SequenceStream.vhd:32' bound to instance 'sequencer' of component 'SequenceStream' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStream.vhd:152]
INFO: [Synth 8-638] synthesizing module 'SequenceStream' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/SequenceStream.vhd:75]
	Parameter MIN_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter LENGTH_WIDTH bound to: 31 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter BLOCKING bound to: 0 - type: bool 
	Parameter MIN_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'length_buffer' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/SequenceStream.vhd:95]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized4' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized6' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized6' (27#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized4' (27#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'SequenceStream' (28#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/SequenceStream.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ReduceStream' (29#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStream.vhd:59]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'in_sync' of component 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStage.vhd:104]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'StreamSliceArray' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:14' bound to instance 'dly' of component 'StreamSliceArray' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStage.vhd:126]
INFO: [Synth 8-638] synthesizing module 'StreamSliceArray' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:45]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized8' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized8' (29#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'StreamSliceArray' (30#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSliceArray.vhd:45]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_TYPE bound to: FLOAT64 - type: string 
INFO: [Synth 8-3491] module 'SumOp' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/SumOp.vhd:34' bound to instance 'operator' of component 'SumOp' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStage.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SumOp' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/SumOp.vhd:72]
	Parameter FIXED_LEFT_INDEX bound to: 45 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -18 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_TYPE bound to: FLOAT64 - type: string 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'op_in_sync' of component 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/SumOp.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'SumOp' (31#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/SumOp.vhd:72]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'cntrl_out_slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStage.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'ReduceStage' (32#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ReduceStage.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Forecast' (33#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast.vhd:97]
INFO: [Synth 8-3491] module 'mmio' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/mmio.gen.vhd:12' bound to instance 'mmio_inst' of component 'mmio' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:421]
INFO: [Synth 8-638] synthesizing module 'mmio' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/mmio.gen.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'mmio' (34#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/mmio.gen.vhd:93]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ArrayCmdCtrlMerger' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:26' bound to instance 'l_quantity_cmd_accm_inst' of component 'ArrayCmdCtrlMerger' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:457]
INFO: [Synth 8-638] synthesizing module 'ArrayCmdCtrlMerger' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:58]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArrayCmdCtrlMerger' (35#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:58]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ArrayCmdCtrlMerger' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:26' bound to instance 'l_extendedprice_cmd_accm_inst' of component 'ArrayCmdCtrlMerger' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:479]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ArrayCmdCtrlMerger' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:26' bound to instance 'l_discount_cmd_accm_inst' of component 'ArrayCmdCtrlMerger' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:501]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ArrayCmdCtrlMerger' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:26' bound to instance 'l_shipdate_cmd_accm_inst' of component 'ArrayCmdCtrlMerger' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:523]
INFO: [Synth 8-256] done synthesizing module 'Forecast_Nucleus' (36#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Nucleus.gen.vhd:113]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_QUANTITY_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_QUANTITY_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_QUANTITY_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_DISCOUNT_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_DISCOUNT_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_DISCOUNT_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SHIPDATE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SHIPDATE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SHIPDATE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Forecast_l' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_l.gen.vhd:24' bound to instance 'Forecast_l_inst' of component 'Forecast_l' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Mantle.gen.vhd:573]
INFO: [Synth 8-638] synthesizing module 'Forecast_l' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_l.gen.vhd:145]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_QUANTITY_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_QUANTITY_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_QUANTITY_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_DISCOUNT_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_DISCOUNT_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_DISCOUNT_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SHIPDATE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SHIPDATE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SHIPDATE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ArrayReader' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReader.vhd:25' bound to instance 'quantity_inst' of component 'ArrayReader' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_l.gen.vhd:251]
INFO: [Synth 8-638] synthesizing module 'ArrayReader' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReader.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(prim(64)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ArrayReaderArb' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderArb.vhd:28' bound to instance 'arb_inst' of component 'ArrayReaderArb' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReader.vhd:149]
INFO: [Synth 8-638] synthesizing module 'ArrayReaderArb' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderArb.vhd:138]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(prim(64)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderArb.vhd:201]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized6' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized10' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized10' (36#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized6' (36#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderArb.vhd:230]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized8' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized8' (36#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderArb.vhd:333]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized10' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized10' (36#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ArrayReaderLevel' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderLevel.vhd:27' bound to instance 'a_inst' of component 'ArrayReaderLevel' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderArb.vhd:359]
INFO: [Synth 8-638] synthesizing module 'ArrayReaderLevel' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderLevel.vhd:137]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'BufferReader' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReader.vhd:26' bound to instance 'buffer_reader_inst' of component 'BufferReader' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderLevel.vhd:155]
INFO: [Synth 8-638] synthesizing module 'BufferReader' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReader.vhd:235]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'BufferReaderCmd' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmd.vhd:27' bound to instance 'cmd_inst' of component 'BufferReaderCmd' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReader.vhd:301]
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmd' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'cmd_in_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmd.vhd:210]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized12' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized12' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 131 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized12' (36#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized12' (36#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'cmd_stream_split_inst' of component 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmd.vhd:237]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'BufferReaderCmdGenBusReq' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:28' bound to instance 'bus_request_gen_inst' of component 'BufferReaderCmdGenBusReq' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmd.vhd:256]
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmdGenBusReq' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmdGenBusReq' (37#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter DATA_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'cmd_stream_slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmd.vhd:288]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized14' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized14' (37#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'bus_req_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmd.vhd:315]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized14' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized16' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized16' (37#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized14' (37#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmd' (38#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICE bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'BusReadBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadBuffer.vhd:33' bound to instance 'buffer_inst' of component 'BusReadBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReader.vhd:346]
INFO: [Synth 8-638] synthesizing module 'BusReadBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadBuffer.vhd:95]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICE bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 0 - type: bool 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'slv_rreq_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadBuffer.vhd:150]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized16' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized16' (38#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'mst_rreq_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadBuffer.vhd:237]
	Parameter MIN_DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'mst_rdat_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadBuffer.vhd:262]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized18' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized18' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized18' (38#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamFIFO' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:31' bound to instance 'slice_inst' of component 'StreamFIFO' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:128]
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized3' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'wptr_inst' of component 'StreamFIFOCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:133]
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter__parameterized4' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter__parameterized4' (38#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 513 - type: integer 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'UtilRam1R1W' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:25' bound to instance 'ram_inst' of component 'UtilRam1R1W' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:149]
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized3' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 513 - type: integer 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized3' (38#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'rptr_inst' of component 'StreamFIFOCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized3' (38#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized18' (38#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'slv_rdat_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadBuffer.vhd:288]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized20' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized20' (38#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BusReadBuffer' (39#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadBuffer.vhd:95]
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 3 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 8 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'BufferReaderResp' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:26' bound to instance 'resp_inst' of component 'BufferReaderResp' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReader.vhd:382]
INFO: [Synth 8-638] synthesizing module 'BufferReaderResp' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 3 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 8 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 3 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'BufferReaderRespCtrl' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:26' bound to instance 'ctrl_inst' of component 'BufferReaderRespCtrl' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:287]
INFO: [Synth 8-638] synthesizing module 'BufferReaderRespCtrl' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 3 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'out_slice' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:591]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized20' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized20' (39#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderRespCtrl' (40#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'stageA_sync_inst' of component 'StreamSync' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:534]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized8' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized8' (40#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'stage_a2b_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:573]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized22' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized22' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized22' (40#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized22' (40#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 8 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'StreamGearbox' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamGearbox.vhd:31' bound to instance 'stage_b2c_gearbox_inst' of component 'StreamGearbox' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:602]
INFO: [Synth 8-638] synthesizing module 'StreamGearbox' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 8 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGearbox' (41#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'stage_c2d_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:633]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'unlock_buffer_inst' of component 'StreamBuffer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:659]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized24' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized24' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized24' (41#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized24' (41#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderResp' (42#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamFIFO' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:31' bound to instance 'fifo_inst' of component 'StreamFIFO' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReader.vhd:440]
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized5' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'wptr_inst' of component 'StreamFIFOCounter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:133]
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter__parameterized6' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter__parameterized6' (42#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 516 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'UtilRam1R1W' declared at '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:25' bound to instance 'ram_inst' of component 'UtilRam1R1W' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:149]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized5' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 516 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized5' (42#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized5' (42#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 8 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderPost' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 8 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearbox__parameterized1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearboxSerializer' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamGearboxSerializer.vhd:94]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGearboxSerializer' (43#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamGearboxSerializer.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'StreamGearbox__parameterized1' (43#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderPost' (44#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'BufferReader' (45#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BufferReader.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderLevel' (46#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderLevel.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderArb' (47#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReaderArb.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ArrayReader' (48#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/ArrayReader.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Forecast_l' (49#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_l.gen.vhd:145]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 4 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
	Parameter MAX_OUTSTANDING bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BusReadArbiterVec' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadArbiterVec.vhd:97]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 4 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
	Parameter MAX_OUTSTANDING bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized26' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized26' (49#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 4 - type: integer 
	Parameter INDEX_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamArb' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 4 - type: integer 
	Parameter INDEX_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamArb' (50#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized28' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized28' (50#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized10' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized10' (50#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/StreamSync.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'BusReadArbiterVec' (51#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/BusReadArbiterVec.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'Forecast_Mantle' (52#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/Forecast_Mantle.gen.vhd:67]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MASTER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter MASTER_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SLAVE_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_MAX_BURST bound to: 64 - type: integer 
	Parameter ENABLE_FIFO bound to: 0 - type: bool 
	Parameter SLV_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter SLV_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_DAT_SLICE_DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiReadConverter' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/AxiReadConverter.vhd:91]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MASTER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter MASTER_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SLAVE_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_MAX_BURST bound to: 64 - type: integer 
	Parameter ENABLE_FIFO bound to: 0 - type: bool 
	Parameter SLV_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter SLV_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'AxiReadConverter' (53#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/AxiReadConverter.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'AxiTop' (54#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/AxiTop.gen.vhd:126]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (32) of module 'AxiTop' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:296]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_wdata' does not match port width (32) of module 'AxiTop' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:299]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_wstrb' does not match port width (4) of module 'AxiTop' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:300]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (32) of module 'AxiTop' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:306]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_rdata' does not match port width (32) of module 'AxiTop' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:309]
INFO: [Synth 8-6157] synthesizing module 'cl_ila' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_ila.sv:16]
WARNING: [Synth 8-330] inout connections inferred for interface port 'axi_bus_t' with no modport [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:343]
INFO: [Synth 8-6157] synthesizing module 'cl_debug_bridge' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_a493' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_lut_buffer_0' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39133]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (55#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39133]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_lut_buffer_0' (57#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_xsdbm_0' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (58#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_xsdbm_0' (61#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493' (62#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cl_debug_bridge' (63#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_ila.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (71#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (72#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (82#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (84#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78148]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (86#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78148]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (90#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_5_ila' has 1033 connections declared, but only 1027 given [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (108#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'probe19' does not match port width (5) of module 'ila_1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_ila.sv:80]
WARNING: [Synth 8-689] width (16) of port connection 'probe20' does not match port width (5) of module 'ila_1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_ila.sv:81]
WARNING: [Synth 8-689] width (16) of port connection 'probe25' does not match port width (5) of module 'ila_1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_ila.sv:86]
WARNING: [Synth 8-689] width (16) of port connection 'probe38' does not match port width (5) of module 'ila_1' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_ila.sv:99]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CL_DMA_ILA_0'. This will prevent further optimization [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_ila.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'cl_ila' (109#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_ila.sv:16]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:346]
INFO: [Synth 8-6157] synthesizing module 'cl_vio' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_vio.sv:16]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (116#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_vio.sv:88]
INFO: [Synth 8-6157] synthesizing module 'ila_vio_counter' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:84]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_5_ila' has 1033 connections declared, but only 1027 given [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
INFO: [Synth 8-6155] done synthesizing module 'ila_vio_counter' (117#1) [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CL_VIO_0'. This will prevent further optimization [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_vio.sv:73]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CL_VIO_ILA'. This will prevent further optimization [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_vio.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'cl_vio' (118#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_vio.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'cl_fletcher_aws_1DDR' (119#1) [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/cl_fletcher_aws_1DDR.sv:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:03:38 . Memory (MB): peak = 3445.137 ; gain = 800.477 ; free physical = 26223 ; free virtual = 48365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:03:41 . Memory (MB): peak = 3445.137 ; gain = 800.477 ; free physical = 26280 ; free virtual = 48422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:35 ; elapsed = 00:03:41 . Memory (MB): peak = 3445.137 ; gain = 800.477 ; free physical = 26280 ; free virtual = 48422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3445.137 ; gain = 0.000 ; free physical = 26092 ; free virtual = 48234
INFO: [Netlist 29-17] Analyzing 1524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/cl_axi_interconnect/cl_axi_interconnect_in_context.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR'
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/cl_axi_interconnect/cl_axi_interconnect_in_context.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR'
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO/CL_VIO_0'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO/CL_VIO_0'
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_microblaze_I_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_ilmb_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_dlmb_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_iomodule_0_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core_microblaze_mcs'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_1DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_1DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_1DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_1DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_synth_user.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3817.805 ; gain = 0.000 ; free physical = 25523 ; free virtual = 47693
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1236 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 900 instances
  CFGLUT5 => SRLC32E: 63 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3817.805 ; gain = 0.000 ; free physical = 25522 ; free virtual = 47693
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:35 ; elapsed = 00:05:47 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 25937 ; free virtual = 48108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:35 ; elapsed = 00:05:48 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 25937 ; free virtual = 48108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DEBUG_BRIDGE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DEBUG_BRIDGE/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BAR1_SLICE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/PCI_AXL_REG_SLC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/AXI_CROSSBAR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO/CL_VIO_ILA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO/CL_VIO_ILA/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO/CL_VIO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DMA_ILA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DMA_ILA_0/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:05:50 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 25935 ; free virtual = 48106
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Forecast'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderCmdGenBusReq'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderRespCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-6904] The RAM "flop_ccf:/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized0:/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized1:/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized2:/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "UtilRam1R1W:/mem_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized1:/mem_reg" of size (depth=32 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-327] inferring latch for variable 'temp_res_reg' [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/src_post_encryption/MergeOp.vhd:172]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                            00001 |                              000
           state_command |                            00010 |                              001
       state_calculating |                            00100 |                              010
            state_unlock |                            01000 |                              011
              state_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Forecast'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                pre_step |                               01 |                              010
                     max |                               10 |                              011
               post_step |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderCmdGenBusReq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                data_pre |                               01 |                              100
                    data |                               10 |                              101
               data_post |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderRespCtrl'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized5:/mem_reg" of size (depth=8 x width=516) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:48 ; elapsed = 00:06:01 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 25884 ; free virtual = 48061
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'flop_ccf:/sync_wr_rst' (sync) to 'flop_ccf:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized0:/sync_wr_rst' (sync) to 'flop_ccf__parameterized0:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized1:/sync_wr_rst' (sync) to 'flop_ccf__parameterized1:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized2:/sync_wr_rst' (sync) to 'flop_ccf__parameterized2:/sync_rd_rst'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   67 Bit       Adders := 4     
	   2 Input   65 Bit       Adders := 6     
	   2 Input   64 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 17    
	   2 Input   31 Bit       Adders := 6     
	   2 Input   30 Bit       Adders := 4     
	   2 Input   29 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 11    
	   2 Input    6 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 76    
	   3 Input    3 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 25    
	   3 Input    2 Bit       Adders := 12    
	   3 Input    1 Bit       Adders := 24    
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 87    
	   2 Input      2 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	             1328 Bit    Registers := 1     
	             1315 Bit    Registers := 13    
	             1024 Bit    Registers := 4     
	              577 Bit    Registers := 4     
	              531 Bit    Registers := 4     
	              516 Bit    Registers := 32    
	              513 Bit    Registers := 34    
	              512 Bit    Registers := 4     
	              131 Bit    Registers := 8     
	              129 Bit    Registers := 8     
	              128 Bit    Registers := 3     
	              109 Bit    Registers := 8     
	               80 Bit    Registers := 1     
	               72 Bit    Registers := 26    
	               70 Bit    Registers := 13    
	               67 Bit    Registers := 8     
	               66 Bit    Registers := 22    
	               65 Bit    Registers := 20    
	               64 Bit    Registers := 31    
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 3     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 48    
	               31 Bit    Registers := 4     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 5     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 385   
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 85    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 148   
	                1 Bit    Registers := 1089  
+---Multipliers : 
	              64x64  Multipliers := 1     
+---RAMs : 
	              64K Bit	(128 X 513 bit)          RAMs := 4     
	               4K Bit	(8 X 516 bit)          RAMs := 4     
	               2K Bit	(32 X 66 bit)          RAMs := 1     
	               84 Bit	(2 X 42 bit)          RAMs := 3     
	               64 Bit	(2 X 32 bit)          RAMs := 3     
	               64 Bit	(64 X 1 bit)          RAMs := 3     
	               54 Bit	(2 X 27 bit)          RAMs := 3     
	               18 Bit	(2 X 9 bit)          RAMs := 3     
+---Muxes : 
	   2 Input 1315 Bit        Muxes := 1     
	   2 Input  577 Bit        Muxes := 4     
	   2 Input  531 Bit        Muxes := 4     
	   2 Input  516 Bit        Muxes := 16    
	   2 Input  513 Bit        Muxes := 17    
	   2 Input  512 Bit        Muxes := 12    
	   2 Input  131 Bit        Muxes := 4     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  109 Bit        Muxes := 8     
	   2 Input   72 Bit        Muxes := 13    
	   4 Input   72 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 8     
	   2 Input   66 Bit        Muxes := 19    
	   2 Input   65 Bit        Muxes := 10    
	   2 Input   64 Bit        Muxes := 41    
	   5 Input   64 Bit        Muxes := 4     
	   3 Input   64 Bit        Muxes := 5     
	  13 Input   64 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 38    
	   5 Input   32 Bit        Muxes := 2     
	  13 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 13    
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 82    
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 59    
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 219   
	   3 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 59    
	   4 Input    3 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 63    
	  10 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 80    
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 952   
	   5 Input    1 Bit        Muxes := 4     
	  13 Input    1 Bit        Muxes := 10    
	  14 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 58    
	   7 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 59    
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "cl_fletcher_aws_1DDR/gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_fletcher_aws_1DDR/gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_fletcher_aws_1DDR/gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_fletcher_aws_1DDR/gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_fletcher_aws_1DDR/gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_fletcher_aws_1DDR/gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst/ram_inst/mem_reg " of size (depth=8 x width=516) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port cmdOut_ctrl[0] in module BufferReaderResp is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmdOut_tag[0] in module BufferReaderResp is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmdOut_ready in module BufferReaderResp is either unconnected or has no load
RAM ("\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst/ram_inst/mem_reg " of size (depth=8 x width=516) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][ba_last][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][wa_first][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][wa_first][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][wa_first][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][wa_last][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\cmd_in_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /post_inst/\post_gearbox_inst/serialize.inst/null_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arb_inst/user_slice_gen[0].buffer_inst/input_slice_gen.slice_inst/saved_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\cmd_in_buffer_inst/input_slice_gen.slice_inst/out_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/out_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/out_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/out_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/out_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/out_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\bus_req_buffer_inst/input_slice_gen.slice_inst/out_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arb_inst/user_slice_gen[0].buffer_inst/input_slice_gen.slice_inst/out_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\cmd_stream_slice/saved_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/saved_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /cmd_inst/\cmd_stream_slice/out_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/out_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/out_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/out_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/out_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/out_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/\mst_rreq_buffer_inst/input_slice_gen.slice_inst/out_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\out_slice/saved_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\out_slice/out_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][ba_last][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][ba_last][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][wa_last][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arb_inst/a_inst/prim_gen.buffer_reader_inst /resp_inst/ctrl_inst/\r_reg[element][wa_last][2] )
INFO: [Synth 8-6904] The RAM "\Forecast_inst/merge_predicate /out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=32 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Forecast_Nucleus/Forecast_inst/matcher_out_buffer_lessthan/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Forecast_Nucleus/Forecast_inst/matcher_out_buffer_between/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Forecast_Nucleus/Forecast_inst/matcher_out_buffer_date/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port mmio_awprot[2] in module mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_awprot[1] in module mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_awprot[0] in module mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_arprot[2] in module mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_arprot[1] in module mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmio_arprot[0] in module mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port acc_out_ready in module ReduceStream is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_dvalid in module xil_defaultlib_ALU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_last in module xil_defaultlib_ALU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_dvalid in module xil_defaultlib_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_last in module xil_defaultlib_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate_dvalid in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate_last in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[63] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[62] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[61] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[60] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[59] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[58] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[57] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[56] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[55] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[54] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[53] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[52] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[51] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[50] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[49] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[48] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[47] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[46] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[45] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[44] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[43] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[42] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[41] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[40] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[39] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[38] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[37] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[36] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[35] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[34] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[33] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate[32] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_quantity_unl_tag[0] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_extendedprice_unl_tag[0] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_discount_unl_tag[0] in module Forecast_Nucleus is either unconnected or has no load
WARNING: [Synth 8-7129] Port l_shipdate_unl_tag[0] in module Forecast_Nucleus is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "\Forecast_inst/merge_predicate /out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=32 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Forecast_Nucleus/Forecast_inst/matcher_out_buffer_lessthan/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Forecast_Nucleus/Forecast_inst/matcher_out_buffer_between/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Forecast_Nucleus/Forecast_inst/matcher_out_buffer_date/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=64 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/matcher_out_buffer_between/input_slice_gen.slice_inst/saved_data_reg[0] )
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-19]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-21]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-29]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-25]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-23]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-20]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-22]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-27]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-24]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-26]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-33]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-31]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-28]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-30]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-34]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-32]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-36]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-35]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[43]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[44]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[41]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[42]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[40]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[37]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[38]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[35]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[36]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[33]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[34]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[31]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[32]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[29]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[30]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[27]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[28]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[25]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[26]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[23]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[24]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[21]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[22]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[19]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[20]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[17]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[18]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[15]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[16]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[13]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[14]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[11]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[12]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[9]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[10]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[7]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[8]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[5]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[6]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[3]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[4]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[1]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[2]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-1]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[0]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-3]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-2]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-5]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-4]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-7]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-6]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-9]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-8]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-11]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-10]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-13]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-12]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-16]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-15]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-14]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-18]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[-17]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[39]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[89]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[66]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[79]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[85]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[88]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[90]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[86]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[87]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[82]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[83]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[84]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[80]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[81]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[73]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[76]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[77]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[78]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[74]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Synth 8-3886] merging instance 'Forecast_inst/merge_predicate/temp_res_reg[75]' (LD) to 'Forecast_inst/merge_predicate/temp_res_reg[91]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /\temp_res_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Forecast_inst/merge_predicate /out_buf/\input_slice_gen.slice_inst/saved_data_reg[43] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance Forecast_inst/merge_predicate/out_buf/i_8/i_0/fifo_gen.slice_inst/ram_inst/mem_reg_0_31_0_13 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance Forecast_inst/merge_predicate/out_buf/i_8/i_0/fifo_gen.slice_inst/ram_inst/mem_reg_0_31_14_27 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance Forecast_inst/merge_predicate/out_buf/i_8/i_0/fifo_gen.slice_inst/ram_inst/mem_reg_0_31_28_41 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance Forecast_inst/merge_predicate/out_buf/i_8/i_0/fifo_gen.slice_inst/ram_inst/mem_reg_0_31_42_55 from module extram__5 due to constant propagation
INFO: [Synth 8-7066] Removed 4 DRAM instances from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_23/i_0/Forecast_inst/matcher_out_buffer_between/fifo_gen.slice_inst/ram_inst/mem_reg_0_63_0_0 from module extram__9 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module extram__9 due to constant propagation
WARNING: [Synth 8-7129] Port rst_reg_i in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[12] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[11] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[10] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[9] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[8] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[7] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[6] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[5] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[4] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[3] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[2] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[1] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_daddr_i[0] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[15] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[14] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[13] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[12] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[11] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[10] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[9] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[8] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[7] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[6] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[5] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[4] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[3] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[2] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[1] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_di_i[0] in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_dwe_i in module xsdbs_v1_0_2_reg__parameterized130__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[15] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[14] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[13] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[12] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[11] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[10] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[9] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[8] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[7] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[6] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[5] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[4] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[3] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[2] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[1] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[0] in module xsdbs_v1_0_2_reg__parameterized122__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_i[15] in module xsdbs_v1_0_2_reg__parameterized120__1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:07:41 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 20389 ; free virtual = 42647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                               | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
+----------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                   | RTL Object                                                                     | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+----------------------+----------------+
|\Forecast_inst/merge_predicate /out_buf                                       | fifo_gen.slice_inst/ram_inst/mem_reg                                           | Implied   | 32 x 66              | RAM32M16 x 5	  | 
|Forecast_Nucleus                                                              | Forecast_inst/matcher_out_buffer_lessthan/fifo_gen.slice_inst/ram_inst/mem_reg | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|Forecast_Nucleus                                                              | Forecast_inst/matcher_out_buffer_date/fifo_gen.slice_inst/ram_inst/mem_reg     | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst  | ram_inst/mem_reg                                                               | Implied   | 8 x 516              | RAM32M16 x 37	 | 
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:24 ; elapsed = 00:08:17 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 20122 ; free virtual = 42442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:08:31 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 20040 ; free virtual = 42362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                               | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
+----------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                   | RTL Object                                                                     | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+----------------------+----------------+
|\Forecast_inst/merge_predicate /out_buf                                       | fifo_gen.slice_inst/ram_inst/mem_reg                                           | Implied   | 32 x 66              | RAM32M16 x 5	  | 
|Forecast_Nucleus                                                              | Forecast_inst/matcher_out_buffer_lessthan/fifo_gen.slice_inst/ram_inst/mem_reg | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|Forecast_Nucleus                                                              | Forecast_inst/matcher_out_buffer_date/fifo_gen.slice_inst/ram_inst/mem_reg     | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst  | ram_inst/mem_reg                                                               | Implied   | 8 x 516              | RAM32M16 x 37	 | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst  | ram_inst/mem_reg                                                               | Implied   | 8 x 516              | RAM32M16 x 37	 | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst  | ram_inst/mem_reg                                                               | Implied   | 8 x 516              | RAM32M16 x 37	 | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst  | ram_inst/mem_reg                                                               | Implied   | 8 x 516              | RAM32M16 x 37	 | 
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:51 ; elapsed = 00:10:34 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 17891 ; free virtual = 40227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/quantity_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/extendedprice_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/discount_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_l_inst/shipdate_inst/arb_inst/a_inst/prim_gen.buffer_reader_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:00 ; elapsed = 00:10:43 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 17830 ; free virtual = 40229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:00 ; elapsed = 00:10:43 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 17830 ; free virtual = 40229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:08 ; elapsed = 00:10:51 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 17808 ; free virtual = 40207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:09 ; elapsed = 00:10:52 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 17808 ; free virtual = 40207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:14 ; elapsed = 00:10:57 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 17804 ; free virtual = 40202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:14 ; elapsed = 00:10:57 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 17804 ; free virtual = 40202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila | ila_core_inst/shifted_data_in_reg[8][1314]                                       | 9      | 1385  | NO           | NO                 | YES               | 1385   | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |cl_axi_interconnect |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |cl_axi_interconnect |     1|
|2     |CARRY4              |   288|
|3     |CARRY8              |   207|
|4     |CFGLUT5             |   963|
|5     |LUT1                |   279|
|6     |LUT2                |  1787|
|7     |LUT3                | 10144|
|8     |LUT4                |  1657|
|9     |LUT5                |  1610|
|10    |LUT6                |  3543|
|11    |MUXF7               |   327|
|12    |MUXF8               |   113|
|13    |RAM32M16            |     5|
|14    |RAMB18E2            |     3|
|15    |RAMB36E2            |    66|
|17    |SRL16E              |  1393|
|18    |SRLC16E             |     4|
|19    |SRLC32E             |    34|
|20    |FDCE                |     2|
|21    |FDRE                | 39152|
|22    |FDSE                |   147|
|23    |IBUFDS              |     3|
|24    |IOBUFDS             |    54|
|25    |IOBUFE3             |   216|
|26    |OBUF                |    84|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:14 ; elapsed = 00:10:57 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 17804 ; free virtual = 40202
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 538 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:23 ; elapsed = 00:09:02 . Memory (MB): peak = 3817.805 ; gain = 800.477 ; free physical = 25465 ; free virtual = 47864
Synthesis Optimization Complete : Time (s): cpu = 00:04:19 ; elapsed = 00:11:00 . Memory (MB): peak = 3817.805 ; gain = 1173.145 ; free physical = 25491 ; free virtual = 47864
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/cl_axi_interconnect.dcp' for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR'
Netlist sorting complete. Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3817.805 ; gain = 0.000 ; free physical = 25409 ; free virtual = 47781
INFO: [Netlist 29-17] Analyzing 2176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO/CL_VIO_0'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO/CL_VIO_0'
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_microblaze_I_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_ilmb_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_dlmb_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_iomodule_0_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core_microblaze_mcs'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
get_clocks: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4167.977 ; gain = 234.719 ; free physical = 25124 ; free virtual = 47497
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_*/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_synth_user.xdc]
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/ip/cl_axi_interconnect_s00_regslice_0/cl_axi_interconnect_s00_regslice_0_clocks.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/ip/cl_axi_interconnect_s00_regslice_0/cl_axi_interconnect_s00_regslice_0_clocks.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/ip/cl_axi_interconnect_s01_regslice_0/cl_axi_interconnect_s01_regslice_0_clocks.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/ip/cl_axi_interconnect_s01_regslice_0/cl_axi_interconnect_s01_regslice_0_clocks.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/ip/cl_axi_interconnect_m00_regslice_0/cl_axi_interconnect_m00_regslice_0_clocks.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/ip/cl_axi_interconnect_1m2s/ip/cl_axi_interconnect_m00_regslice_0/cl_axi_interconnect_m00_regslice_0_clocks.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m00_couplers/m00_regslice/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'axi_clock_converter_0'. The XDC file /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc will not be read for any cell of this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: ddr4_core
Generating merged BMM file for the design top 'cl_fletcher_aws_1DDR'...
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_bf3f
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4368.074 ; gain = 0.000 ; free physical = 25191 ; free virtual = 47564
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1393 instances were transformed.
  (CARRY4) => CARRY8: 152 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 900 instances
  CFGLUT5 => SRLC32E: 63 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
903 Infos, 315 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:49 ; elapsed = 00:13:02 . Memory (MB): peak = 4368.074 ; gain = 1927.211 ; free physical = 25400 ; free virtual = 47773
AWS FPGA: (16:29:18) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4368.074 ; gain = 0.000 ; free physical = 25353 ; free virtual = 47730
INFO: [Common 17-1381] The checkpoint '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 4368.074 ; gain = 0.000 ; free physical = 25337 ; free virtual = 47725
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       #add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       add_files $CL_DIR/build/checkpoints/$synth_dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/$synth_dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
#       
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #FIXME -- THIS SHOULD BE REMOVED FROM THE FINAL SCRIPT
#    #write_checkpoint -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed_before_ddr_fix.dcp
#    #source top_ddr_fix.tcl
#    #checkpoint can used by developer for analysis and hence donot encrypt
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
#    #checkpoint that will be sent to aws and hence encrypt
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (16:29:58) - Combining Shell and CL design checkpoints

AWS FPGA: (16:29:58) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4368.074 ; gain = 0.000 ; free physical = 25154 ; free virtual = 47349
INFO: [Netlist 29-17] Analyzing 9086 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.op
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.CL.post_synth/cl_fletcher_aws_1DDR_early.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.CL.post_synth/cl_fletcher_aws_1DDR_early.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
INFO: [Timing 38-2] Deriving generated clocks [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
create_generated_clock: Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 5553.637 ; gain = 642.789 ; free physical = 23984 ; free virtual = 46185
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.CL.post_synth/cl_fletcher_aws_1DDR.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.CL.post_synth/cl_fletcher_aws_1DDR.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[0]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[1]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[4]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 6111.926 ; gain = 0.000 ; free physical = 23580 ; free virtual = 45781
Restored from archive | CPU: 22.860000 secs | Memory: 348.709351 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 6111.926 ; gain = 0.000 ; free physical = 23580 ; free virtual = 45781
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.CL.post_synth/cl_fletcher_aws_1DDR_late.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.CL.post_synth/cl_fletcher_aws_1DDR_late.xdc] for cell 'WRAPPER_INST/CL'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6111.926 ; gain = 0.000 ; free physical = 23417 ; free virtual = 45617
Restored from archive | CPU: 0.200000 secs | Memory: 0.187477 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 6111.926 ; gain = 0.000 ; free physical = 23416 ; free virtual = 45617
Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:4]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:5]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:6]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:7]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:8]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:9]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'WRAPPER_INST/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/sync_rst_n_reg'. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:15]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:15]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:16]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:17]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:18]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:19]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:20]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:21]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:22]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:23]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:24]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:26]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'WRAPPER_INST/CL/CL_PCIM_MSTR/PCI_AXI4_REG_SLC'. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:42]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:43]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:44]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:45]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:46]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'WRAPPER_INST/CL/CL_OCL_SLV/AXIL_OCL_REG_SLC'. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'WRAPPER_INST/CL/CL_SDA_SLV/AXIL_SDA_REG_SLC'. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*CL/CL_OCL_SLV/slv_tst_wdata_reg[*][*]*" && PRIMITIVE_TYPE =~ REGISTER.*.* }'. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:49]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'WRAPPER_INST/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/sync_rst_n_reg'. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'WRAPPER_INST/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/pre_sync_rst_n_reg'. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:51]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc:52]
Finished Parsing XDC File [/home/centos/fletcher-aws/examples/tpch6/1DDR/build/constraints/cl_pnr_user.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6198.926 ; gain = 0.000 ; free physical = 23768 ; free virtual = 45969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2932 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1008 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 72 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 288 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 58 instances
  RAM16X1S => RAM32X1S (RAMS32): 14 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1051 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 61 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

16 Infos, 7 Warnings, 28 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:07:04 ; elapsed = 00:06:52 . Memory (MB): peak = 6254.953 ; gain = 1886.879 ; free physical = 23581 ; free virtual = 45782

AWS FPGA: (16:36:50) - PLATFORM.IMPL==2
AWS FPGA: (16:36:50) - Sourcing aws_clock_properties.tcl to apply properties to clocks. 
## set SH_PATH WRAPPER_INST/SH
## set_property CLKFBOUT_MULT_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## if {[string compare $clock_recipe_a "A1"] == 0} {
##    set_property CLKOUT0_DIVIDE_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_a "A2"] == 0} {
##    set_property CLKOUT0_DIVIDE_F  96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #A0
##    set_property CLKOUT0_DIVIDE_F  12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }                              
## if {[string compare $clock_recipe_b "B1"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B2"] == 0} {
##    set_property CLKFBOUT_MULT_F  18 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  2 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B3"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B4"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B5"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #B0
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_c "C1"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C2"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C3"] == 0} {
##    set_property CLKFBOUT_MULT_F  16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #C0
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }

AWS FPGA: (16:36:50) - Writing post-link_design checkpoint 21_01_17-161546.post_link.dcp
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 6261.949 ; gain = 6.996 ; free physical = 22885 ; free virtual = 45689
INFO: [Common 17-1381] The checkpoint '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:36 ; elapsed = 00:01:51 . Memory (MB): peak = 6261.949 ; gain = 6.996 ; free physical = 23406 ; free virtual = 45778

AWS FPGA: (16:38:41) - Running optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.
	Running pre-opt_design script /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/scripts/check_uram.tcl
## global uramHeight
## global CL_MODULE
## if {![info exists CL_MODULE]} {
##   set CL_MODULE cl_helloworld
## }
## set clean 1
## if {[string compare $CL_MODULE "cl_uram_example"] == 0} {
## if {$uramHeight > 2} {
##    foreach uram [get_cells -hier -filter {REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       set oregB [get_property OREG_B $uram]
##       if {![string match -nocase "false" $oregB] || $oregB} {
##          set clean '0'
##          puts "Error: URAM288 instance \'$uram\' has OREG_B set to $oregB."
##       }
## 
##       set oregEccB [get_property OREG_ECC_B $uram]
##       if {![string match -nocase "false" $oregEccB] || $oregEccB} {
##          set clean 0
##          puts "Error: URAM288 instance \'$uram\' has OREG_ECC_B set to $oregEccB."
##       }
##    }
## }
## 
## if {!$clean} {
##    set errMsg "\nError: 1 or more URAM288 cells in the design are using OREG_B port. This is not supported for this flow. Review previous error messages and update URAM288 to set OREG_B and OREG_ECC_B properties to false."
##    error $errMsg
## }
## 
## ###Check Cascade height
## if {$uramHeight == 2} {
##    # Prohibit the top two URAM sites of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 2 || $quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower two (0 and 1) URAM sites of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 3} {
##    # Prohibit the top URAM site of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower three URAM sites (0, 1, and 2) of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 4} {
##    foreach uram [get_cells -hier -filter { REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       if {![string match "NONE" [get_property CASCADE_ORDER_A $uram]] || ![string match "NONE" [get_property CASCADE_ORDER_B $uram]]} {
##          set errMsg "Error: URAM instance $uram is expected to CASCADE_ORDER_A and CASCADE_ORDER_B set to \"NONE\"."
##          append errMsg "\n\tCASDCADE_ORDER_A: [get_property CASCADE_ORDER_A $uram]\n\tCASCADE_ORDER_B: [get_property CASCADE_ORDER_B $uram]\n"
##          append errMsg "Verify synthesis option \'-max_uram_casade_height 1\' is set, and that no cascaded URAMs are instantiated."
##          error $errMsg
##       }
##    }
## } else {
##    error "Error: Variable \'\$uramHeight\' set to unsupported value $uramHeight. Supported values are 2, 3, or 4"
## }  
## }

	################################
	opt_design start time: [Sun Jan 17 16:38:41 2021]
	COMMAND: opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 6285.961 ; gain = 24.012 ; free physical = 23305 ; free virtual = 45687

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 23dc88cdd

Time (s): cpu = 00:01:20 ; elapsed = 00:00:38 . Memory (MB): peak = 6512.484 ; gain = 215.980 ; free physical = 22859 ; free virtual = 45241

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
get_clocks: Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 6626.234 ; gain = 26.996 ; free physical = 22693 ; free virtual = 45115
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 6626.234 ; gain = 0.000 ; free physical = 22691 ; free virtual = 45114
Phase 1 Generate And Synthesize Debug Cores | Checksum: 26d6b7559

Time (s): cpu = 00:04:00 ; elapsed = 00:06:58 . Memory (MB): peak = 6626.238 ; gain = 49.816 ; free physical = 22682 ; free virtual = 45105

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 22 inverter(s) to 2198 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2795dc1d1

Time (s): cpu = 00:05:49 ; elapsed = 00:08:03 . Memory (MB): peak = 6881.934 ; gain = 305.512 ; free physical = 23012 ; free virtual = 45435
INFO: [Opt 31-389] Phase Retarget created 729 cells and removed 768 cells
INFO: [Opt 31-1021] In phase Retarget, 11513 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 3 Constant propagation | Checksum: 1dc5ece96

Time (s): cpu = 00:06:06 ; elapsed = 00:08:21 . Memory (MB): peak = 6881.934 ; gain = 305.512 ; free physical = 23012 ; free virtual = 45435
INFO: [Opt 31-389] Phase Constant propagation created 1371 cells and removed 4086 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1758 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance WRAPPER_INST/CL/CL_DMA_PCIS_SLV/SLR2_PIPE_RST_N (lib_pipe_295) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 2a264a135

Time (s): cpu = 00:06:42 ; elapsed = 00:08:57 . Memory (MB): peak = 6881.934 ; gain = 305.512 ; free physical = 22688 ; free virtual = 45110
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 599 cells
INFO: [Opt 31-1021] In phase Sweep, 1544056 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 2a264a135

Time (s): cpu = 00:06:59 ; elapsed = 00:09:14 . Memory (MB): peak = 6881.934 ; gain = 305.512 ; free physical = 22985 ; free virtual = 45408
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 322 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2a264a135

Time (s): cpu = 00:07:12 ; elapsed = 00:09:28 . Memory (MB): peak = 6881.934 ; gain = 305.512 ; free physical = 22986 ; free virtual = 45409
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2a264a135

Time (s): cpu = 00:07:25 ; elapsed = 00:09:40 . Memory (MB): peak = 6881.934 ; gain = 305.512 ; free physical = 22987 ; free virtual = 45409
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1898 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             729  |             768  |                                          11513  |
|  Constant propagation         |            1371  |            4086  |                                           1758  |
|  Sweep                        |               0  |             599  |                                        1544056  |
|  BUFG optimization            |               0  |               0  |                                            322  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1898  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6881.934 ; gain = 0.000 ; free physical = 22987 ; free virtual = 45410
Ending Logic Optimization Task | Checksum: 2f6295c22

Time (s): cpu = 00:07:51 ; elapsed = 00:10:06 . Memory (MB): peak = 6881.934 ; gain = 305.512 ; free physical = 22986 ; free virtual = 45409

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 246 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2f6295c22

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7350.191 ; gain = 468.258 ; free physical = 22975 ; free virtual = 45399

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2f6295c22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7350.191 ; gain = 0.000 ; free physical = 22975 ; free virtual = 45399

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7350.191 ; gain = 0.000 ; free physical = 22976 ; free virtual = 45400
Ending Netlist Obfuscation Task | Checksum: 2f6295c22

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7350.191 ; gain = 0.000 ; free physical = 22976 ; free virtual = 45400
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:11:09 ; elapsed = 00:12:25 . Memory (MB): peak = 7350.191 ; gain = 1088.242 ; free physical = 22992 ; free virtual = 45417
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
get_timing_paths: Time (s): cpu = 00:05:34 ; elapsed = 00:01:41 . Memory (MB): peak = 7897.539 ; gain = 547.348 ; free physical = 21220 ; free virtual = 43784
	Completed: opt_design (WNS=0.018)
	################################
	Running post-opt_design script /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/scripts/apply_debug_constraints.tcl
## if { [info exists ::env(HDK_SHELL_DIR)] } {
##         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
##         puts "Using Shell directory $HDK_SHELL_DIR";
## } else {
##         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using Shell directory /home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818
## if { [info exists ::env(CL_DIR)] } {
##         set CL_DIR $::env(CL_DIR)
##         puts "Using CL directory $CL_DIR";
## } else {
##         puts "Error: CL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using CL directory /home/centos/fletcher-aws/examples/tpch6/1DDR/build/scripts/../..
## set dbg_bridge [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*CL_DEBUG_BRIDGE*}]
## if {[llength $dbg_bridge]} {
##    puts "AWS FPGA: Found debug_bridge instance $dbg_bridge in CL. Processing debug constraints"
##    if {[llength [get_cells -quiet $dbg_bridge/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst]]} {
##       read_xdc  $HDK_SHELL_DIR/build/constraints/cl_debug_bridge.xdc
##    }
##    if {[llength [get_cells -quiet $dbg_bridge/inst]]} {
##       read_xdc -cell $dbg_bridge/inst  $HDK_SHELL_DIR/build/constraints/xsdbm_timing_exception.xdc
##    }
##    
##    set dbg_cores [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*}]
##    if {[llength $dbg_cores] > 1} {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##       ]
##    } else {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##          *update_i_reg \
##          *shift_i_reg \
##          *sel_i_reg \
##          *tdi_i_reg \
##          *tms_i_reg \
##          *drck_i_reg \
##          *reset_i_reg \
##          *runtest_i_reg \
##          *capture_i_reg \
##          *bscanid_en_i_reg \
##          *bscanid_i_reg[*] \
##       ]
##    }
##    foreach cell $dbg_hub_cells {
##       set dbg_reg [get_cells -quiet -hier -filter NAME=~WRAPPER_INST/CL/*xsdbm*/$cell]
##       if [llength $dbg_reg] {
##          foreach reg $dbg_reg {
##             puts "Setting false path to dbg register $reg"
##             set_false_path -to [get_pins $reg/D]
##          }
##       }
##    }
## }
AWS FPGA: Found debug_bridge instance WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm in CL. Processing debug constraints
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:21]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:42]
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Finished Parsing XDC File [/home/centos/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Setting false path to dbg register WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i_reg
Setting false path to dbg register WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i_reg
	Writing opt_design checkpoint: /home/centos/fletcher-aws/examples/tpch6/1DDR/build/scripts/../../build/checkpoints/21_01_17-161546.post_opt_design.dcp [Sun Jan 17 16:52:51 2021]

Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 7905.547 ; gain = 0.008 ; free physical = 20899 ; free virtual = 44126
INFO: [Common 17-1381] The checkpoint '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:43 ; elapsed = 00:01:54 . Memory (MB): peak = 7905.547 ; gain = 8.008 ; free physical = 21473 ; free virtual = 44226
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:03:56 ; elapsed = 00:00:44 . Memory (MB): peak = 7948.539 ; gain = 42.992 ; free physical = 21005 ; free virtual = 43758
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.

AWS FPGA: (16:55:32) - Running placement
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	place_design start time: [Sun Jan 17 16:55:32 2021]
	COMMAND: place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8993.078 ; gain = 0.000 ; free physical = 20532 ; free virtual = 43285
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13e80dc2e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8993.078 ; gain = 0.000 ; free physical = 20530 ; free virtual = 43283
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8993.078 ; gain = 0.000 ; free physical = 20529 ; free virtual = 43283
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER_INST/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEL_R_X72Y600 CLEM_X73Y600 CLEL_R_X73Y600 CLEL_R_X74Y600 CLEM_X75Y600 CLEM_X76Y600 CLEL_R_X76Y600 CLEM_X78Y600 CLEL_R_X79Y600 CLEM_X80Y600 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER_INST/SH, the top/bottom edges of its PBLOCK pblock_SH are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEL_R_X72Y599 CLEM_X73Y599 CLEL_R_X73Y599 CLEL_R_X74Y599 CLEM_X75Y599 CLEM_X76Y599 CLEL_R_X76Y599 CLEM_X78Y599 CLEL_R_X79Y599 CLEM_X80Y599 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd3e5b4b

Time (s): cpu = 00:02:53 ; elapsed = 00:02:33 . Memory (MB): peak = 9506.258 ; gain = 513.180 ; free physical = 20734 ; free virtual = 43487

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 189c756d2

Time (s): cpu = 00:08:15 ; elapsed = 00:04:29 . Memory (MB): peak = 9943.055 ; gain = 949.977 ; free physical = 20026 ; free virtual = 42780

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 189c756d2

Time (s): cpu = 00:08:23 ; elapsed = 00:04:37 . Memory (MB): peak = 9943.055 ; gain = 949.977 ; free physical = 20025 ; free virtual = 42778
Phase 1 Placer Initialization | Checksum: 189c756d2

Time (s): cpu = 00:08:30 ; elapsed = 00:04:44 . Memory (MB): peak = 9943.055 ; gain = 949.977 ; free physical = 19978 ; free virtual = 42732

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b4717f49

Time (s): cpu = 00:10:54 ; elapsed = 00:05:28 . Memory (MB): peak = 10023.090 ; gain = 1030.012 ; free physical = 19767 ; free virtual = 42521

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1b4717f49

Time (s): cpu = 00:11:33 ; elapsed = 00:06:07 . Memory (MB): peak = 10023.090 ; gain = 1030.012 ; free physical = 19734 ; free virtual = 42488

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1b4717f49

Time (s): cpu = 00:11:40 ; elapsed = 00:06:15 . Memory (MB): peak = 10141.840 ; gain = 1148.762 ; free physical = 19676 ; free virtual = 42429

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: e8cd1c73

Time (s): cpu = 00:13:30 ; elapsed = 00:06:38 . Memory (MB): peak = 10141.840 ; gain = 1148.762 ; free physical = 19588 ; free virtual = 42341

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: e8cd1c73

Time (s): cpu = 00:13:33 ; elapsed = 00:06:40 . Memory (MB): peak = 10141.840 ; gain = 1148.762 ; free physical = 19588 ; free virtual = 42341
Phase 2.1.1 Partition Driven Placement | Checksum: e8cd1c73

Time (s): cpu = 00:13:35 ; elapsed = 00:06:43 . Memory (MB): peak = 10141.840 ; gain = 1148.762 ; free physical = 19685 ; free virtual = 42439
Phase 2.1 Floorplanning | Checksum: e8cd1c73

Time (s): cpu = 00:13:38 ; elapsed = 00:06:45 . Memory (MB): peak = 10141.840 ; gain = 1148.762 ; free physical = 19685 ; free virtual = 42439

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 419 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 182 nets or cells. Created 0 new cell, deleted 182 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1484 to 274 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1484 to 274 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1484 to 274 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1484 to 274 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10627.184 ; gain = 0.000 ; free physical = 19672 ; free virtual = 42425

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            182  |                   182  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  DSP Register                                     |            0  |              0  |                     0  |           3  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         177  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |          86  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            182  |                   182  |         266  |           8  |  00:00:09  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: efa2909c

Time (s): cpu = 00:27:48 ; elapsed = 00:13:37 . Memory (MB): peak = 10627.184 ; gain = 1634.105 ; free physical = 19605 ; free virtual = 42359
Phase 2.2 Global Placement Core | Checksum: 12063fd2e

Time (s): cpu = 00:29:49 ; elapsed = 00:14:49 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19432 ; free virtual = 42186
Phase 2 Global Placement | Checksum: 12063fd2e

Time (s): cpu = 00:29:52 ; elapsed = 00:14:52 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19750 ; free virtual = 42503

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d590a71

Time (s): cpu = 00:30:28 ; elapsed = 00:15:12 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19719 ; free virtual = 42473

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a3735f52

Time (s): cpu = 00:30:58 ; elapsed = 00:15:29 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19700 ; free virtual = 42454

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1707eca08

Time (s): cpu = 00:31:07 ; elapsed = 00:15:38 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19695 ; free virtual = 42449

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1bdbaf726

Time (s): cpu = 00:31:23 ; elapsed = 00:15:54 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19697 ; free virtual = 42450

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14f9cc0bd

Time (s): cpu = 00:33:18 ; elapsed = 00:16:16 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19697 ; free virtual = 42451

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 1c1426d76

Time (s): cpu = 00:33:45 ; elapsed = 00:16:38 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19581 ; free virtual = 42334

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 18e3a475e

Time (s): cpu = 00:33:57 ; elapsed = 00:16:48 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19588 ; free virtual = 42342

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 1e3ab6f63

Time (s): cpu = 00:34:28 ; elapsed = 00:17:15 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19484 ; free virtual = 42238
Phase 3.6 Small Shape DP | Checksum: 24b6b51eb

Time (s): cpu = 00:35:01 ; elapsed = 00:17:38 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19622 ; free virtual = 42376

Phase 3.7 Place Remaining
Phase 3.7 Place Remaining | Checksum: 24b6b51eb

Time (s): cpu = 00:35:05 ; elapsed = 00:17:42 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19605 ; free virtual = 42358

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2071d3e17

Time (s): cpu = 00:35:17 ; elapsed = 00:17:53 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19628 ; free virtual = 42382

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2071d3e17

Time (s): cpu = 00:35:32 ; elapsed = 00:18:08 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19641 ; free virtual = 42395

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2073a62c1

Time (s): cpu = 00:38:52 ; elapsed = 00:18:44 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19610 ; free virtual = 42364
Phase 3 Detail Placement | Checksum: 2073a62c1

Time (s): cpu = 00:38:55 ; elapsed = 00:18:47 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19613 ; free virtual = 42367

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f41e7e4f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.008 | TNS=-0.008 |
Phase 1 Physical Synthesis Initialization | Checksum: 234e9c601

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 10811.273 ; gain = 0.000 ; free physical = 19586 ; free virtual = 42340
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f4579a34

Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 10811.273 ; gain = 0.000 ; free physical = 19576 ; free virtual = 42330
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f41e7e4f

Time (s): cpu = 00:45:19 ; elapsed = 00:21:01 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19612 ; free virtual = 42366

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1f41e7e4f

Time (s): cpu = 00:45:23 ; elapsed = 00:21:04 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19612 ; free virtual = 42365
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1ce826790

Time (s): cpu = 00:45:41 ; elapsed = 00:21:23 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19618 ; free virtual = 42371
Phase 4.1.1 Post Placement Optimization | Checksum: 1ce826790

Time (s): cpu = 00:45:44 ; elapsed = 00:21:26 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19624 ; free virtual = 42377
Phase 4.1 Post Commit Optimization | Checksum: 1ce826790

Time (s): cpu = 00:45:48 ; elapsed = 00:21:30 . Memory (MB): peak = 10811.273 ; gain = 1818.195 ; free physical = 19623 ; free virtual = 42377

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ce826790

Time (s): cpu = 00:46:06 ; elapsed = 00:21:41 . Memory (MB): peak = 10852.836 ; gain = 1859.758 ; free physical = 19674 ; free virtual = 42427
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10852.836 ; gain = 0.000 ; free physical = 19440 ; free virtual = 42193

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20090688c

Time (s): cpu = 00:48:00 ; elapsed = 00:23:11 . Memory (MB): peak = 10852.836 ; gain = 1859.758 ; free physical = 19521 ; free virtual = 42275

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10852.836 ; gain = 0.000 ; free physical = 19521 ; free virtual = 42275
Phase 4.4 Final Placement Cleanup | Checksum: 1ac01d05e

Time (s): cpu = 00:48:10 ; elapsed = 00:23:21 . Memory (MB): peak = 10852.836 ; gain = 1859.758 ; free physical = 19522 ; free virtual = 42275
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ac01d05e

Time (s): cpu = 00:48:20 ; elapsed = 00:23:31 . Memory (MB): peak = 10852.836 ; gain = 1859.758 ; free physical = 19523 ; free virtual = 42276
Ending Placer Task | Checksum: e1b17785

Time (s): cpu = 00:48:20 ; elapsed = 00:23:31 . Memory (MB): peak = 10852.836 ; gain = 1859.758 ; free physical = 19671 ; free virtual = 42424
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:50:23 ; elapsed = 00:24:41 . Memory (MB): peak = 10852.836 ; gain = 2904.297 ; free physical = 20631 ; free virtual = 43385
get_timing_paths: Time (s): cpu = 00:04:09 ; elapsed = 00:00:41 . Memory (MB): peak = 10852.836 ; gain = 0.000 ; free physical = 20372 ; free virtual = 43126
	Completed: place_design (WNS=0.018)
	################################

AWS FPGA: (17:20:54) - Routing design
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	route_design start time: [Sun Jan 17 17:20:54 2021]
	COMMAND: route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a681f59f ConstDB: 0 ShapeSum: 92180ea RouteDB: 320e00fc

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 10852.844 ; gain = 0.000 ; free physical = 20062 ; free virtual = 42822
Phase 1 Build RT Design | Checksum: 1760e3b5c

Time (s): cpu = 00:02:10 ; elapsed = 00:01:11 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19775 ; free virtual = 42541
Post Restoration Checksum: NetGraph: b36a1ff8 NumContArr: 1166db32 Constraints: 827b747b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1474c6fa5

Time (s): cpu = 00:02:38 ; elapsed = 00:01:39 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 20075 ; free virtual = 42841

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1474c6fa5

Time (s): cpu = 00:02:44 ; elapsed = 00:01:46 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19717 ; free virtual = 42483

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1474c6fa5

Time (s): cpu = 00:02:50 ; elapsed = 00:01:52 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19717 ; free virtual = 42483

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 25521d8d6

Time (s): cpu = 00:03:10 ; elapsed = 00:02:12 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19729 ; free virtual = 42495

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 25c1484ec

Time (s): cpu = 00:08:39 ; elapsed = 00:03:30 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19356 ; free virtual = 42122
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-1.318 | THS=-134.391|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 28859be70

Time (s): cpu = 00:14:11 ; elapsed = 00:05:03 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19379 ; free virtual = 42145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 3012f581c

Time (s): cpu = 00:14:19 ; elapsed = 00:05:11 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19368 ; free virtual = 42134
Phase 2 Router Initialization | Checksum: 2c7da912b

Time (s): cpu = 00:14:24 ; elapsed = 00:05:16 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19358 ; free virtual = 42124

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 60654
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56886
  Number of Partially Routed Nets     = 3768
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 156ecf8a1

Time (s): cpu = 00:17:11 ; elapsed = 00:06:10 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19273 ; free virtual = 42040

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     4x4|      0.19|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.10|   16x16|      1.06|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.00|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X62Y351->INT_X69Y494 (URAM_URAM_DELAY_FT_X61Y345->DSP_X69Y490)
	INT_X64Y460->INT_X71Y467 (CLEM_X64Y460->CLEL_R_X71Y467)
	INT_X64Y452->INT_X71Y459 (CLEM_X64Y452->CLEL_R_X71Y459)
	INT_X64Y467->INT_X71Y474 (CLEM_X64Y467->CLEL_R_X71Y474)
	INT_X64Y466->INT_X71Y473 (CLEM_X64Y466->CLEL_R_X71Y473)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4797
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=-0.745 | THS=-27.395|

Phase 4.1 Global Iteration 0 | Checksum: e50ca772

Time (s): cpu = 00:25:34 ; elapsed = 00:09:32 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19271 ; free virtual = 42037

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 217baa5aa

Time (s): cpu = 00:27:17 ; elapsed = 00:10:19 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19054 ; free virtual = 41820
Phase 4 Rip-up And Reroute | Checksum: 217baa5aa

Time (s): cpu = 00:27:23 ; elapsed = 00:10:24 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19228 ; free virtual = 41995

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ecd24aa0

Time (s): cpu = 00:29:48 ; elapsed = 00:11:15 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19191 ; free virtual = 41958
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=-0.107 | THS=-0.828 |

Phase 5.1 Delay CleanUp | Checksum: 1695ea611

Time (s): cpu = 00:29:56 ; elapsed = 00:11:22 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19238 ; free virtual = 42004

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1695ea611

Time (s): cpu = 00:30:01 ; elapsed = 00:11:28 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19234 ; free virtual = 42000
Phase 5 Delay and Skew Optimization | Checksum: 1695ea611

Time (s): cpu = 00:30:06 ; elapsed = 00:11:33 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19234 ; free virtual = 42000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21de9db45

Time (s): cpu = 00:31:57 ; elapsed = 00:12:13 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19232 ; free virtual = 41998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=-0.107 | THS=-0.828 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2413d1af5

Time (s): cpu = 00:32:20 ; elapsed = 00:12:36 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19244 ; free virtual = 42010
Phase 6.1 Hold Fix Iter | Checksum: 2413d1af5

Time (s): cpu = 00:32:26 ; elapsed = 00:12:41 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19244 ; free virtual = 42010

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1e3bd167a

Time (s): cpu = 00:34:35 ; elapsed = 00:13:38 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19237 ; free virtual = 42003
Phase 6 Post Hold Fix | Checksum: 268143489

Time (s): cpu = 00:34:41 ; elapsed = 00:13:43 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19237 ; free virtual = 42003

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 272f62b06

Time (s): cpu = 00:37:08 ; elapsed = 00:14:35 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19216 ; free virtual = 41982

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.38456 %
  Global Horizontal Routing Utilization  = 0.769607 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2c9628985

Time (s): cpu = 00:37:19 ; elapsed = 00:14:43 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19202 ; free virtual = 41968

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c9628985

Time (s): cpu = 00:37:24 ; elapsed = 00:14:48 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19195 ; free virtual = 41961

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2c9628985

Time (s): cpu = 00:38:06 ; elapsed = 00:15:29 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19177 ; free virtual = 41943

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.018  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2c9628985

Time (s): cpu = 00:38:13 ; elapsed = 00:15:37 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19378 ; free virtual = 42144
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:40:55 ; elapsed = 00:17:54 . Memory (MB): peak = 10868.844 ; gain = 16.000 ; free physical = 19897 ; free virtual = 42663

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:42:50 ; elapsed = 00:18:53 . Memory (MB): peak = 10868.844 ; gain = 16.008 ; free physical = 19897 ; free virtual = 42663
get_timing_paths: Time (s): cpu = 00:04:04 ; elapsed = 00:00:40 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 19549 ; free virtual = 42316
	Completed: route_design (WNS=0.018)
	################################
	Writing route_design checkpoint: /home/centos/fletcher-aws/examples/tpch6/1DDR/build/scripts/../../build/checkpoints/21_01_17-161546.post_route_design.dcp [Sun Jan 17 17:40:26 2021]

Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 18606 ; free virtual = 42136
INFO: [Common 17-1381] The checkpoint '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.post_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:42 ; elapsed = 00:01:54 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 19248 ; free virtual = 42210
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
	Generating report files
report_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 19206 ; free virtual = 42169
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 19191 ; free virtual = 42154
	Generating route_status report
report_timing_summary: Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 19105 ; free virtual = 42070
AWS FPGA: (17:43:17) - Writing final DCP to to_aws directory.
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 18206 ; free virtual = 41934
INFO: [Common 17-1381] The checkpoint '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/21_01_17-161546.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:42 ; elapsed = 00:01:54 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 18856 ; free virtual = 42016
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 17997 ; free virtual = 41922
INFO: [Common 17-1381] The checkpoint '/home/centos/fletcher-aws/examples/tpch6/1DDR/build/checkpoints/to_aws/21_01_17-161546.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:42 ; elapsed = 00:01:54 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 18661 ; free virtual = 42018
close_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 10868.844 ; gain = 0.000 ; free physical = 22864 ; free virtual = 46222
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Compress files for sending to AWS. "
AWS FPGA: (17:47:16) - Compress files for sending to AWS. 
# set manifest_file [open "$CL_DIR/build/checkpoints/to_aws/${timestamp}.manifest.txt" w]
# set hash [lindex [split [exec sha256sum $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp] ] 0]
# set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
# set vivado_version [string range [version -short] 0 5]
# puts "vivado_version is $vivado_version\n"
vivado_version is 2020.1

# puts $manifest_file "manifest_format_version=2\n"
# puts $manifest_file "pci_vendor_id=$vendor_id\n"
# puts $manifest_file "pci_device_id=$device_id\n"
# puts $manifest_file "pci_subsystem_id=$subsystem_id\n"
# puts $manifest_file "pci_subsystem_vendor_id=$subsystem_vendor_id\n"
# puts $manifest_file "dcp_hash=$hash\n"
# puts $manifest_file "shell_version=$shell_version\n"
# puts $manifest_file "dcp_file_name=${timestamp}.SH_CL_routed.dcp\n"
# puts $manifest_file "hdk_version=$hdk_version\n"
# puts $manifest_file "tool_version=v$vivado_version\n"
# puts $manifest_file "date=$timestamp\n"
# puts $manifest_file "clock_recipe_a=$clock_recipe_a\n"
# puts $manifest_file "clock_recipe_b=$clock_recipe_b\n"
# puts $manifest_file "clock_recipe_c=$clock_recipe_c\n"
# close $manifest_file
# if { [file exists $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar] } {
#         puts "Deleting old tar file with same name.";
#         file delete -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar
# }
# cd $CL_DIR/build/checkpoints
# tar::create to_aws/${timestamp}.Developer_CL.tar [glob to_aws/${timestamp}*]
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Finished creating final tar file in to_aws directory.";
AWS FPGA: (17:47:17) - Finished creating final tar file in to_aws directory.
# if {[string compare $notify_via_sns "1"] == 0} {
#   puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Calling notification script to send e-mail to $env(EMAIL)";
#   exec $env(AWS_FPGA_REPO_DIR)/shared/bin/scripts/notify_via_sns.py
# }
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Build complete.";
AWS FPGA: (17:47:17) - Build complete.
INFO: [Common 17-206] Exiting Vivado at Sun Jan 17 17:47:17 2021...
