#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Feb 20 19:01:41 2018
# Process ID: 3548
# Current directory: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3900 C:\Users\zdw7287\Downloads\Embedded-Systems-Design-II\axi_test\project\custom_axi.xpr
# Log file: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/project/vivado.log
# Journal file: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/project/custom_axi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 847.352 ; gain = 104.957
update_compile_order -fileset sources_1
open_bd_design {C:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- rit.edu:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/src/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/project/custom_axi.tmp/myip_v1_0_project c:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/ip/myip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/zdw7287/downloads/embedded-systems-design-ii/axi_test/project/custom_axi.tmp/myip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zdw7287/Downloads/Embedded-Systems-Design-II/axi_test/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 19:05:01 2018...
