|top
CLOCK_50 => CLOCK_50.IN5
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
KEY[4] => ~NO_FANOUT~
SW[0] => SW[0].IN4
SW[1] => SW[1].IN4
SW[2] => SW[2].IN4
SW[3] => SW[3].IN4
SW[4] => SW[4].IN4
SW[5] => SW[5].IN4
SW[6] => SW[6].IN4
SW[7] => SW[7].IN4
SW[8] => SW[8].IN4
SW[9] => SW[9].IN4
SW[10] => SW[10].IN4
SW[11] => SW[11].IN4
SW[12] => SW[12].IN4
SW[13] => SW[13].IN4
SW[14] => SW[14].IN4
SW[15] => SW[15].IN4
SW[16] => SW[16].IN4
SW[17] => SW[17].IN4
LEDG[0] << <GND>
LEDG[1] << <GND>
LEDG[2] << <GND>
LEDG[3] << <GND>
LEDG[4] << <GND>
LEDG[5] << <GND>
LEDG[6] << <GND>
LEDG[7] << <GND>
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
LEDR[10] << <GND>
LEDR[11] << <GND>
LEDR[12] << <GND>
LEDR[13] << <GND>
LEDR[14] << <GND>
LEDR[15] << <GND>
LEDR[16] << <GND>
LEDR[17] << <GND>
HEX0[0] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] << Mux13.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] << Mux12.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] << Mux11.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] << Mux10.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] << Mux9.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] << Mux8.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] << Mux20.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] << Mux19.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] << Mux18.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] << Mux17.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] << Mux16.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] << Mux15.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] << Mux14.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] << Mux27.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] << Mux26.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] << Mux25.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] << Mux24.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] << Mux23.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] << Mux22.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] << Mux21.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] << Mux34.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] << Mux33.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] << Mux32.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] << Mux31.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] << Mux30.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] << Mux29.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] << Mux28.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] << Mux41.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] << Mux40.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] << Mux39.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] << Mux38.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] << Mux37.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] << Mux36.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] << Mux35.DB_MAX_OUTPUT_PORT_TYPE


|top|pll:pll1
CLK_50 => CLK_50.IN2
reset => reset.IN2
next_frequency => Mux3.IN59
next_frequency => Mux1.IN62
next_frequency => Mux3.IN60
next_frequency => Mux2.IN60
next_frequency => Mux4.IN53
next_frequency => Mux5.IN44
next_frequency => always2.IN1
next_frequency => Mux4.IN54
next_frequency => Mux5.IN45
frequency[0] <= frequency[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[1] <= frequency[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[2] <= frequency[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[3] <= frequency[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[4] <= frequency[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[5] <= frequency[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[6] <= frequency[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[7] <= frequency[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[8] <= frequency[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_ready <= freq_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig_CLK <= reconfig_pll:pll1.c0
half_CLK_1 <= reconfig_pll:pll1.c1
half_CLK_2 <= reconfig_pll:pll1.c2
curr_state[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
curr_state[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
curr_state[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
curr_state[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
curr_state[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
curr_state[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
add[0] => Add0.IN9
add[0] => Add1.IN9
add[1] => Add0.IN8
add[1] => Add1.IN8
add[2] => Add0.IN7
add[2] => Add1.IN7
add[3] => Add0.IN6
add[3] => Add1.IN6


|top|pll:pll1|reconfig_pll:pll1
areset => areset.IN1
configupdate => configupdate.IN1
inclk0 => sub_wire8[0].IN1
scanclk => scanclk.IN1
scanclkena => scanclkena.IN1
scandata => scandata.IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked
scandataout <= altpll:altpll_component.scandataout
scandone <= altpll:altpll_component.scandone


|top|pll:pll1|reconfig_pll:pll1|altpll:altpll_component
inclk[0] => reconfig_pll_altpll:auto_generated.inclk[0]
inclk[1] => reconfig_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => reconfig_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => reconfig_pll_altpll:auto_generated.scanclk
scanclkena => reconfig_pll_altpll:auto_generated.scanclkena
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => reconfig_pll_altpll:auto_generated.scandata
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => reconfig_pll_altpll:auto_generated.configupdate
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= reconfig_pll_altpll:auto_generated.locked
scandataout <= reconfig_pll_altpll:auto_generated.scandataout
scandone <= reconfig_pll_altpll:auto_generated.scandone
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
configupdate => pll1.CONFIGUPDATE
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
scanclk => pll1.SCANCLK
scanclkena => pll1.SCANCLKENA
scandata => pll1.SCANDATA
scandataout <= pll1.SCANDATAOUT
scandone <= pll1.SCANDONE


|top|pll:pll1|pll_reconfig:pll_reconfig_inst
clock => clock.IN1
counter_param[0] => counter_param[0].IN1
counter_param[1] => counter_param[1].IN1
counter_param[2] => counter_param[2].IN1
counter_type[0] => counter_type[0].IN1
counter_type[1] => counter_type[1].IN1
counter_type[2] => counter_type[2].IN1
counter_type[3] => counter_type[3].IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
pll_areset_in => pll_areset_in.IN1
pll_scandataout => pll_scandataout.IN1
pll_scandone => pll_scandone.IN1
read_param => read_param.IN1
reconfig => reconfig.IN1
reset => reset.IN1
write_param => write_param.IN1
busy <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.busy
data_out[0] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
data_out[1] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
data_out[2] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
data_out[3] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
data_out[4] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
data_out[5] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
data_out[6] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
data_out[7] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
data_out[8] <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.data_out
pll_areset <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.pll_areset
pll_configupdate <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.pll_configupdate
pll_scanclk <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.pll_scanclk
pll_scanclkena <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.pll_scanclkena
pll_scandata <= pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component.pll_scandata


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN8
counter_param[0] => read_init_nominal_state.IN1
counter_param[0] => counter_param_latch_reg[0].DATAIN
counter_param[1] => read_init_nominal_state.IN1
counter_param[1] => counter_param_latch_reg[1].DATAIN
counter_param[2] => read_init_nominal_state.IN1
counter_param[2] => counter_param_latch_reg[2].DATAIN
counter_type[0] => counter_type_latch_reg[0].DATAIN
counter_type[1] => read_init_nominal_state.IN1
counter_type[1] => counter_type_latch_reg[1].DATAIN
counter_type[2] => read_init_nominal_state.IN0
counter_type[2] => counter_type_latch_reg[2].DATAIN
counter_type[3] => read_init_nominal_state.IN1
counter_type[3] => counter_type_latch_reg[3].DATAIN
data_in[0] => data_in[0].IN2
data_in[1] => data_in[1].IN2
data_in[2] => data_in[2].IN2
data_in[3] => data_in[3].IN2
data_in[4] => data_in[4].IN2
data_in[5] => data_in[5].IN2
data_in[6] => data_in[6].IN2
data_in[7] => data_in[7].IN2
data_in[8] => data_in[8].IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
pll_areset <= pll_areset.DB_MAX_OUTPUT_PORT_TYPE
pll_areset_in => pll_areset.IN1
pll_configupdate <= pll_configupdate.DB_MAX_OUTPUT_PORT_TYPE
pll_scanclk <= clock.DB_MAX_OUTPUT_PORT_TYPE
pll_scanclkena <= pll_scanclkena.DB_MAX_OUTPUT_PORT_TYPE
pll_scandata <= pll_scandata.DB_MAX_OUTPUT_PORT_TYPE
pll_scandataout => ~NO_FANOUT~
pll_scandone => reconfig_wait_state.IN1
pll_scandone => areset_init_state_1.DATAIN
pll_scandone => reconfig_post_state.IN1
pll_scandone => idle_state.IN1
pll_scandone => reconfig_wait_state.IN1
read_param => read_init_nominal_state.IN1
read_param => input_latch_enable.IN0
read_param => idle_state.IN1
reconfig => reconfig_init_state.IN1
reconfig => idle_state.IN1
reset => write_nominal_state.ACLR
reset => write_init_state.ACLR
reset => write_init_nominal_state.ACLR
reset => write_data_state.ACLR
reset => shift_reg17[0].ACLR
reset => shift_reg16[0].ACLR
reset => shift_reg15[0].ACLR
reset => shift_reg14[0].ACLR
reset => shift_reg13[0].ACLR
reset => shift_reg12[0].ACLR
reset => shift_reg11[0].ACLR
reset => shift_reg10[0].ACLR
reset => shift_reg9[0].ACLR
reset => shift_reg8[0].ACLR
reset => shift_reg7[0].ACLR
reset => shift_reg6[0].ACLR
reset => shift_reg5[0].ACLR
reset => shift_reg4[0].ACLR
reset => shift_reg3[0].ACLR
reset => shift_reg2[0].ACLR
reset => shift_reg1[0].ACLR
reset => shift_reg0[0].ACLR
reset => reset_state.PRESET
reset => reconfig_wait_state.ACLR
reset => reconfig_seq_ena_state.ACLR
reset => reconfig_seq_data_state.ACLR
reset => reconfig_post_state.ACLR
reset => reconfig_init_state.ACLR
reset => reconfig_counter_state.ACLR
reset => read_last_state.ACLR
reset => read_last_nominal_state.ACLR
reset => read_init_state.ACLR
reset => read_init_nominal_state.ACLR
reset => read_first_state.ACLR
reset => read_first_nominal_state.ACLR
reset => read_data_state.ACLR
reset => read_data_nominal_state.ACLR
reset => nominal_data17[0].ACLR
reset => nominal_data16[0].ACLR
reset => nominal_data15[0].ACLR
reset => nominal_data14[0].ACLR
reset => nominal_data13[0].ACLR
reset => nominal_data12[0].ACLR
reset => nominal_data11[0].ACLR
reset => nominal_data10[0].ACLR
reset => nominal_data9[0].ACLR
reset => nominal_data8[0].ACLR
reset => nominal_data7[0].ACLR
reset => nominal_data6[0].ACLR
reset => nominal_data5[0].ACLR
reset => nominal_data4[0].ACLR
reset => nominal_data3[0].ACLR
reset => nominal_data2[0].ACLR
reset => nominal_data1[0].ACLR
reset => nominal_data0[0].ACLR
reset => idle_state.ACLR
reset => counter_type_latch_reg[0].ACLR
reset => counter_type_latch_reg[1].ACLR
reset => counter_type_latch_reg[2].ACLR
reset => counter_type_latch_reg[3].ACLR
reset => counter_param_latch_reg[0].ACLR
reset => counter_param_latch_reg[1].ACLR
reset => counter_param_latch_reg[2].ACLR
reset => areset_state.IN1
write_param => input_latch_enable.IN1
write_param => shift_reg_load_nominal_enable.IN1
write_param => idle_state.IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4
wren_a => altsyncram_5lv:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5lv:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5lv:auto_generated.address_a[0]
address_a[1] => altsyncram_5lv:auto_generated.address_a[1]
address_a[2] => altsyncram_5lv:auto_generated.address_a[2]
address_a[3] => altsyncram_5lv:auto_generated.address_a[3]
address_a[4] => altsyncram_5lv:auto_generated.address_a[4]
address_a[5] => altsyncram_5lv:auto_generated.address_a[5]
address_a[6] => altsyncram_5lv:auto_generated.address_a[6]
address_a[7] => altsyncram_5lv:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5lv:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5lv:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_qqa:auto_generated.dataa[0]
dataa[1] => add_sub_qqa:auto_generated.dataa[1]
dataa[2] => add_sub_qqa:auto_generated.dataa[2]
dataa[3] => add_sub_qqa:auto_generated.dataa[3]
dataa[4] => add_sub_qqa:auto_generated.dataa[4]
dataa[5] => add_sub_qqa:auto_generated.dataa[5]
dataa[6] => add_sub_qqa:auto_generated.dataa[6]
dataa[7] => add_sub_qqa:auto_generated.dataa[7]
dataa[8] => add_sub_qqa:auto_generated.dataa[8]
datab[0] => add_sub_qqa:auto_generated.datab[0]
datab[1] => add_sub_qqa:auto_generated.datab[1]
datab[2] => add_sub_qqa:auto_generated.datab[2]
datab[3] => add_sub_qqa:auto_generated.datab[3]
datab[4] => add_sub_qqa:auto_generated.datab[4]
datab[5] => add_sub_qqa:auto_generated.datab[5]
datab[6] => add_sub_qqa:auto_generated.datab[6]
datab[7] => add_sub_qqa:auto_generated.datab[7]
datab[8] => add_sub_qqa:auto_generated.datab[8]
cin => add_sub_qqa:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqa:auto_generated.result[0]
result[1] <= add_sub_qqa:auto_generated.result[1]
result[2] <= add_sub_qqa:auto_generated.result[2]
result[3] <= add_sub_qqa:auto_generated.result[3]
result[4] <= add_sub_qqa:auto_generated.result[4]
result[5] <= add_sub_qqa:auto_generated.result[5]
result[6] <= add_sub_qqa:auto_generated.result[6]
result[7] <= add_sub_qqa:auto_generated.result[7]
result[8] <= add_sub_qqa:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub5|add_sub_qqa:auto_generated
cin => op_1.IN18
cin => op_1.IN19
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_t9a:auto_generated.dataa[0]
dataa[1] => add_sub_t9a:auto_generated.dataa[1]
dataa[2] => add_sub_t9a:auto_generated.dataa[2]
dataa[3] => add_sub_t9a:auto_generated.dataa[3]
dataa[4] => add_sub_t9a:auto_generated.dataa[4]
dataa[5] => add_sub_t9a:auto_generated.dataa[5]
dataa[6] => add_sub_t9a:auto_generated.dataa[6]
dataa[7] => add_sub_t9a:auto_generated.dataa[7]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
cin => add_sub_t9a:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_t9a:auto_generated.result[0]
result[1] <= add_sub_t9a:auto_generated.result[1]
result[2] <= add_sub_t9a:auto_generated.result[2]
result[3] <= add_sub_t9a:auto_generated.result[3]
result[4] <= add_sub_t9a:auto_generated.result[4]
result[5] <= add_sub_t9a:auto_generated.result[5]
result[6] <= add_sub_t9a:auto_generated.result[6]
result[7] <= add_sub_t9a:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub6|add_sub_t9a:auto_generated
cin => op_1.IN16
cin => op_1.IN17
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7
dataa[0] => cmpr_6pd:auto_generated.dataa[0]
dataa[1] => cmpr_6pd:auto_generated.dataa[1]
dataa[2] => cmpr_6pd:auto_generated.dataa[2]
dataa[3] => cmpr_6pd:auto_generated.dataa[3]
dataa[4] => cmpr_6pd:auto_generated.dataa[4]
dataa[5] => cmpr_6pd:auto_generated.dataa[5]
dataa[6] => cmpr_6pd:auto_generated.dataa[6]
dataa[7] => cmpr_6pd:auto_generated.dataa[7]
datab[0] => cmpr_6pd:auto_generated.datab[0]
datab[1] => cmpr_6pd:auto_generated.datab[1]
datab[2] => cmpr_6pd:auto_generated.datab[2]
datab[3] => cmpr_6pd:auto_generated.datab[3]
datab[4] => cmpr_6pd:auto_generated.datab[4]
datab[5] => cmpr_6pd:auto_generated.datab[5]
datab[6] => cmpr_6pd:auto_generated.datab[6]
datab[7] => cmpr_6pd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6pd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7|cmpr_6pd:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1
clock => cntr_c1l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c1l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_c1l:auto_generated.sload
data[0] => cntr_c1l:auto_generated.data[0]
data[1] => cntr_c1l:auto_generated.data[1]
data[2] => cntr_c1l:auto_generated.data[2]
data[3] => cntr_c1l:auto_generated.data[3]
data[4] => cntr_c1l:auto_generated.data[4]
data[5] => cntr_c1l:auto_generated.data[5]
data[6] => cntr_c1l:auto_generated.data[6]
data[7] => cntr_c1l:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_c1l:auto_generated.q[0]
q[1] <= cntr_c1l:auto_generated.q[1]
q[2] <= cntr_c1l:auto_generated.q[2]
q[3] <= cntr_c1l:auto_generated.q[3]
q[4] <= cntr_c1l:auto_generated.q[4]
q[5] <= cntr_c1l:auto_generated.q[5]
q[6] <= cntr_c1l:auto_generated.q[6]
q[7] <= cntr_c1l:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12
clock => cntr_c1l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c1l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_c1l:auto_generated.sload
data[0] => cntr_c1l:auto_generated.data[0]
data[1] => cntr_c1l:auto_generated.data[1]
data[2] => cntr_c1l:auto_generated.data[2]
data[3] => cntr_c1l:auto_generated.data[3]
data[4] => cntr_c1l:auto_generated.data[4]
data[5] => cntr_c1l:auto_generated.data[5]
data[6] => cntr_c1l:auto_generated.data[6]
data[7] => cntr_c1l:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_c1l:auto_generated.q[0]
q[1] <= cntr_c1l:auto_generated.q[1]
q[2] <= cntr_c1l:auto_generated.q[2]
q[3] <= cntr_c1l:auto_generated.q[3]
q[4] <= cntr_c1l:auto_generated.q[4]
q[5] <= cntr_c1l:auto_generated.q[5]
q[6] <= cntr_c1l:auto_generated.q[6]
q[7] <= cntr_c1l:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13
clock => cntr_3kj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3kj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_3kj:auto_generated.sload
data[0] => cntr_3kj:auto_generated.data[0]
data[1] => cntr_3kj:auto_generated.data[1]
data[2] => cntr_3kj:auto_generated.data[2]
data[3] => cntr_3kj:auto_generated.data[3]
data[4] => cntr_3kj:auto_generated.data[4]
data[5] => cntr_3kj:auto_generated.data[5]
cin => ~NO_FANOUT~
q[0] <= cntr_3kj:auto_generated.q[0]
q[1] <= cntr_3kj:auto_generated.q[1]
q[2] <= cntr_3kj:auto_generated.q[2]
q[3] <= cntr_3kj:auto_generated.q[3]
q[4] <= cntr_3kj:auto_generated.q[4]
q[5] <= cntr_3kj:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[5].IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14
clock => cntr_2kj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2kj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2kj:auto_generated.sload
data[0] => cntr_2kj:auto_generated.data[0]
data[1] => cntr_2kj:auto_generated.data[1]
data[2] => cntr_2kj:auto_generated.data[2]
data[3] => cntr_2kj:auto_generated.data[3]
data[4] => cntr_2kj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_2kj:auto_generated.q[0]
q[1] <= cntr_2kj:auto_generated.q[1]
q[2] <= cntr_2kj:auto_generated.q[2]
q[3] <= cntr_2kj:auto_generated.q[3]
q[4] <= cntr_2kj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[4].IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15
clock => cntr_c1l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c1l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_c1l:auto_generated.sload
data[0] => cntr_c1l:auto_generated.data[0]
data[1] => cntr_c1l:auto_generated.data[1]
data[2] => cntr_c1l:auto_generated.data[2]
data[3] => cntr_c1l:auto_generated.data[3]
data[4] => cntr_c1l:auto_generated.data[4]
data[5] => cntr_c1l:auto_generated.data[5]
data[6] => cntr_c1l:auto_generated.data[6]
data[7] => cntr_c1l:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_c1l:auto_generated.q[0]
q[1] <= cntr_c1l:auto_generated.q[1]
q[2] <= cntr_c1l:auto_generated.q[2]
q[3] <= cntr_c1l:auto_generated.q[3]
q[4] <= cntr_c1l:auto_generated.q[4]
q[5] <= cntr_c1l:auto_generated.q[5]
q[6] <= cntr_c1l:auto_generated.q[6]
q[7] <= cntr_c1l:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2
clock => cntr_idj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_idj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_idj:auto_generated.sload
data[0] => cntr_idj:auto_generated.data[0]
data[1] => cntr_idj:auto_generated.data[1]
data[2] => cntr_idj:auto_generated.data[2]
data[3] => cntr_idj:auto_generated.data[3]
data[4] => cntr_idj:auto_generated.data[4]
data[5] => cntr_idj:auto_generated.data[5]
data[6] => cntr_idj:auto_generated.data[6]
data[7] => cntr_idj:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_idj:auto_generated.q[0]
q[1] <= cntr_idj:auto_generated.q[1]
q[2] <= cntr_idj:auto_generated.q[2]
q[3] <= cntr_idj:auto_generated.q[3]
q[4] <= cntr_idj:auto_generated.q[4]
q[5] <= cntr_idj:auto_generated.q[5]
q[6] <= cntr_idj:auto_generated.q[6]
q[7] <= cntr_idj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3
clock => cntr_2kj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2kj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2kj:auto_generated.sload
data[0] => cntr_2kj:auto_generated.data[0]
data[1] => cntr_2kj:auto_generated.data[1]
data[2] => cntr_2kj:auto_generated.data[2]
data[3] => cntr_2kj:auto_generated.data[3]
data[4] => cntr_2kj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_2kj:auto_generated.q[0]
q[1] <= cntr_2kj:auto_generated.q[1]
q[2] <= cntr_2kj:auto_generated.q[2]
q[3] <= cntr_2kj:auto_generated.q[3]
q[4] <= cntr_2kj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[4].IN1


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_decode:decode11
data[0] => decode_bbf:auto_generated.data[0]
data[1] => decode_bbf:auto_generated.data[1]
data[2] => decode_bbf:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_bbf:auto_generated.eq[0]
eq[1] <= decode_bbf:auto_generated.eq[1]
eq[2] <= decode_bbf:auto_generated.eq[2]
eq[3] <= decode_bbf:auto_generated.eq[3]
eq[4] <= decode_bbf:auto_generated.eq[4]


|top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_decode:decode11|decode_bbf:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1
CLOCK_50 => fail_freq[0].CLK
CLOCK_50 => fail_freq[1].CLK
CLOCK_50 => fail_freq[2].CLK
CLOCK_50 => fail_freq[3].CLK
CLOCK_50 => fail_freq[4].CLK
CLOCK_50 => fail_freq[5].CLK
CLOCK_50 => fail_freq[6].CLK
CLOCK_50 => fail_freq[7].CLK
CLOCK_50 => fail_freq[8].CLK
CLOCK_50 => counter_reset.CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => pause_counter.CLK
CLOCK_50 => counter_2[0].CLK
CLOCK_50 => counter_2[1].CLK
CLOCK_50 => counter_2[2].CLK
CLOCK_50 => counter_2[3].CLK
CLOCK_50 => counter_2[4].CLK
CLOCK_50 => counter_2[5].CLK
CLOCK_50 => capture_errors.CLK
CLOCK_50 => reset~reg0.CLK
CLOCK_50 => next_frequency~reg0.CLK
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => counter[3].CLK
CLOCK_50 => counter[4].CLK
CLOCK_50 => counter[5].CLK
CLOCK_50 => counter[6].CLK
CLOCK_50 => counter[7].CLK
CLOCK_50 => counter[8].CLK
CLOCK_50 => counter[9].CLK
CLOCK_50 => counter[10].CLK
CLOCK_50 => counter[11].CLK
CLOCK_50 => counter[12].CLK
CLOCK_50 => counter[13].CLK
CLOCK_50 => counter[14].CLK
CLOCK_50 => counter[15].CLK
CLOCK_50 => counter[16].CLK
CLOCK_50 => counter[17].CLK
CLOCK_50 => counter[18].CLK
CLOCK_50 => counter[19].CLK
SW[0] => state.OUTPUTSELECT
SW[0] => state.OUTPUTSELECT
SW[0] => counter_reset.OUTPUTSELECT
SW[0] => pause_counter.OUTPUTSELECT
SW[0] => next_frequency.OUTPUTSELECT
SW[0] => capture_errors.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_count[0].ACLR
SW[0] => fail_count[1].ACLR
SW[0] => fail_count[2].ACLR
SW[0] => fail_count[3].ACLR
SW[0] => fail_count[4].ACLR
SW[0] => fail_count[5].ACLR
SW[0] => fail_count[6].ACLR
SW[0] => fail_count[7].ACLR
SW[0] => fail_count[8].ACLR
SW[0] => fail_count[9].ACLR
SW[0] => fail_count[10].ACLR
SW[0] => reset~reg0.DATAIN
SW[0] => counter_2[0].ENA
SW[0] => counter_2[1].ENA
SW[0] => counter_2[2].ENA
SW[0] => counter_2[3].ENA
SW[0] => counter_2[4].ENA
SW[0] => counter_2[5].ENA
SW[1] => always1.IN0
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
LEDR[0] <= RAM_Controller:RAM_Controller1.error_1
LEDR[1] <= RAM_Controller:RAM_Controller1.error_2
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= fail_count[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= fail_count[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= fail_count[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= fail_count[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= fail_count[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= fail_count[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= fail_count[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= fail_count[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= fail_count[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= fail_count[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= fail_count[10].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex_display:hexa0.port1
HEX0[1] <= hex_display:hexa0.port1
HEX0[2] <= hex_display:hexa0.port1
HEX0[3] <= hex_display:hexa0.port1
HEX0[4] <= hex_display:hexa0.port1
HEX0[5] <= hex_display:hexa0.port1
HEX0[6] <= hex_display:hexa0.port1
HEX1[0] <= hex_display:hexa1.port1
HEX1[1] <= hex_display:hexa1.port1
HEX1[2] <= hex_display:hexa1.port1
HEX1[3] <= hex_display:hexa1.port1
HEX1[4] <= hex_display:hexa1.port1
HEX1[5] <= hex_display:hexa1.port1
HEX1[6] <= hex_display:hexa1.port1
HEX2[0] <= hex_display:hexa2.port1
HEX2[1] <= hex_display:hexa2.port1
HEX2[2] <= hex_display:hexa2.port1
HEX2[3] <= hex_display:hexa2.port1
HEX2[4] <= hex_display:hexa2.port1
HEX2[5] <= hex_display:hexa2.port1
HEX2[6] <= hex_display:hexa2.port1
HEX3[0] <= hex_display:hexa3.port1
HEX3[1] <= hex_display:hexa3.port1
HEX3[2] <= hex_display:hexa3.port1
HEX3[3] <= hex_display:hexa3.port1
HEX3[4] <= hex_display:hexa3.port1
HEX3[5] <= hex_display:hexa3.port1
HEX3[6] <= hex_display:hexa3.port1
HEX4[0] <= hex_display:hexa4.port1
HEX4[1] <= hex_display:hexa4.port1
HEX4[2] <= hex_display:hexa4.port1
HEX4[3] <= hex_display:hexa4.port1
HEX4[4] <= hex_display:hexa4.port1
HEX4[5] <= hex_display:hexa4.port1
HEX4[6] <= hex_display:hexa4.port1
HEX5[0] <= hex_display:hexa5.port1
HEX5[1] <= hex_display:hexa5.port1
HEX5[2] <= hex_display:hexa5.port1
HEX5[3] <= hex_display:hexa5.port1
HEX5[4] <= hex_display:hexa5.port1
HEX5[5] <= hex_display:hexa5.port1
HEX5[6] <= hex_display:hexa5.port1
clk_fast => clk_fast.IN1
clk_slow_even => clk_slow_even.IN1
clk_slow_odd => clk_slow_odd.IN1
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_frequency <= next_frequency~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
freq_ready => always1.IN1
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => always1.IN1
freq_ready => capture_errors.DATAB
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => state.DATAA
freq_ready => state.DATAA
test_length[0] => LessThan0.IN20
test_length[1] => LessThan0.IN19
test_length[2] => LessThan0.IN18
test_length[3] => LessThan0.IN17
test_length[4] => LessThan0.IN16
test_length[5] => LessThan0.IN15
test_length[6] => LessThan0.IN14
test_length[7] => LessThan0.IN13
test_length[8] => LessThan0.IN12
test_length[9] => LessThan0.IN11
test_length[10] => LessThan0.IN10
test_length[11] => LessThan0.IN9
test_length[12] => LessThan0.IN8
test_length[13] => LessThan0.IN7
test_length[14] => LessThan0.IN6
test_length[15] => LessThan0.IN5
test_length[16] => LessThan0.IN4
test_length[17] => LessThan0.IN3
test_length[18] => LessThan0.IN2
test_length[19] => LessThan0.IN1


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1
clk_fast => clk_fast.IN1
clk_slow_even => clk_slow_even.IN3
clk_slow_odd => clk_slow_odd.IN3
error_1 <= error_1.DB_MAX_OUTPUT_PORT_TYPE
error_2 <= error_2.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1
clk_fast => clk_fast.IN1
clk_slow_even => q_even[0]~reg0.CLK
clk_slow_even => q_even[1]~reg0.CLK
clk_slow_even => q_even[2]~reg0.CLK
clk_slow_even => q_even[3]~reg0.CLK
clk_slow_even => q_even[4]~reg0.CLK
clk_slow_even => q_even[5]~reg0.CLK
clk_slow_even => q_even[6]~reg0.CLK
clk_slow_even => q_even[7]~reg0.CLK
clk_slow_odd => q_odd[0]~reg0.CLK
clk_slow_odd => q_odd[1]~reg0.CLK
clk_slow_odd => q_odd[2]~reg0.CLK
clk_slow_odd => q_odd[3]~reg0.CLK
clk_slow_odd => q_odd[4]~reg0.CLK
clk_slow_odd => q_odd[5]~reg0.CLK
clk_slow_odd => q_odd[6]~reg0.CLK
clk_slow_odd => q_odd[7]~reg0.CLK
clk_enable => clk_enable.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
wren => wren.IN1
data_to_write[0] => data_to_write[0].IN1
data_to_write[1] => data_to_write[1].IN1
data_to_write[2] => data_to_write[2].IN1
data_to_write[3] => data_to_write[3].IN1
data_to_write[4] => data_to_write[4].IN1
data_to_write[5] => data_to_write[5].IN1
data_to_write[6] => data_to_write[6].IN1
data_to_write[7] => data_to_write[7].IN1
q_odd[0] <= q_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[1] <= q_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[2] <= q_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[3] <= q_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[4] <= q_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[5] <= q_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[6] <= q_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[7] <= q_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[0] <= q_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[1] <= q_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[2] <= q_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[3] <= q_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[4] <= q_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[5] <= q_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[6] <= q_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[7] <= q_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ttj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ttj1:auto_generated.data_a[0]
data_a[1] => altsyncram_ttj1:auto_generated.data_a[1]
data_a[2] => altsyncram_ttj1:auto_generated.data_a[2]
data_a[3] => altsyncram_ttj1:auto_generated.data_a[3]
data_a[4] => altsyncram_ttj1:auto_generated.data_a[4]
data_a[5] => altsyncram_ttj1:auto_generated.data_a[5]
data_a[6] => altsyncram_ttj1:auto_generated.data_a[6]
data_a[7] => altsyncram_ttj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ttj1:auto_generated.address_a[0]
address_a[1] => altsyncram_ttj1:auto_generated.address_a[1]
address_a[2] => altsyncram_ttj1:auto_generated.address_a[2]
address_a[3] => altsyncram_ttj1:auto_generated.address_a[3]
address_a[4] => altsyncram_ttj1:auto_generated.address_a[4]
address_a[5] => altsyncram_ttj1:auto_generated.address_a[5]
address_a[6] => altsyncram_ttj1:auto_generated.address_a[6]
address_a[7] => altsyncram_ttj1:auto_generated.address_a[7]
address_a[8] => altsyncram_ttj1:auto_generated.address_a[8]
address_a[9] => altsyncram_ttj1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ttj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ttj1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ttj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ttj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ttj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ttj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ttj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ttj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ttj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ttj1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|hex_display:hexa0
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|hex_display:hexa1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|hex_display:hexa2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|hex_display:hexa3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|hex_display:hexa4
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top1|hex_display:hexa5
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2
CLOCK_50 => fail_freq[0].CLK
CLOCK_50 => fail_freq[1].CLK
CLOCK_50 => fail_freq[2].CLK
CLOCK_50 => fail_freq[3].CLK
CLOCK_50 => fail_freq[4].CLK
CLOCK_50 => fail_freq[5].CLK
CLOCK_50 => fail_freq[6].CLK
CLOCK_50 => fail_freq[7].CLK
CLOCK_50 => fail_freq[8].CLK
CLOCK_50 => counter_reset.CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => pause_counter.CLK
CLOCK_50 => counter_2[0].CLK
CLOCK_50 => counter_2[1].CLK
CLOCK_50 => counter_2[2].CLK
CLOCK_50 => counter_2[3].CLK
CLOCK_50 => counter_2[4].CLK
CLOCK_50 => counter_2[5].CLK
CLOCK_50 => capture_errors.CLK
CLOCK_50 => reset~reg0.CLK
CLOCK_50 => next_frequency~reg0.CLK
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => counter[3].CLK
CLOCK_50 => counter[4].CLK
CLOCK_50 => counter[5].CLK
CLOCK_50 => counter[6].CLK
CLOCK_50 => counter[7].CLK
CLOCK_50 => counter[8].CLK
CLOCK_50 => counter[9].CLK
CLOCK_50 => counter[10].CLK
CLOCK_50 => counter[11].CLK
CLOCK_50 => counter[12].CLK
CLOCK_50 => counter[13].CLK
CLOCK_50 => counter[14].CLK
CLOCK_50 => counter[15].CLK
CLOCK_50 => counter[16].CLK
CLOCK_50 => counter[17].CLK
CLOCK_50 => counter[18].CLK
CLOCK_50 => counter[19].CLK
SW[0] => state.OUTPUTSELECT
SW[0] => state.OUTPUTSELECT
SW[0] => counter_reset.OUTPUTSELECT
SW[0] => pause_counter.OUTPUTSELECT
SW[0] => next_frequency.OUTPUTSELECT
SW[0] => capture_errors.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_count[0].ACLR
SW[0] => fail_count[1].ACLR
SW[0] => fail_count[2].ACLR
SW[0] => fail_count[3].ACLR
SW[0] => fail_count[4].ACLR
SW[0] => fail_count[5].ACLR
SW[0] => fail_count[6].ACLR
SW[0] => fail_count[7].ACLR
SW[0] => fail_count[8].ACLR
SW[0] => fail_count[9].ACLR
SW[0] => fail_count[10].ACLR
SW[0] => reset~reg0.DATAIN
SW[0] => counter_2[0].ENA
SW[0] => counter_2[1].ENA
SW[0] => counter_2[2].ENA
SW[0] => counter_2[3].ENA
SW[0] => counter_2[4].ENA
SW[0] => counter_2[5].ENA
SW[1] => always1.IN0
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
LEDR[0] <= RAM_Controller:RAM_Controller1.error_1
LEDR[1] <= RAM_Controller:RAM_Controller1.error_2
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= fail_count[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= fail_count[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= fail_count[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= fail_count[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= fail_count[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= fail_count[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= fail_count[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= fail_count[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= fail_count[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= fail_count[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= fail_count[10].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex_display:hexa0.port1
HEX0[1] <= hex_display:hexa0.port1
HEX0[2] <= hex_display:hexa0.port1
HEX0[3] <= hex_display:hexa0.port1
HEX0[4] <= hex_display:hexa0.port1
HEX0[5] <= hex_display:hexa0.port1
HEX0[6] <= hex_display:hexa0.port1
HEX1[0] <= hex_display:hexa1.port1
HEX1[1] <= hex_display:hexa1.port1
HEX1[2] <= hex_display:hexa1.port1
HEX1[3] <= hex_display:hexa1.port1
HEX1[4] <= hex_display:hexa1.port1
HEX1[5] <= hex_display:hexa1.port1
HEX1[6] <= hex_display:hexa1.port1
HEX2[0] <= hex_display:hexa2.port1
HEX2[1] <= hex_display:hexa2.port1
HEX2[2] <= hex_display:hexa2.port1
HEX2[3] <= hex_display:hexa2.port1
HEX2[4] <= hex_display:hexa2.port1
HEX2[5] <= hex_display:hexa2.port1
HEX2[6] <= hex_display:hexa2.port1
HEX3[0] <= hex_display:hexa3.port1
HEX3[1] <= hex_display:hexa3.port1
HEX3[2] <= hex_display:hexa3.port1
HEX3[3] <= hex_display:hexa3.port1
HEX3[4] <= hex_display:hexa3.port1
HEX3[5] <= hex_display:hexa3.port1
HEX3[6] <= hex_display:hexa3.port1
HEX4[0] <= hex_display:hexa4.port1
HEX4[1] <= hex_display:hexa4.port1
HEX4[2] <= hex_display:hexa4.port1
HEX4[3] <= hex_display:hexa4.port1
HEX4[4] <= hex_display:hexa4.port1
HEX4[5] <= hex_display:hexa4.port1
HEX4[6] <= hex_display:hexa4.port1
HEX5[0] <= hex_display:hexa5.port1
HEX5[1] <= hex_display:hexa5.port1
HEX5[2] <= hex_display:hexa5.port1
HEX5[3] <= hex_display:hexa5.port1
HEX5[4] <= hex_display:hexa5.port1
HEX5[5] <= hex_display:hexa5.port1
HEX5[6] <= hex_display:hexa5.port1
clk_fast => clk_fast.IN1
clk_slow_even => clk_slow_even.IN1
clk_slow_odd => clk_slow_odd.IN1
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_frequency <= next_frequency~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
freq_ready => always1.IN1
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => always1.IN1
freq_ready => capture_errors.DATAB
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => state.DATAA
freq_ready => state.DATAA
test_length[0] => LessThan0.IN20
test_length[1] => LessThan0.IN19
test_length[2] => LessThan0.IN18
test_length[3] => LessThan0.IN17
test_length[4] => LessThan0.IN16
test_length[5] => LessThan0.IN15
test_length[6] => LessThan0.IN14
test_length[7] => LessThan0.IN13
test_length[8] => LessThan0.IN12
test_length[9] => LessThan0.IN11
test_length[10] => LessThan0.IN10
test_length[11] => LessThan0.IN9
test_length[12] => LessThan0.IN8
test_length[13] => LessThan0.IN7
test_length[14] => LessThan0.IN6
test_length[15] => LessThan0.IN5
test_length[16] => LessThan0.IN4
test_length[17] => LessThan0.IN3
test_length[18] => LessThan0.IN2
test_length[19] => LessThan0.IN1


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1
clk_fast => clk_fast.IN1
clk_slow_even => clk_slow_even.IN3
clk_slow_odd => clk_slow_odd.IN3
error_1 <= error_1.DB_MAX_OUTPUT_PORT_TYPE
error_2 <= error_2.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1
clk_fast => clk_fast.IN1
clk_slow_even => q_even[0]~reg0.CLK
clk_slow_even => q_even[1]~reg0.CLK
clk_slow_even => q_even[2]~reg0.CLK
clk_slow_even => q_even[3]~reg0.CLK
clk_slow_even => q_even[4]~reg0.CLK
clk_slow_even => q_even[5]~reg0.CLK
clk_slow_even => q_even[6]~reg0.CLK
clk_slow_even => q_even[7]~reg0.CLK
clk_slow_odd => q_odd[0]~reg0.CLK
clk_slow_odd => q_odd[1]~reg0.CLK
clk_slow_odd => q_odd[2]~reg0.CLK
clk_slow_odd => q_odd[3]~reg0.CLK
clk_slow_odd => q_odd[4]~reg0.CLK
clk_slow_odd => q_odd[5]~reg0.CLK
clk_slow_odd => q_odd[6]~reg0.CLK
clk_slow_odd => q_odd[7]~reg0.CLK
clk_enable => clk_enable.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
wren => wren.IN1
data_to_write[0] => data_to_write[0].IN1
data_to_write[1] => data_to_write[1].IN1
data_to_write[2] => data_to_write[2].IN1
data_to_write[3] => data_to_write[3].IN1
data_to_write[4] => data_to_write[4].IN1
data_to_write[5] => data_to_write[5].IN1
data_to_write[6] => data_to_write[6].IN1
data_to_write[7] => data_to_write[7].IN1
q_odd[0] <= q_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[1] <= q_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[2] <= q_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[3] <= q_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[4] <= q_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[5] <= q_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[6] <= q_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[7] <= q_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[0] <= q_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[1] <= q_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[2] <= q_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[3] <= q_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[4] <= q_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[5] <= q_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[6] <= q_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[7] <= q_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ttj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ttj1:auto_generated.data_a[0]
data_a[1] => altsyncram_ttj1:auto_generated.data_a[1]
data_a[2] => altsyncram_ttj1:auto_generated.data_a[2]
data_a[3] => altsyncram_ttj1:auto_generated.data_a[3]
data_a[4] => altsyncram_ttj1:auto_generated.data_a[4]
data_a[5] => altsyncram_ttj1:auto_generated.data_a[5]
data_a[6] => altsyncram_ttj1:auto_generated.data_a[6]
data_a[7] => altsyncram_ttj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ttj1:auto_generated.address_a[0]
address_a[1] => altsyncram_ttj1:auto_generated.address_a[1]
address_a[2] => altsyncram_ttj1:auto_generated.address_a[2]
address_a[3] => altsyncram_ttj1:auto_generated.address_a[3]
address_a[4] => altsyncram_ttj1:auto_generated.address_a[4]
address_a[5] => altsyncram_ttj1:auto_generated.address_a[5]
address_a[6] => altsyncram_ttj1:auto_generated.address_a[6]
address_a[7] => altsyncram_ttj1:auto_generated.address_a[7]
address_a[8] => altsyncram_ttj1:auto_generated.address_a[8]
address_a[9] => altsyncram_ttj1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ttj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ttj1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ttj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ttj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ttj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ttj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ttj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ttj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ttj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ttj1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|hex_display:hexa0
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|hex_display:hexa1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|hex_display:hexa2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|hex_display:hexa3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|hex_display:hexa4
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top2|hex_display:hexa5
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3
CLOCK_50 => fail_freq[0].CLK
CLOCK_50 => fail_freq[1].CLK
CLOCK_50 => fail_freq[2].CLK
CLOCK_50 => fail_freq[3].CLK
CLOCK_50 => fail_freq[4].CLK
CLOCK_50 => fail_freq[5].CLK
CLOCK_50 => fail_freq[6].CLK
CLOCK_50 => fail_freq[7].CLK
CLOCK_50 => fail_freq[8].CLK
CLOCK_50 => counter_reset.CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => pause_counter.CLK
CLOCK_50 => counter_2[0].CLK
CLOCK_50 => counter_2[1].CLK
CLOCK_50 => counter_2[2].CLK
CLOCK_50 => counter_2[3].CLK
CLOCK_50 => counter_2[4].CLK
CLOCK_50 => counter_2[5].CLK
CLOCK_50 => capture_errors.CLK
CLOCK_50 => reset~reg0.CLK
CLOCK_50 => next_frequency~reg0.CLK
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => counter[3].CLK
CLOCK_50 => counter[4].CLK
CLOCK_50 => counter[5].CLK
CLOCK_50 => counter[6].CLK
CLOCK_50 => counter[7].CLK
CLOCK_50 => counter[8].CLK
CLOCK_50 => counter[9].CLK
CLOCK_50 => counter[10].CLK
CLOCK_50 => counter[11].CLK
CLOCK_50 => counter[12].CLK
CLOCK_50 => counter[13].CLK
CLOCK_50 => counter[14].CLK
CLOCK_50 => counter[15].CLK
CLOCK_50 => counter[16].CLK
CLOCK_50 => counter[17].CLK
CLOCK_50 => counter[18].CLK
CLOCK_50 => counter[19].CLK
SW[0] => state.OUTPUTSELECT
SW[0] => state.OUTPUTSELECT
SW[0] => counter_reset.OUTPUTSELECT
SW[0] => pause_counter.OUTPUTSELECT
SW[0] => next_frequency.OUTPUTSELECT
SW[0] => capture_errors.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_count[0].ACLR
SW[0] => fail_count[1].ACLR
SW[0] => fail_count[2].ACLR
SW[0] => fail_count[3].ACLR
SW[0] => fail_count[4].ACLR
SW[0] => fail_count[5].ACLR
SW[0] => fail_count[6].ACLR
SW[0] => fail_count[7].ACLR
SW[0] => fail_count[8].ACLR
SW[0] => fail_count[9].ACLR
SW[0] => fail_count[10].ACLR
SW[0] => reset~reg0.DATAIN
SW[0] => counter_2[0].ENA
SW[0] => counter_2[1].ENA
SW[0] => counter_2[2].ENA
SW[0] => counter_2[3].ENA
SW[0] => counter_2[4].ENA
SW[0] => counter_2[5].ENA
SW[1] => always1.IN0
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
LEDR[0] <= RAM_Controller:RAM_Controller1.error_1
LEDR[1] <= RAM_Controller:RAM_Controller1.error_2
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= fail_count[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= fail_count[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= fail_count[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= fail_count[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= fail_count[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= fail_count[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= fail_count[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= fail_count[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= fail_count[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= fail_count[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= fail_count[10].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex_display:hexa0.port1
HEX0[1] <= hex_display:hexa0.port1
HEX0[2] <= hex_display:hexa0.port1
HEX0[3] <= hex_display:hexa0.port1
HEX0[4] <= hex_display:hexa0.port1
HEX0[5] <= hex_display:hexa0.port1
HEX0[6] <= hex_display:hexa0.port1
HEX1[0] <= hex_display:hexa1.port1
HEX1[1] <= hex_display:hexa1.port1
HEX1[2] <= hex_display:hexa1.port1
HEX1[3] <= hex_display:hexa1.port1
HEX1[4] <= hex_display:hexa1.port1
HEX1[5] <= hex_display:hexa1.port1
HEX1[6] <= hex_display:hexa1.port1
HEX2[0] <= hex_display:hexa2.port1
HEX2[1] <= hex_display:hexa2.port1
HEX2[2] <= hex_display:hexa2.port1
HEX2[3] <= hex_display:hexa2.port1
HEX2[4] <= hex_display:hexa2.port1
HEX2[5] <= hex_display:hexa2.port1
HEX2[6] <= hex_display:hexa2.port1
HEX3[0] <= hex_display:hexa3.port1
HEX3[1] <= hex_display:hexa3.port1
HEX3[2] <= hex_display:hexa3.port1
HEX3[3] <= hex_display:hexa3.port1
HEX3[4] <= hex_display:hexa3.port1
HEX3[5] <= hex_display:hexa3.port1
HEX3[6] <= hex_display:hexa3.port1
HEX4[0] <= hex_display:hexa4.port1
HEX4[1] <= hex_display:hexa4.port1
HEX4[2] <= hex_display:hexa4.port1
HEX4[3] <= hex_display:hexa4.port1
HEX4[4] <= hex_display:hexa4.port1
HEX4[5] <= hex_display:hexa4.port1
HEX4[6] <= hex_display:hexa4.port1
HEX5[0] <= hex_display:hexa5.port1
HEX5[1] <= hex_display:hexa5.port1
HEX5[2] <= hex_display:hexa5.port1
HEX5[3] <= hex_display:hexa5.port1
HEX5[4] <= hex_display:hexa5.port1
HEX5[5] <= hex_display:hexa5.port1
HEX5[6] <= hex_display:hexa5.port1
clk_fast => clk_fast.IN1
clk_slow_even => clk_slow_even.IN1
clk_slow_odd => clk_slow_odd.IN1
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_frequency <= next_frequency~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
freq_ready => always1.IN1
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => always1.IN1
freq_ready => capture_errors.DATAB
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => state.DATAA
freq_ready => state.DATAA
test_length[0] => LessThan0.IN20
test_length[1] => LessThan0.IN19
test_length[2] => LessThan0.IN18
test_length[3] => LessThan0.IN17
test_length[4] => LessThan0.IN16
test_length[5] => LessThan0.IN15
test_length[6] => LessThan0.IN14
test_length[7] => LessThan0.IN13
test_length[8] => LessThan0.IN12
test_length[9] => LessThan0.IN11
test_length[10] => LessThan0.IN10
test_length[11] => LessThan0.IN9
test_length[12] => LessThan0.IN8
test_length[13] => LessThan0.IN7
test_length[14] => LessThan0.IN6
test_length[15] => LessThan0.IN5
test_length[16] => LessThan0.IN4
test_length[17] => LessThan0.IN3
test_length[18] => LessThan0.IN2
test_length[19] => LessThan0.IN1


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1
clk_fast => clk_fast.IN1
clk_slow_even => clk_slow_even.IN3
clk_slow_odd => clk_slow_odd.IN3
error_1 <= error_1.DB_MAX_OUTPUT_PORT_TYPE
error_2 <= error_2.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1
clk_fast => clk_fast.IN1
clk_slow_even => q_even[0]~reg0.CLK
clk_slow_even => q_even[1]~reg0.CLK
clk_slow_even => q_even[2]~reg0.CLK
clk_slow_even => q_even[3]~reg0.CLK
clk_slow_even => q_even[4]~reg0.CLK
clk_slow_even => q_even[5]~reg0.CLK
clk_slow_even => q_even[6]~reg0.CLK
clk_slow_even => q_even[7]~reg0.CLK
clk_slow_odd => q_odd[0]~reg0.CLK
clk_slow_odd => q_odd[1]~reg0.CLK
clk_slow_odd => q_odd[2]~reg0.CLK
clk_slow_odd => q_odd[3]~reg0.CLK
clk_slow_odd => q_odd[4]~reg0.CLK
clk_slow_odd => q_odd[5]~reg0.CLK
clk_slow_odd => q_odd[6]~reg0.CLK
clk_slow_odd => q_odd[7]~reg0.CLK
clk_enable => clk_enable.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
wren => wren.IN1
data_to_write[0] => data_to_write[0].IN1
data_to_write[1] => data_to_write[1].IN1
data_to_write[2] => data_to_write[2].IN1
data_to_write[3] => data_to_write[3].IN1
data_to_write[4] => data_to_write[4].IN1
data_to_write[5] => data_to_write[5].IN1
data_to_write[6] => data_to_write[6].IN1
data_to_write[7] => data_to_write[7].IN1
q_odd[0] <= q_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[1] <= q_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[2] <= q_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[3] <= q_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[4] <= q_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[5] <= q_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[6] <= q_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[7] <= q_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[0] <= q_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[1] <= q_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[2] <= q_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[3] <= q_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[4] <= q_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[5] <= q_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[6] <= q_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[7] <= q_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ttj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ttj1:auto_generated.data_a[0]
data_a[1] => altsyncram_ttj1:auto_generated.data_a[1]
data_a[2] => altsyncram_ttj1:auto_generated.data_a[2]
data_a[3] => altsyncram_ttj1:auto_generated.data_a[3]
data_a[4] => altsyncram_ttj1:auto_generated.data_a[4]
data_a[5] => altsyncram_ttj1:auto_generated.data_a[5]
data_a[6] => altsyncram_ttj1:auto_generated.data_a[6]
data_a[7] => altsyncram_ttj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ttj1:auto_generated.address_a[0]
address_a[1] => altsyncram_ttj1:auto_generated.address_a[1]
address_a[2] => altsyncram_ttj1:auto_generated.address_a[2]
address_a[3] => altsyncram_ttj1:auto_generated.address_a[3]
address_a[4] => altsyncram_ttj1:auto_generated.address_a[4]
address_a[5] => altsyncram_ttj1:auto_generated.address_a[5]
address_a[6] => altsyncram_ttj1:auto_generated.address_a[6]
address_a[7] => altsyncram_ttj1:auto_generated.address_a[7]
address_a[8] => altsyncram_ttj1:auto_generated.address_a[8]
address_a[9] => altsyncram_ttj1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ttj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ttj1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ttj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ttj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ttj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ttj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ttj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ttj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ttj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ttj1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|hex_display:hexa0
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|hex_display:hexa1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|hex_display:hexa2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|hex_display:hexa3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|hex_display:hexa4
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top3|hex_display:hexa5
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4
CLOCK_50 => fail_freq[0].CLK
CLOCK_50 => fail_freq[1].CLK
CLOCK_50 => fail_freq[2].CLK
CLOCK_50 => fail_freq[3].CLK
CLOCK_50 => fail_freq[4].CLK
CLOCK_50 => fail_freq[5].CLK
CLOCK_50 => fail_freq[6].CLK
CLOCK_50 => fail_freq[7].CLK
CLOCK_50 => fail_freq[8].CLK
CLOCK_50 => counter_reset.CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => pause_counter.CLK
CLOCK_50 => counter_2[0].CLK
CLOCK_50 => counter_2[1].CLK
CLOCK_50 => counter_2[2].CLK
CLOCK_50 => counter_2[3].CLK
CLOCK_50 => counter_2[4].CLK
CLOCK_50 => counter_2[5].CLK
CLOCK_50 => capture_errors.CLK
CLOCK_50 => reset~reg0.CLK
CLOCK_50 => next_frequency~reg0.CLK
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => counter[3].CLK
CLOCK_50 => counter[4].CLK
CLOCK_50 => counter[5].CLK
CLOCK_50 => counter[6].CLK
CLOCK_50 => counter[7].CLK
CLOCK_50 => counter[8].CLK
CLOCK_50 => counter[9].CLK
CLOCK_50 => counter[10].CLK
CLOCK_50 => counter[11].CLK
CLOCK_50 => counter[12].CLK
CLOCK_50 => counter[13].CLK
CLOCK_50 => counter[14].CLK
CLOCK_50 => counter[15].CLK
CLOCK_50 => counter[16].CLK
CLOCK_50 => counter[17].CLK
CLOCK_50 => counter[18].CLK
CLOCK_50 => counter[19].CLK
SW[0] => state.OUTPUTSELECT
SW[0] => state.OUTPUTSELECT
SW[0] => counter_reset.OUTPUTSELECT
SW[0] => pause_counter.OUTPUTSELECT
SW[0] => next_frequency.OUTPUTSELECT
SW[0] => capture_errors.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_freq.OUTPUTSELECT
SW[0] => fail_count[0].ACLR
SW[0] => fail_count[1].ACLR
SW[0] => fail_count[2].ACLR
SW[0] => fail_count[3].ACLR
SW[0] => fail_count[4].ACLR
SW[0] => fail_count[5].ACLR
SW[0] => fail_count[6].ACLR
SW[0] => fail_count[7].ACLR
SW[0] => fail_count[8].ACLR
SW[0] => fail_count[9].ACLR
SW[0] => fail_count[10].ACLR
SW[0] => reset~reg0.DATAIN
SW[0] => counter_2[0].ENA
SW[0] => counter_2[1].ENA
SW[0] => counter_2[2].ENA
SW[0] => counter_2[3].ENA
SW[0] => counter_2[4].ENA
SW[0] => counter_2[5].ENA
SW[1] => always1.IN0
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
LEDR[0] <= RAM_Controller:RAM_Controller1.error_1
LEDR[1] <= RAM_Controller:RAM_Controller1.error_2
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= fail_count[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= fail_count[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= fail_count[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= fail_count[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= fail_count[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= fail_count[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= fail_count[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= fail_count[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= fail_count[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= fail_count[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= fail_count[10].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex_display:hexa0.port1
HEX0[1] <= hex_display:hexa0.port1
HEX0[2] <= hex_display:hexa0.port1
HEX0[3] <= hex_display:hexa0.port1
HEX0[4] <= hex_display:hexa0.port1
HEX0[5] <= hex_display:hexa0.port1
HEX0[6] <= hex_display:hexa0.port1
HEX1[0] <= hex_display:hexa1.port1
HEX1[1] <= hex_display:hexa1.port1
HEX1[2] <= hex_display:hexa1.port1
HEX1[3] <= hex_display:hexa1.port1
HEX1[4] <= hex_display:hexa1.port1
HEX1[5] <= hex_display:hexa1.port1
HEX1[6] <= hex_display:hexa1.port1
HEX2[0] <= hex_display:hexa2.port1
HEX2[1] <= hex_display:hexa2.port1
HEX2[2] <= hex_display:hexa2.port1
HEX2[3] <= hex_display:hexa2.port1
HEX2[4] <= hex_display:hexa2.port1
HEX2[5] <= hex_display:hexa2.port1
HEX2[6] <= hex_display:hexa2.port1
HEX3[0] <= hex_display:hexa3.port1
HEX3[1] <= hex_display:hexa3.port1
HEX3[2] <= hex_display:hexa3.port1
HEX3[3] <= hex_display:hexa3.port1
HEX3[4] <= hex_display:hexa3.port1
HEX3[5] <= hex_display:hexa3.port1
HEX3[6] <= hex_display:hexa3.port1
HEX4[0] <= hex_display:hexa4.port1
HEX4[1] <= hex_display:hexa4.port1
HEX4[2] <= hex_display:hexa4.port1
HEX4[3] <= hex_display:hexa4.port1
HEX4[4] <= hex_display:hexa4.port1
HEX4[5] <= hex_display:hexa4.port1
HEX4[6] <= hex_display:hexa4.port1
HEX5[0] <= hex_display:hexa5.port1
HEX5[1] <= hex_display:hexa5.port1
HEX5[2] <= hex_display:hexa5.port1
HEX5[3] <= hex_display:hexa5.port1
HEX5[4] <= hex_display:hexa5.port1
HEX5[5] <= hex_display:hexa5.port1
HEX5[6] <= hex_display:hexa5.port1
clk_fast => clk_fast.IN1
clk_slow_even => clk_slow_even.IN1
clk_slow_odd => clk_slow_odd.IN1
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_frequency <= next_frequency~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
freq_ready => always1.IN1
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => always1.IN1
freq_ready => capture_errors.DATAB
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => counter_2.OUTPUTSELECT
freq_ready => state.DATAA
freq_ready => state.DATAA
test_length[0] => LessThan0.IN20
test_length[1] => LessThan0.IN19
test_length[2] => LessThan0.IN18
test_length[3] => LessThan0.IN17
test_length[4] => LessThan0.IN16
test_length[5] => LessThan0.IN15
test_length[6] => LessThan0.IN14
test_length[7] => LessThan0.IN13
test_length[8] => LessThan0.IN12
test_length[9] => LessThan0.IN11
test_length[10] => LessThan0.IN10
test_length[11] => LessThan0.IN9
test_length[12] => LessThan0.IN8
test_length[13] => LessThan0.IN7
test_length[14] => LessThan0.IN6
test_length[15] => LessThan0.IN5
test_length[16] => LessThan0.IN4
test_length[17] => LessThan0.IN3
test_length[18] => LessThan0.IN2
test_length[19] => LessThan0.IN1


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1
clk_fast => clk_fast.IN1
clk_slow_even => clk_slow_even.IN3
clk_slow_odd => clk_slow_odd.IN3
error_1 <= error_1.DB_MAX_OUTPUT_PORT_TYPE
error_2 <= error_2.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1
clk_fast => clk_fast.IN1
clk_slow_even => q_even[0]~reg0.CLK
clk_slow_even => q_even[1]~reg0.CLK
clk_slow_even => q_even[2]~reg0.CLK
clk_slow_even => q_even[3]~reg0.CLK
clk_slow_even => q_even[4]~reg0.CLK
clk_slow_even => q_even[5]~reg0.CLK
clk_slow_even => q_even[6]~reg0.CLK
clk_slow_even => q_even[7]~reg0.CLK
clk_slow_odd => q_odd[0]~reg0.CLK
clk_slow_odd => q_odd[1]~reg0.CLK
clk_slow_odd => q_odd[2]~reg0.CLK
clk_slow_odd => q_odd[3]~reg0.CLK
clk_slow_odd => q_odd[4]~reg0.CLK
clk_slow_odd => q_odd[5]~reg0.CLK
clk_slow_odd => q_odd[6]~reg0.CLK
clk_slow_odd => q_odd[7]~reg0.CLK
clk_enable => clk_enable.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
wren => wren.IN1
data_to_write[0] => data_to_write[0].IN1
data_to_write[1] => data_to_write[1].IN1
data_to_write[2] => data_to_write[2].IN1
data_to_write[3] => data_to_write[3].IN1
data_to_write[4] => data_to_write[4].IN1
data_to_write[5] => data_to_write[5].IN1
data_to_write[6] => data_to_write[6].IN1
data_to_write[7] => data_to_write[7].IN1
q_odd[0] <= q_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[1] <= q_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[2] <= q_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[3] <= q_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[4] <= q_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[5] <= q_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[6] <= q_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_odd[7] <= q_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[0] <= q_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[1] <= q_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[2] <= q_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[3] <= q_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[4] <= q_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[5] <= q_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[6] <= q_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_even[7] <= q_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ttj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ttj1:auto_generated.data_a[0]
data_a[1] => altsyncram_ttj1:auto_generated.data_a[1]
data_a[2] => altsyncram_ttj1:auto_generated.data_a[2]
data_a[3] => altsyncram_ttj1:auto_generated.data_a[3]
data_a[4] => altsyncram_ttj1:auto_generated.data_a[4]
data_a[5] => altsyncram_ttj1:auto_generated.data_a[5]
data_a[6] => altsyncram_ttj1:auto_generated.data_a[6]
data_a[7] => altsyncram_ttj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ttj1:auto_generated.address_a[0]
address_a[1] => altsyncram_ttj1:auto_generated.address_a[1]
address_a[2] => altsyncram_ttj1:auto_generated.address_a[2]
address_a[3] => altsyncram_ttj1:auto_generated.address_a[3]
address_a[4] => altsyncram_ttj1:auto_generated.address_a[4]
address_a[5] => altsyncram_ttj1:auto_generated.address_a[5]
address_a[6] => altsyncram_ttj1:auto_generated.address_a[6]
address_a[7] => altsyncram_ttj1:auto_generated.address_a[7]
address_a[8] => altsyncram_ttj1:auto_generated.address_a[8]
address_a[9] => altsyncram_ttj1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ttj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ttj1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ttj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ttj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ttj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ttj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ttj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ttj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ttj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ttj1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb
clk => total_error.CLK
clk => errors_two[0].CLK
clk => errors_two[1].CLK
clk => errors_one[0].CLK
clk => errors_one[1].CLK
clk => errors_one[2].CLK
clk => errors_one[3].CLK
read[0] => errors_one.IN0
read[1] => errors_one.IN0
read[2] => errors_one.IN0
read[3] => errors_one.IN0
read[4] => errors_one.IN0
read[5] => errors_one.IN0
read[6] => errors_one.IN0
read[7] => errors_one.IN0
expected[0] => errors_one.IN1
expected[1] => errors_one.IN1
expected[2] => errors_one.IN1
expected[3] => errors_one.IN1
expected[4] => errors_one.IN1
expected[5] => errors_one.IN1
expected[6] => errors_one.IN1
expected[7] => errors_one.IN1
error <= total_error.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|hex_display:hexa0
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|hex_display:hexa1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|hex_display:hexa2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|hex_display:hexa3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|hex_display:hexa4
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:ram_top4|hex_display:hexa5
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
hex[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


