{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714321751275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714321751277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 17:29:07 2024 " "Processing started: Sun Apr 28 17:29:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714321751277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321751277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321751278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714321751518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714321751518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_trial.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_trial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_TRIAL " "Found entity 1: Q_TRIAL" {  } { { "Q_TRIAL.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_learn_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_learn_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_LEARN_V2 " "Found entity 1: Q_LEARN_V2" {  } { { "Q_LEARN_V2.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_q.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_Q " "Found entity 1: NEW_Q" {  } { { "NEW_Q.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/NEW_Q.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxq_reward.sv 1 1 " "Found 1 design units, including 1 entities, in source file maxq_reward.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAXQ_REWARD " "Found entity 1: MAXQ_REWARD" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_q.sv 1 1 " "Found 1 design units, including 1 entities, in source file init_q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INIT_Q " "Found entity 1: INIT_Q" {  } { { "INIT_Q.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/INIT_Q.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocked_states.sv 1 1 " "Found 1 design units, including 1 entities, in source file blocked_states.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCKED_STATES " "Found entity 1: BLOCKED_STATES" {  } { { "BLOCKED_STATES.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/BLOCKED_STATES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj300_edmonds.v 1 1 " "Found 1 design units, including 1 entities, in source file proj300_edmonds.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROJ300_Edmonds " "Found entity 1: PROJ300_Edmonds" {  } { { "PROJ300_Edmonds.v" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL_TB " "Found entity 1: PWM_SERVO_CONTROL_TB" {  } { { "PWM_SERVO_CONTROL_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL " "Found entity 1: PWM_SERVO_CONTROL" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT " "Found entity 1: ANGLE_OUTPUT_UNIT" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT_TB " "Found entity 1: ANGLE_OUTPUT_UNIT_TB" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_pwm_combined_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_pwm_combined_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_PWM_COMBINED_TB " "Found entity 1: ANGLE_PWM_COMBINED_TB" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_7seg " "Found entity 1: LED_7seg" {  } { { "LED_7seg.v" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/LED_7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_DECODE " "Found entity 1: ANGLE_DECODE" {  } { { "ANGLE_DECODE.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_DECODE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_trial_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_trial_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_TRIAL_EXPLOIT " "Found entity 1: Q_TRIAL_EXPLOIT" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "action_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file action_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACTION_EXPLOIT " "Found entity 1: ACTION_EXPLOIT" {  } { { "ACTION_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ACTION_EXPLOIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_EXPLOIT " "Found entity 1: Q_EXPLOIT" {  } { { "Q_Exploit.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_Exploit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714321755813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321755813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714321755833 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY " "Pin \"KEY\" not connected" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -56 624 "KEY\[0\]" "" } { 640 -232 -56 656 "KEY\[1\]" "" } { 672 -232 -56 688 "KEY\[2\]" "" } { 704 -232 -56 720 "KEY\[3\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1714321755833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_SERVO_CONTROL PWM_SERVO_CONTROL:inst2 " "Elaborating entity \"PWM_SERVO_CONTROL\" for hierarchy \"PWM_SERVO_CONTROL:inst2\"" {  } { { "Top.bdf" "inst2" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 144 424 600 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321755834 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PWM_SERVO_CONTROL.sv(41) " "Verilog HDL Case Statement warning at PWM_SERVO_CONTROL.sv(41): can't check case statement for completeness because the case expression has too many possible states" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 41 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714321755834 "|Top|PWM_SERVO_CONTROL:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANGLE_OUTPUT_UNIT ANGLE_OUTPUT_UNIT:inst " "Elaborating entity \"ANGLE_OUTPUT_UNIT\" for hierarchy \"ANGLE_OUTPUT_UNIT:inst\"" {  } { { "Top.bdf" "inst" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 176 48 280 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321755835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches ANGLE_OUTPUT_UNIT.sv(21) " "Verilog HDL or VHDL warning at ANGLE_OUTPUT_UNIT.sv(21): object \"switches\" assigned a value but never read" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714321755835 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ANGLE_OUTPUT_UNIT.sv(60) " "Verilog HDL Case Statement information at ANGLE_OUTPUT_UNIT.sv(60): all case item expressions in this case statement are onehot" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714321755835 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst5 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst5\"" {  } { { "Top.bdf" "inst5" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 72 232 720 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321755836 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "TIMER.sv(14) " "Verilog HDL Case Statement warning at TIMER.sv(14): can't check case statement for completeness because the case expression has too many possible states" {  } { { "TIMER.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv" 14 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714321755836 "|Top|TIMER:inst5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "TIMER.sv(22) " "Verilog HDL Case Statement warning at TIMER.sv(22): can't check case statement for completeness because the case expression has too many possible states" {  } { { "TIMER.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv" 22 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714321755836 "|Top|TIMER:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_LEARN_V2 Q_LEARN_V2:inst1 " "Elaborating entity \"Q_LEARN_V2\" for hierarchy \"Q_LEARN_V2:inst1\"" {  } { { "Top.bdf" "inst1" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 432 88 320 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321755837 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756560 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q_episodes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q_episodes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INIT_Q Q_LEARN_V2:inst1\|INIT_Q:INIT_Q " "Elaborating entity \"INIT_Q\" for hierarchy \"Q_LEARN_V2:inst1\|INIT_Q:INIT_Q\"" {  } { { "Q_LEARN_V2.sv" "INIT_Q" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321756561 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756566 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCKED_STATES Q_LEARN_V2:inst1\|BLOCKED_STATES:BLOCKED_STATES " "Elaborating entity \"BLOCKED_STATES\" for hierarchy \"Q_LEARN_V2:inst1\|BLOCKED_STATES:BLOCKED_STATES\"" {  } { { "Q_LEARN_V2.sv" "BLOCKED_STATES" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321756567 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756577 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756577 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756577 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAXQ_REWARD Q_LEARN_V2:inst1\|MAXQ_REWARD:Q_LEARN\[0\].MAXQ_REWARD " "Elaborating entity \"MAXQ_REWARD\" for hierarchy \"Q_LEARN_V2:inst1\|MAXQ_REWARD:Q_LEARN\[0\].MAXQ_REWARD\"" {  } { { "Q_LEARN_V2.sv" "Q_LEARN\[0\].MAXQ_REWARD" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321756577 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state MAXQ_REWARD.sv(21) " "Verilog HDL Always Construct warning at MAXQ_REWARD.sv(21): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "max_Q MAXQ_REWARD.sv(19) " "Verilog HDL Always Construct warning at MAXQ_REWARD.sv(19): inferring latch(es) for variable \"max_Q\", which holds its previous value in one or more paths through the always construct" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "action MAXQ_REWARD.sv(19) " "Verilog HDL Always Construct warning at MAXQ_REWARD.sv(19): inferring latch(es) for variable \"action\", which holds its previous value in one or more paths through the always construct" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state MAXQ_REWARD.sv(46) " "Verilog HDL Always Construct warning at MAXQ_REWARD.sv(46): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "action\[0\] MAXQ_REWARD.sv(27) " "Inferred latch for \"action\[0\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "action\[1\] MAXQ_REWARD.sv(27) " "Inferred latch for \"action\[1\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "action\[2\] MAXQ_REWARD.sv(27) " "Inferred latch for \"action\[2\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[0\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[0\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[1\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[1\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756584 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[2\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[2\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[3\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[3\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[4\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[4\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[5\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[5\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[6\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[6\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[7\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[7\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[8\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[8\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[9\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[9\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[10\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[10\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[11\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[11\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[12\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[12\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[13\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[13\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[14\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[14\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[15\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[15\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[16\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[16\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[17\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[17\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[18\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[18\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[19\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[19\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[20\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[20\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[21\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[21\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[22\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[22\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[23\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[23\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[24\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[24\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[25\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[25\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[26\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[26\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[27\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[27\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[28\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[28\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[29\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[29\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[30\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[30\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_Q\[31\] MAXQ_REWARD.sv(27) " "Inferred latch for \"max_Q\[31\]\" at MAXQ_REWARD.sv(27)" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 "|Top|Q_LEARN_V2:inst1|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEW_Q Q_LEARN_V2:inst1\|NEW_Q:Q_LEARN\[0\].NEW_Q " "Elaborating entity \"NEW_Q\" for hierarchy \"Q_LEARN_V2:inst1\|NEW_Q:Q_LEARN\[0\].NEW_Q\"" {  } { { "Q_LEARN_V2.sv" "Q_LEARN\[0\].NEW_Q" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321756585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_TRIAL Q_LEARN_V2:inst1\|Q_TRIAL:Q_LEARN\[0\].Q_TRIAL " "Elaborating entity \"Q_TRIAL\" for hierarchy \"Q_LEARN_V2:inst1\|Q_TRIAL:Q_LEARN\[0\].Q_TRIAL\"" {  } { { "Q_LEARN_V2.sv" "Q_LEARN\[0\].Q_TRIAL" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321756611 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756615 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321756615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_EXPLOIT Q_LEARN_V2:inst1\|Q_EXPLOIT:Q_EXPLOIT " "Elaborating entity \"Q_EXPLOIT\" for hierarchy \"Q_LEARN_V2:inst1\|Q_EXPLOIT:Q_EXPLOIT\"" {  } { { "Q_LEARN_V2.sv" "Q_EXPLOIT" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321757199 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321757209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321757209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACTION_EXPLOIT Q_LEARN_V2:inst1\|Q_EXPLOIT:Q_EXPLOIT\|ACTION_EXPLOIT:ACTION_EXPLOIT " "Elaborating entity \"ACTION_EXPLOIT\" for hierarchy \"Q_LEARN_V2:inst1\|Q_EXPLOIT:Q_EXPLOIT\|ACTION_EXPLOIT:ACTION_EXPLOIT\"" {  } { { "Q_Exploit.sv" "ACTION_EXPLOIT" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_Exploit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321757209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321757216 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321757216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_TRIAL_EXPLOIT Q_LEARN_V2:inst1\|Q_EXPLOIT:Q_EXPLOIT\|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT " "Elaborating entity \"Q_TRIAL_EXPLOIT\" for hierarchy \"Q_LEARN_V2:inst1\|Q_EXPLOIT:Q_EXPLOIT\|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT\"" {  } { { "Q_Exploit.sv" "Q_TRIAL_EXPLOIT" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_Exploit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321757217 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(18) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(18): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757222 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "target_state Q_TRIAL_EXPLOIT.sv(18) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(18): variable \"target_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757222 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(23) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(23): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757222 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_state Q_TRIAL_EXPLOIT.sv(24) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(24): variable \"start_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "move_complete Q_TRIAL_EXPLOIT.sv(25) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(25): variable \"move_complete\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(31) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(31): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(33) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(33): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(34) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(34): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(36) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(36): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(39) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(39): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(40) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(40): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(42) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(42): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(45) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(45): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(46) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(46): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(48) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(48): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(51) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(51): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(52) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(52): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "maze_state Q_TRIAL_EXPLOIT.sv(54) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(54): variable \"maze_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "target_reached Q_TRIAL_EXPLOIT.sv(16) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(16): inferring latch(es) for variable \"target_reached\", which holds its previous value in one or more paths through the always construct" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Q_TRIAL_EXPLOIT.sv(16) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(16): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_start Q_TRIAL_EXPLOIT.sv(16) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(16): inferring latch(es) for variable \"timer_start\", which holds its previous value in one or more paths through the always construct" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_start Q_TRIAL_EXPLOIT.sv(23) " "Inferred latch for \"timer_start\" at Q_TRIAL_EXPLOIT.sv(23)" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Q_TRIAL_EXPLOIT.sv(23) " "Inferred latch for \"next_state\[0\]\" at Q_TRIAL_EXPLOIT.sv(23)" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Q_TRIAL_EXPLOIT.sv(23) " "Inferred latch for \"next_state\[1\]\" at Q_TRIAL_EXPLOIT.sv(23)" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Q_TRIAL_EXPLOIT.sv(23) " "Inferred latch for \"next_state\[2\]\" at Q_TRIAL_EXPLOIT.sv(23)" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] Q_TRIAL_EXPLOIT.sv(23) " "Inferred latch for \"next_state\[3\]\" at Q_TRIAL_EXPLOIT.sv(23)" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] Q_TRIAL_EXPLOIT.sv(23) " "Inferred latch for \"next_state\[4\]\" at Q_TRIAL_EXPLOIT.sv(23)" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] Q_TRIAL_EXPLOIT.sv(23) " "Inferred latch for \"next_state\[5\]\" at Q_TRIAL_EXPLOIT.sv(23)" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "target_reached Q_TRIAL_EXPLOIT.sv(23) " "Inferred latch for \"target_reached\" at Q_TRIAL_EXPLOIT.sv(23)" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 "|Top|Q_LEARN_V2:inst1|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714321757223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_7seg LED_7seg:inst3 " "Elaborating entity \"LED_7seg\" for hierarchy \"LED_7seg:inst3\"" {  } { { "Top.bdf" "inst3" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 728 496 704 840 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321757224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANGLE_DECODE ANGLE_DECODE:inst4 " "Elaborating entity \"ANGLE_DECODE\" for hierarchy \"ANGLE_DECODE:inst4\"" {  } { { "Top.bdf" "inst4" { Schematic "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 728 112 320 936 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714321757225 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ANGLE_DECODE.sv(20) " "Verilog HDL Case Statement information at ANGLE_DECODE.sv(20): all case item expressions in this case statement are onehot" {  } { { "ANGLE_DECODE.sv" "" { Text "C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_DECODE.sv" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714321757225 "|Top|ANGLE_DECODE:inst4"}
