{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511938876352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511938876352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:01:16 2017 " "Processing started: Wed Nov 29 15:01:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511938876352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511938876352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511938876352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511938876637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_module.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_module " "Found entity 1: sync_module" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_control_module " "Found entity 1: lcd_control_module" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Found entity 1: rom_1" {  } { { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_combine_module.v 1 1 " "Found 1 design units, including 1 entities, in source file data_combine_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_combine_module " "Found entity 1: data_combine_module" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_3 " "Found entity 1: rom_3" {  } { { "rom_3.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2 " "Found entity 1: rom_2" {  } { { "rom_2.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511938876788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_module sync_module:inst1 " "Elaborating entity \"sync_module\" for hierarchy \"sync_module:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 48 688 896 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync_module.v(76) " "Verilog HDL assignment warning at sync_module.v(76): truncated value with size 32 to match size of target (11)" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876795 "|top|sync_module:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync_module.v(77) " "Verilog HDL assignment warning at sync_module.v(77): truncated value with size 32 to match size of target (11)" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876795 "|top|sync_module:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 48 408 552 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938876844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876845 ""}  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511938876845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938876920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938876920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_module lcd_control_module:inst10 " "Elaborating entity \"lcd_control_module\" for hierarchy \"lcd_control_module:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 240 696 960 448 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_control_module.v(45) " "Verilog HDL assignment warning at lcd_control_module.v(45): truncated value with size 32 to match size of target (1)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876929 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_control_module.v(51) " "Verilog HDL assignment warning at lcd_control_module.v(51): truncated value with size 32 to match size of target (3)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876929 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_control_module.v(57) " "Verilog HDL assignment warning at lcd_control_module.v(57): truncated value with size 32 to match size of target (5)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876929 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_control_module.v(72) " "Verilog HDL assignment warning at lcd_control_module.v(72): truncated value with size 32 to match size of target (1)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876930 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_control_module.v(78) " "Verilog HDL assignment warning at lcd_control_module.v(78): truncated value with size 32 to match size of target (3)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876930 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_control_module.v(84) " "Verilog HDL assignment warning at lcd_control_module.v(84): truncated value with size 32 to match size of target (5)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876930 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_control_module.v(100) " "Verilog HDL assignment warning at lcd_control_module.v(100): truncated value with size 32 to match size of target (1)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876930 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_control_module.v(106) " "Verilog HDL assignment warning at lcd_control_module.v(106): truncated value with size 32 to match size of target (3)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876930 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_control_module.v(112) " "Verilog HDL assignment warning at lcd_control_module.v(112): truncated value with size 32 to match size of target (5)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511938876930 "|top|lcd_control_module:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_combine_module data_combine_module:inst11 " "Elaborating entity \"data_combine_module\" for hierarchy \"data_combine_module:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 240 264 512 448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876955 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_data_0 data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_data_0\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511938876956 "|top|data_combine_module:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_data_1 data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_data_2 data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_2_addr data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_2_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_3_addr data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_3_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876957 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[5\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[5\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[6\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[6\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[7\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[7\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[5\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[5\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876958 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[6\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[6\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[7\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[7\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[5\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[5\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[6\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[6\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[7\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[7\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511938876959 "|top|data_combine_module:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2 rom_2:inst4 " "Elaborating entity \"rom_2\" for hierarchy \"rom_2:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 328 -120 56 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938876963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_2:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_2:inst4\|altsyncram:altsyncram_component\"" {  } { { "rom_2.v" "altsyncram_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_2:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_2:inst4\|altsyncram:altsyncram_component\"" {  } { { "rom_2.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_2:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_2:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../2.mif " "Parameter \"init_file\" = \"../2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877006 ""}  } { { "rom_2.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511938877006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ke91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ke91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ke91 " "Found entity 1: altsyncram_ke91" {  } { { "db/altsyncram_ke91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_ke91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938877079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938877079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ke91 rom_2:inst4\|altsyncram:altsyncram_component\|altsyncram_ke91:auto_generated " "Elaborating entity \"altsyncram_ke91\" for hierarchy \"rom_2:inst4\|altsyncram:altsyncram_component\|altsyncram_ke91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_3 rom_3:inst6 " "Elaborating entity \"rom_3\" for hierarchy \"rom_3:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 416 -120 56 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_3:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_3:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom_3.v" "altsyncram_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_3.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_3:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_3:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom_3.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_3.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_3:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_3:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 3.mif " "Parameter \"init_file\" = \"3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877107 ""}  } { { "rom_3.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_3.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511938877107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aa91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa91 " "Found entity 1: altsyncram_aa91" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_aa91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938877182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938877182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aa91 rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_aa91:auto_generated " "Elaborating entity \"altsyncram_aa91\" for hierarchy \"rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_aa91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1 rom_1:inst3 " "Elaborating entity \"rom_1\" for hierarchy \"rom_1:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_1:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_1:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom_1.v" "altsyncram_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_1:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_1:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_1:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_1:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../1.mif " "Parameter \"init_file\" = \"../1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877211 ""}  } { { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511938877211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_je91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_je91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_je91 " "Found entity 1: altsyncram_je91" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511938877295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511938877295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_je91 rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated " "Elaborating entity \"altsyncram_je91\" for hierarchy \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511938877297 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[0\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877418 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[1\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877418 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[2\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877418 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[3\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877418 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[4\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877418 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[5\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877418 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[6\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877418 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[7\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 504 -120 56 584 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938877418 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1511938877418 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1511938877418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[0\] " "Latch data_combine_module:inst11\|rom_data_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877939 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[2\] " "Latch data_combine_module:inst11\|rom_data_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877939 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[3\] " "Latch data_combine_module:inst11\|rom_data_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877939 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[1\] " "Latch data_combine_module:inst11\|rom_data_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877939 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[4\] " "Latch data_combine_module:inst11\|rom_data_1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877939 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[6\] " "Latch data_combine_module:inst11\|rom_data_1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877939 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[7\] " "Latch data_combine_module:inst11\|rom_data_1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877939 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[5\] " "Latch data_combine_module:inst11\|rom_data_1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877940 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[0\] " "Latch data_combine_module:inst11\|rom_data_0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877940 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[2\] " "Latch data_combine_module:inst11\|rom_data_0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877940 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[3\] " "Latch data_combine_module:inst11\|rom_data_0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877940 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[1\] " "Latch data_combine_module:inst11\|rom_data_0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877940 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[4\] " "Latch data_combine_module:inst11\|rom_data_0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877940 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[6\] " "Latch data_combine_module:inst11\|rom_data_0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877940 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[7\] " "Latch data_combine_module:inst11\|rom_data_0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877941 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[5\] " "Latch data_combine_module:inst11\|rom_data_0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877941 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[0\] " "Latch data_combine_module:inst11\|rom_3_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877941 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[1\] " "Latch data_combine_module:inst11\|rom_3_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877941 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[2\] " "Latch data_combine_module:inst11\|rom_3_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877942 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[3\] " "Latch data_combine_module:inst11\|rom_3_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877942 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[4\] " "Latch data_combine_module:inst11\|rom_3_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877942 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[0\] " "Latch data_combine_module:inst11\|rom_2_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877943 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[1\] " "Latch data_combine_module:inst11\|rom_2_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877943 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[2\] " "Latch data_combine_module:inst11\|rom_2_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877943 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[3\] " "Latch data_combine_module:inst11\|rom_2_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877943 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[4\] " "Latch data_combine_module:inst11\|rom_2_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511938877943 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511938877943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[7\] GND " "Pin \"lcd_g\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511938878072 "|top|lcd_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[6\] GND " "Pin \"lcd_g\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511938878072 "|top|lcd_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[5\] GND " "Pin \"lcd_g\[5\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511938878072 "|top|lcd_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[4\] GND " "Pin \"lcd_g\[4\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511938878072 "|top|lcd_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[3\] GND " "Pin \"lcd_g\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511938878072 "|top|lcd_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[2\] GND " "Pin \"lcd_g\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511938878072 "|top|lcd_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[1\] GND " "Pin \"lcd_g\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511938878072 "|top|lcd_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[0\] GND " "Pin \"lcd_g\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511938878072 "|top|lcd_g[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511938878072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511938878185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511938878730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511938878730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "272 " "Implemented 272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511938878816 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511938878816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511938878816 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511938878816 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1511938878816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511938878816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511938878924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:01:18 2017 " "Processing ended: Wed Nov 29 15:01:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511938878924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511938878924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511938878924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511938878924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511938879995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511938879998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:01:19 2017 " "Processing started: Wed Nov 29 15:01:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511938879998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511938879998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511938879998 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511938880099 ""}
{ "Info" "0" "" "Project  = lcd_test" {  } {  } 0 0 "Project  = lcd_test" 0 0 "Fitter" 0 0 1511938880099 ""}
{ "Info" "0" "" "Revision = lcd_test" {  } {  } 0 0 "Revision = lcd_test" 0 0 "Fitter" 0 0 1511938880099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1511938880166 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_test EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"lcd_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511938880181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511938880219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511938880219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511938880219 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1511938880287 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1511938880287 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511938880322 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511938880498 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511938880498 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511938880498 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511938880498 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511938880500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511938880500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511938880500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511938880500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511938880500 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511938880500 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511938880502 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511938880505 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1511938881178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_test.sdc " "Synopsys Design Constraints File file not found: 'lcd_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511938881179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511938881180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511938881181 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datab  to: combout " "Cell: inst10\|char_ready_2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datac  to: combout " "Cell: inst10\|char_ready_2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datad  to: combout " "Cell: inst10\|char_ready_2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~0  from: dataa  to: combout " "Cell: inst1\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~10  from: cin  to: combout " "Cell: inst1\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~12  from: cin  to: combout " "Cell: inst1\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~14  from: cin  to: combout " "Cell: inst1\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~16  from: cin  to: combout " "Cell: inst1\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~18  from: cin  to: combout " "Cell: inst1\|Add2~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~20  from: cin  to: combout " "Cell: inst1\|Add2~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~2  from: cin  to: combout " "Cell: inst1\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~4  from: cin  to: combout " "Cell: inst1\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~6  from: cin  to: combout " "Cell: inst1\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~8  from: cin  to: combout " "Cell: inst1\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938881184 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1511938881184 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511938881187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511938881188 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511938881189 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511938881205 ""}  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 72 -48 120 88 "clk" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511938881205 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511938881205 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 80 -1 0 } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511938881205 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_combine_module:inst11\|rom_data_0\[7\]~2  " "Automatically promoted node data_combine_module:inst11\|rom_data_0\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511938881206 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_combine_module:inst11|rom_data_0[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511938881206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_combine_module:inst11\|rom_data_1\[7\]~1  " "Automatically promoted node data_combine_module:inst11\|rom_data_1\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511938881206 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_combine_module:inst11|rom_data_1[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511938881206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_combine_module:inst11\|rom_data_2\[7\]~0  " "Automatically promoted node data_combine_module:inst11\|rom_data_2\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511938881206 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_combine_module:inst11|rom_data_2[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511938881206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_combine_module:inst11\|rom_2_addr\[4\]~10  " "Automatically promoted node data_combine_module:inst11\|rom_2_addr\[4\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511938881206 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_combine_module:inst11|rom_2_addr[4]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511938881206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_combine_module:inst11\|rom_3_addr\[4\]~1  " "Automatically promoted node data_combine_module:inst11\|rom_3_addr\[4\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511938881206 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_combine_module:inst11|rom_3_addr[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511938881206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511938881564 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511938881565 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511938881565 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511938881567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511938881568 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511938881568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511938881569 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511938881570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511938881571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1511938881572 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511938881572 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] lcd_dclk~output " "PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"lcd_dclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 48 408 552 128 "inst" "" } } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 152 1024 1200 168 "lcd_dclk" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1511938881598 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511938881604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511938882364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511938882479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511938882488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511938883070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511938883070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511938883561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1511938884332 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511938884332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511938885831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1511938885836 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511938885836 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1511938885850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511938885912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511938886102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511938886159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511938886401 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511938887085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Computer_Science/Projects/quartus_projects/lcd_test/output_files/lcd_test.fit.smsg " "Generated suppressed messages file D:/Computer_Science/Projects/quartus_projects/lcd_test/output_files/lcd_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511938887585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511938888091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:01:28 2017 " "Processing ended: Wed Nov 29 15:01:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511938888091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511938888091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511938888091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511938888091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511938888961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511938888961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:01:28 2017 " "Processing started: Wed Nov 29 15:01:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511938888961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511938888961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511938888962 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511938889598 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511938889619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511938889910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:01:29 2017 " "Processing ended: Wed Nov 29 15:01:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511938889910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511938889910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511938889910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511938889910 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511938890509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511938890985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511938890987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:01:30 2017 " "Processing started: Wed Nov 29 15:01:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511938890987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511938890987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd_test -c lcd_test " "Command: quartus_sta lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511938890988 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511938891081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511938891192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511938891192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511938891235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511938891235 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1511938891423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_test.sdc " "Synopsys Design Constraints File file not found: 'lcd_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1511938891537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511938891538 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891539 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891539 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511938891540 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rstn rstn " "create_clock -period 1.000 -name rstn rstn" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891542 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_module:inst1\|count_h\[0\] sync_module:inst1\|count_h\[0\] " "create_clock -period 1.000 -name sync_module:inst1\|count_h\[0\] sync_module:inst1\|count_h\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891542 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891542 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: dataa  to: combout " "Cell: inst10\|char_ready_2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datab  to: combout " "Cell: inst10\|char_ready_2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datad  to: combout " "Cell: inst10\|char_ready_2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~0  from: datab  to: combout " "Cell: inst1\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~10  from: cin  to: combout " "Cell: inst1\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~12  from: cin  to: combout " "Cell: inst1\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~14  from: cin  to: combout " "Cell: inst1\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~16  from: cin  to: combout " "Cell: inst1\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~18  from: cin  to: combout " "Cell: inst1\|Add2~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~20  from: cin  to: combout " "Cell: inst1\|Add2~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~2  from: cin  to: combout " "Cell: inst1\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~4  from: cin  to: combout " "Cell: inst1\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~6  from: cin  to: combout " "Cell: inst1\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~8  from: cin  to: combout " "Cell: inst1\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891640 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511938891640 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511938891645 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891648 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511938891653 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1511938891665 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511938891705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511938891705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.808 " "Worst-case setup slack is -7.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.808       -15.367 clk  " "   -7.808       -15.367 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.749      -220.820 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.749      -220.820 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.368       -31.136 rstn  " "   -3.368       -31.136 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.282       -53.400 sync_module:inst1\|count_h\[0\]  " "   -2.282       -53.400 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938891713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.434 " "Worst-case hold slack is -9.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.434      -217.257 sync_module:inst1\|count_h\[0\]  " "   -9.434      -217.257 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.610       -52.070 rstn  " "   -5.610       -52.070 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.897         0.000 clk  " "    3.897         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938891722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.268 " "Worst-case recovery slack is -3.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.268      -141.501 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.268      -141.501 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 sync_module:inst1\|count_h\[0\]  " "    0.156         0.000 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938891730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.613 " "Worst-case removal slack is -4.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.613       -99.149 sync_module:inst1\|count_h\[0\]  " "   -4.613       -99.149 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.614         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.614         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938891737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 rstn  " "   -3.000        -3.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.282      -621.957 sync_module:inst1\|count_h\[0\]  " "   -2.282      -621.957 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.664         0.000 clk  " "    9.664         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.247         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.247         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938891748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938891748 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1511938892007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511938892031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511938892371 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: dataa  to: combout " "Cell: inst10\|char_ready_2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datab  to: combout " "Cell: inst10\|char_ready_2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datad  to: combout " "Cell: inst10\|char_ready_2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~0  from: datab  to: combout " "Cell: inst1\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~10  from: cin  to: combout " "Cell: inst1\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~12  from: cin  to: combout " "Cell: inst1\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~14  from: cin  to: combout " "Cell: inst1\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~16  from: cin  to: combout " "Cell: inst1\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~18  from: cin  to: combout " "Cell: inst1\|Add2~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~20  from: cin  to: combout " "Cell: inst1\|Add2~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~2  from: cin  to: combout " "Cell: inst1\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~4  from: cin  to: combout " "Cell: inst1\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~6  from: cin  to: combout " "Cell: inst1\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~8  from: cin  to: combout " "Cell: inst1\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892509 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511938892509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511938892533 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511938892533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.015 " "Worst-case setup slack is -7.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.015       -13.763 clk  " "   -7.015       -13.763 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.183      -201.125 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.183      -201.125 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.449       -32.086 rstn  " "   -3.449       -32.086 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.559       -59.069 sync_module:inst1\|count_h\[0\]  " "   -2.559       -59.069 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938892545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.502 " "Worst-case hold slack is -8.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.502      -198.184 sync_module:inst1\|count_h\[0\]  " "   -8.502      -198.184 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.930       -45.667 rstn  " "   -4.930       -45.667 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.517         0.000 clk  " "    3.517         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938892561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.982 " "Worst-case recovery slack is -2.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982      -128.596 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.982      -128.596 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 sync_module:inst1\|count_h\[0\]  " "    0.138         0.000 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938892575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.193 " "Worst-case removal slack is -4.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.193       -92.110 sync_module:inst1\|count_h\[0\]  " "   -4.193       -92.110 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.337         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938892588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.960 rstn  " "   -3.000        -3.960 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.339      -572.315 sync_module:inst1\|count_h\[0\]  " "   -2.339      -572.315 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.668         0.000 clk  " "    9.668         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.228         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.228         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938892867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938892867 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1511938893191 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: dataa  to: combout " "Cell: inst10\|char_ready_2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datab  to: combout " "Cell: inst10\|char_ready_2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|char_ready_2~0  from: datad  to: combout " "Cell: inst10\|char_ready_2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~0  from: datab  to: combout " "Cell: inst1\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~10  from: cin  to: combout " "Cell: inst1\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~12  from: cin  to: combout " "Cell: inst1\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~14  from: cin  to: combout " "Cell: inst1\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~16  from: cin  to: combout " "Cell: inst1\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~18  from: cin  to: combout " "Cell: inst1\|Add2~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~20  from: cin  to: combout " "Cell: inst1\|Add2~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~2  from: cin  to: combout " "Cell: inst1\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~4  from: cin  to: combout " "Cell: inst1\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~6  from: cin  to: combout " "Cell: inst1\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Add2~8  from: cin  to: combout " "Cell: inst1\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893437 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511938893437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511938893445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511938893445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.290 " "Worst-case setup slack is -3.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.290        -6.526 clk  " "   -3.290        -6.526 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052      -101.659 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.052      -101.659 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781        -6.817 rstn  " "   -0.781        -6.817 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764       -15.009 sync_module:inst1\|count_h\[0\]  " "   -0.764       -15.009 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938893460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.465 " "Worst-case hold slack is -4.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.465      -103.845 sync_module:inst1\|count_h\[0\]  " "   -4.465      -103.845 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.189       -30.141 rstn  " "   -3.189       -30.141 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161         0.000 clk  " "    2.161         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938893481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.965 " "Worst-case recovery slack is -1.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.965       -86.760 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.965       -86.760 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213        -0.268 sync_module:inst1\|count_h\[0\]  " "   -0.213        -0.268 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938893528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.034 " "Worst-case removal slack is -2.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034       -42.521 sync_module:inst1\|count_h\[0\]  " "   -2.034       -42.521 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.695         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938893545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.864 rstn  " "   -3.000        -4.864 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847      -131.529 sync_module:inst1\|count_h\[0\]  " "   -0.847      -131.529 sync_module:inst1\|count_h\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373         0.000 clk  " "    9.373         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.327         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.327         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511938893670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511938893670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511938894586 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511938894587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511938894827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:01:34 2017 " "Processing ended: Wed Nov 29 15:01:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511938894827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511938894827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511938894827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511938894827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511938895844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511938895844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:01:35 2017 " "Processing started: Wed Nov 29 15:01:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511938895844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511938895844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511938895844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_8_1200mv_85c_slow.vo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_8_1200mv_85c_slow.vo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511938896381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_8_1200mv_0c_slow.vo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_8_1200mv_0c_slow.vo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511938896468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_min_1200mv_0c_fast.vo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_min_1200mv_0c_fast.vo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511938896530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test.vo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test.vo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511938896596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_8_1200mv_85c_v_slow.sdo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_8_1200mv_85c_v_slow.sdo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511938896652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_8_1200mv_0c_v_slow.sdo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_8_1200mv_0c_v_slow.sdo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511938896721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_min_1200mv_0c_v_fast.sdo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_min_1200mv_0c_v_fast.sdo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511938896787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_v.sdo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_v.sdo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511938896860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511938896942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:01:36 2017 " "Processing ended: Wed Nov 29 15:01:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511938896942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511938896942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511938896942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511938896942 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus II Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511938897586 ""}
