
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Wed May 07 03:48:13 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project conv5x5 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top conv5x5 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 35181
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'localInH' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:36:9)
WARNING: [HLS 207-5292] unused parameter 'localInW' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:36:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.85 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'out_dim(int, int, int, int)' into 'conv5x5(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'ceil_div(int, int)' into 'conv5x5(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'conv5x5(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'conv_kernel(float (*) [23][23], float (*) [64][3][3], float (*) [7][7], int, int, int, int, int)' into 'conv5x5(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:72:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.28 seconds. CPU system time: 0.88 seconds. Elapsed time: 3.24 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.202 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:79) in function 'conv5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.1.1' in function 'conv5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:112) in function 'conv5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.1.3.1' in function 'conv5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_13' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:130) in function 'conv5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1.1.3.3' in function 'conv5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_16' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:142) in function 'conv5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:44) in function 'conv5x5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_19' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:160) in function 'conv5x5' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:44) in function 'conv5x5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:45) in function 'conv5x5' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:45) in function 'conv5x5' completely with a factor of 3.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5x5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.227 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:78:35) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:77:31) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:111:44) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_129_12' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:129:57) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_128_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:128:53) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:127:49) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_15' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:141:53) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_14' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:140:49) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:43:39) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:42:35) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:41:31) in function 'conv5x5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_121_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:121:44) in function 'conv5x5' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_18' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:159:49) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_17' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:158:45) in function 'conv5x5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_104_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:104:40) in function 'conv5x5' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:93:35) in function 'conv5x5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:92:31) in function 'conv5x5'.
INFO: [HLS 200-472] Inferring partial write operation for 'localOut' 
INFO: [HLS 200-472] Inferring partial write operation for 'localOut' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:115:57)
INFO: [HLS 200-472] Inferring partial write operation for 'localW' 
INFO: [HLS 200-472] Inferring partial write operation for 'localW' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:131:62)
INFO: [HLS 200-472] Inferring partial write operation for 'localIn' 
INFO: [HLS 200-472] Inferring partial write operation for 'localIn' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:146:58)
INFO: [HLS 200-472] Inferring partial write operation for 'localOut' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv5x5/conv5x5_fast.cpp:53:41)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv5x5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_VITIS_LOOP_79_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2_VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2_VITIS_LOOP_79_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_VITIS_LOOP_111_7_VITIS_LOOP_112_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln116) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_7_VITIS_LOOP_112_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_111_7_VITIS_LOOP_112_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localW'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_VITIS_LOOP_127_10_VITIS_LOOP_129_12_VITIS_LOOP_130_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localW'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_10_VITIS_LOOP_129_12_VITIS_LOOP_130_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_127_10_VITIS_LOOP_129_12_VITIS_LOOP_130_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localIn'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_VITIS_LOOP_140_14_VITIS_LOOP_141_15_VITIS_LOOP_142_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localIn'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_14_VITIS_LOOP_141_15_VITIS_LOOP_142_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_140_14_VITIS_LOOP_141_15_VITIS_LOOP_142_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_3_VITIS_LOOP_44_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid1179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localIn'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localW'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_43_3_VITIS_LOOP_44_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 64, loop 'VITIS_LOOP_41_1_VITIS_LOOP_43_3_VITIS_LOOP_44_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5_Pipeline_VITIS_LOOP_158_17_VITIS_LOOP_159_18_VITIS_LOOP_160_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_17_VITIS_LOOP_159_18_VITIS_LOOP_160_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_158_17_VITIS_LOOP_159_18_VITIS_LOOP_160_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5x5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_VITIS_LOOP_79_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5x5_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_VITIS_LOOP_79_3' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_78_2_VITIS_LOOP_79_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_VITIS_LOOP_79_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_VITIS_LOOP_111_7_VITIS_LOOP_112_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5x5_Pipeline_VITIS_LOOP_111_7_VITIS_LOOP_112_8' pipeline 'VITIS_LOOP_111_7_VITIS_LOOP_112_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_16_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_VITIS_LOOP_111_7_VITIS_LOOP_112_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_VITIS_LOOP_127_10_VITIS_LOOP_129_12_VITIS_LOOP_130_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5x5_Pipeline_VITIS_LOOP_127_10_VITIS_LOOP_129_12_VITIS_LOOP_130_13' pipeline 'VITIS_LOOP_127_10_VITIS_LOOP_129_12_VITIS_LOOP_130_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_VITIS_LOOP_127_10_VITIS_LOOP_129_12_VITIS_LOOP_130_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_VITIS_LOOP_140_14_VITIS_LOOP_141_15_VITIS_LOOP_142_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5x5_Pipeline_VITIS_LOOP_140_14_VITIS_LOOP_141_15_VITIS_LOOP_142_16' pipeline 'VITIS_LOOP_140_14_VITIS_LOOP_141_15_VITIS_LOOP_142_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_5ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_VITIS_LOOP_140_14_VITIS_LOOP_141_15_VITIS_LOOP_142_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_3_VITIS_LOOP_44_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5x5_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_3_VITIS_LOOP_44_4' pipeline 'VITIS_LOOP_41_1_VITIS_LOOP_43_3_VITIS_LOOP_44_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5x5_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_3_VITIS_LOOP_44_4' is 8648 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'am_addmul_12ns_11ns_5ns_16_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_3_VITIS_LOOP_44_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5_Pipeline_VITIS_LOOP_158_17_VITIS_LOOP_159_18_VITIS_LOOP_160_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5x5_Pipeline_VITIS_LOOP_158_17_VITIS_LOOP_159_18_VITIS_LOOP_160_19' pipeline 'VITIS_LOOP_158_17_VITIS_LOOP_159_18_VITIS_LOOP_160_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5_Pipeline_VITIS_LOOP_158_17_VITIS_LOOP_159_18_VITIS_LOOP_160_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5x5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/in_ch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/out_ch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/H' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/W' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5x5/pad' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv5x5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_27ns_57_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_57ns_87_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_36ns_68_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32s_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5x5'.
INFO: [RTMG 210-278] Implementing memory 'conv5x5_localOut_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv5x5_localW_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv5x5_localIn_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.55 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.89 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.356 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv5x5.
INFO: [VLOG 209-307] Generating Verilog RTL for conv5x5.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.62 seconds. CPU system time: 2.13 seconds. Elapsed time: 16.78 seconds; current allocated memory: 163.664 MB.
INFO: [HLS 200-112] Total CPU user time: 15.95 seconds. Total CPU system time: 2.74 seconds. Total elapsed time: 30.11 seconds; peak allocated memory: 1.356 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 03:48:43 2025...
