# FPGA constraints (placeholder)
# set_property PACKAGE_PIN <PIN> [get_ports clk]
# set_property IOSTANDARD LVCMOS33 [get_ports clk]
# create_clock -period 10.000 [get_ports clk]
# TODO: add reset and IO mappings 