
*** Running vivado
    with args -log vcu_trd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vcu_trd_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vcu_trd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1674.812 ; gain = 463.242 ; free physical = 17616 ; free virtual = 30608
Command: synth_design -top vcu_trd_wrapper -part xczu7ev-fbvb900-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19080 
WARNING: [Synth 8-2611] redeclaration of ansi port lc_pl_rdata_axi_lite_apb is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:216]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_pl_rresp_axi_lite_apb is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:217]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_pl_rvalid_axi_lite_apb is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:218]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_vcu_rready_axi_lite_apb is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:219]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_vcu_arvalid_axi_lite_apb is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:220]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_pl_arready_axi_lite_apb is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:221]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_gasket_enable is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:273]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_pll_test_sel is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:300]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_pll_test_ck_sel is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:301]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_pll_test_fract_en is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:302]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_pll_test_fract_clk_sel is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:303]
WARNING: [Synth 8-2611] redeclaration of ansi port clock_high_enable is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:305]
WARNING: [Synth 8-2611] redeclaration of ansi port clock_low_enable is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:306]
WARNING: [Synth 8-2611] redeclaration of ansi port trigger_pll_div_change is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:1005]
WARNING: [Synth 8-2611] redeclaration of ansi port pll_div_value is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:1006]
WARNING: [Synth 8-2611] redeclaration of ansi port clock_high_enable is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:1008]
WARNING: [Synth 8-2611] redeclaration of ansi port clock_low_enable is not allowed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:1008]
WARNING: [Synth 8-2507] parameter declaration becomes local in vcu_v1_1_1_vcu with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:608]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_errcnt.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_errcnt.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:187]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:188]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:203]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:210]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:211]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:212]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:216]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:217]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:218]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:220]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:221]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_errcnt with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_errcnt.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_errcnt with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_errcnt.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:187]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:188]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:203]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:210]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:211]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:212]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:216]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:217]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:218]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:220]
WARNING: [Synth 8-2507] parameter declaration becomes local in v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel with formal parameter declaration list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v:221]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1675.000 ; gain = 0.000 ; free physical = 17427 ; free virtual = 30406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_wrapper' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/hdl/vcu_trd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:885]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_1_clk_wiz' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26155]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (3#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26155]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_1_clk_wiz' (5#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_1' (6#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'vcu_trd_clk_wiz_1' requires 4 connections, but only 3 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1452]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1456]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_0_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_0_1_clk_wiz' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_0_1_clk_wiz' (7#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_0_1' (8#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'vcu_trd_clk_wiz_0_1' requires 4 connections, but only 2 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1456]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1459]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_1_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_1_1_clk_wiz' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_1_1_clk_wiz' (9#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_1_1' (10#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_1' of module 'vcu_trd_clk_wiz_1_1' requires 4 connections, but only 2 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1459]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1462]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_2_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_2_1_clk_wiz' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_2_1_clk_wiz' (11#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_2_1' (12#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_2' of module 'vcu_trd_clk_wiz_2_1' requires 4 connections, but only 2 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1462]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1465]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_3_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_3_1_clk_wiz' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_3_1_clk_wiz' (13#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_3_1' (14#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_3' of module 'vcu_trd_clk_wiz_3_1' requires 4 connections, but only 2 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1465]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1468]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_4_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_clk_wiz_4_1_clk_wiz' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_4_1_clk_wiz' (15#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_clk_wiz_4_1' (16#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_4' of module 'vcu_trd_clk_wiz_4_1' requires 4 connections, but only 2 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1468]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.v:100]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_support' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_support.v:64]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_block' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:101]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_sgmii_adapt' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_sgmii_adapt.v:124]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_reset_sync' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_reset_sync.v:62]
	Parameter INITIALISE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'FDP' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3893]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDP' (17#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3893]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_reset_sync' (18#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_reset_sync.v:62]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block.v:62]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'FD' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (19#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block' (20#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block.v:62]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_clk_gen' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_clk_gen.v:83]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr.v:72]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr' (21#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr.v:72]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_clk_gen' (22#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_clk_gen.v:83]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_tx_rate_adapt' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_tx_rate_adapt.v:72]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_tx_rate_adapt' (23#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_tx_rate_adapt.v:72]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_rx_rate_adapt' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_rx_rate_adapt.v:79]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_rx_rate_adapt' (24#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_rx_rate_adapt.v:79]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_sgmii_adapt' (25#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_sgmii_adapt.v:124]
WARNING: [Synth 8-350] instance 'vcu_trd_gig_ethernet_pcs_pma_0_1_core' of module 'gig_ethernet_pcs_pma_v16_1_4' requires 94 connections, but only 76 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver.v:63]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_rx_elastic_buffer' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_rx_elastic_buffer.v:85]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_rx_elastic_buffer.v:217]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_rx_elastic_buffer' (36#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_rx_elastic_buffer.v:85]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_gt' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_top' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_top.v:174]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter C_GT_TYPE bound to: 2 - type: integer 
	Parameter C_GT_REV bound to: 57 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 1.250000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 125.000000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 1.250000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 2 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 62.500000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4.v:142]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter C_GT_REV bound to: 57 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 1.250000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 2 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000010011100010000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000001100100 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000101101001010101000000 
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gthe4_channel_wrapper' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gthe4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_channel' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter GTHE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter GTHE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE4_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTHE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTHE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CAPBYPASS_FORCE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTHE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CH_HSPMUX bound to: 16'b0011110000111100 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter GTHE4_CHANNEL_CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter GTHE4_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter GTHE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter GTHE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE4_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE4_CHANNEL_LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_RG_CTRL bound to: 4'b1110 
	Parameter GTHE4_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTHE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTHE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTHE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter GTHE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTHE4_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTHE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001001001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000001001001001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTHE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTHE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTHE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTHE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTHE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTHE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter GTHE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter GTHE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTHE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter GTHE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXOUT_DIV bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTHE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTHE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPI_CFG0 bound to: 16'b0001001100000000 
	Parameter GTHE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000011111101 
	Parameter GTHE4_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPI_SEL_LC bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPI_STARTCODE bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTHE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter GTHE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter GTHE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b011 
	Parameter GTHE4_CHANNEL_RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RX_DIV2_MODE_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_EN_HI_LR bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE4_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTHE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0100 
	Parameter GTHE4_CHANNEL_RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter GTHE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b0110 
	Parameter GTHE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTHE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_VREG_CTRL bound to: 3'b101 
	Parameter GTHE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter GTHE4_CHANNEL_RX_XMODE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTHE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTHE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTHE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TEMPERATURE_PAR bound to: 4'b0010 
	Parameter GTHE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter GTHE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTHE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE4_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_TXOUT_DIV bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTHE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter GTHE4_CHANNEL_TXPH_CFG bound to: 16'b0000011100100011 
	Parameter GTHE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPI_CFG bound to: 16'b0000001111011111 
	Parameter GTHE4_CHANNEL_TXPI_CFG0 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG1 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG2 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPI_CFG4 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPI_CFG5 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE4_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter GTHE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTHE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTHE4_CHANNEL_TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter GTHE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter GTHE4_CHANNEL_TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_PROGCLK_SEL bound to: CPLL - type: string 
	Parameter GTHE4_CHANNEL_TX_PROGDIV_CFG bound to: 20.000000 - type: float 
	Parameter GTHE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE4_CHANNEL_TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE4_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_VREG_CTRL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TX_VREG_PDB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTHE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTHE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTHE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTHE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTHE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTHE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTHE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTHE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTHE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTHE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTHE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTHE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTHE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTHE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTHE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:7156]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CAPBYPASS_FORCE bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0011110000111100 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter LPBK_RG_CTRL bound to: 4'b1110 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001001001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001001001 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter RXPI_CFG0 bound to: 16'b0001001100000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000011111101 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_SEL_LC bound to: 2'b00 
	Parameter RXPI_STARTCODE bound to: 2'b00 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b011 
	Parameter RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIV2_MODE_B bound to: 1'b0 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0100 
	Parameter RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0110 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter RX_VREG_CTRL bound to: 3'b101 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b0 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATURE_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter TXPH_CFG bound to: 16'b0000011100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG bound to: 16'b0000001111011111 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b1 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter TX_PROGCLK_SEL bound to: CPLL - type: string 
	Parameter TX_PROGDIV_CFG bound to: 20.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b000 
	Parameter TX_VREG_PDB bound to: 1'b0 
	Parameter TX_VREG_VREFSEL bound to: 2'b00 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (37#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:7156]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_channel' (38#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gthe4_channel_wrapper' (39#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_reset_synchronizer' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_reset_synchronizer' (40#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_bit_synchronizer' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_bit_synchronizer' (41#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000001100001101010000 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000001100001101010000 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000000111110100 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000001100001101010000 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000001100001101010000 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (42#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:85]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:86]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:166]
WARNING: [Synth 8-5788] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter' (43#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1115]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx' (44#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx' (45#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gte4_drp_arb' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gte4_drp_arb' (46#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal' (47#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:87]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:89]
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:137]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood' (48#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtwiz_buffbypass_rx' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v:55]
	Parameter P_BUFFER_BYPASS_MODE bound to: 0 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 1 - type: integer 
	Parameter P_MASTER_CHANNEL_POINTER bound to: 0 - type: integer 
	Parameter ST_BUFFBYPASS_RX_IDLE bound to: 2'b00 
	Parameter ST_BUFFBYPASS_RX_DEASSERT_RXDLYSRESET bound to: 2'b01 
	Parameter ST_BUFFBYPASS_RX_WAIT_RXSYNCDONE bound to: 2'b10 
	Parameter ST_BUFFBYPASS_RX_DONE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer' (49#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtwiz_buffbypass_rx' (50#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtwiz_reset' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
	Parameter P_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 1.250000 - type: float 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000101101001010101000000 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0001100110 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0001100110 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtwiz_reset' (51#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtwiz_userdata_tx' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
	Parameter P_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtwiz_userdata_tx' (52#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtwiz_userdata_rx' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
	Parameter P_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtwiz_userdata_rx' (53#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/2223/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4' (54#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4.v:142]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_top' (55#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_top.v:174]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_gt' (56#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt.v:62]
INFO: [Synth 8-4471] merging register 'rxpowerdown_reg_reg' into 'txpowerdown_reg_reg' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver.v:299]
WARNING: [Synth 8-6014] Unused sequential element rxpowerdown_reg_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver.v:299]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver' (57#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver.v:63]
WARNING: [Synth 8-350] instance 'transceiver_inst' of module 'vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver' requires 79 connections, but only 77 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:386]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_block' (58#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:101]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_clocking' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_clocking.v:63]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19663]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (59#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19663]
WARNING: [Synth 8-350] instance 'usrclk2_bufg_inst' of module 'BUFG_GT' requires 7 connections, but only 3 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_clocking.v:102]
WARNING: [Synth 8-350] instance 'usrclk_bufg_inst' of module 'BUFG_GT' requires 7 connections, but only 4 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_clocking.v:108]
WARNING: [Synth 8-350] instance 'rxrecclk_bufg_inst' of module 'BUFG_GT' requires 7 connections, but only 3 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_clocking.v:122]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_clocking' (60#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_clocking.v:63]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_resets' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_resets.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_resets.v:71]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_resets' (61#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_resets.v:63]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1_support' (62#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_support.v:64]
INFO: [Synth 8-6155] done synthesizing module 'vcu_trd_gig_ethernet_pcs_pma_0_1' (63#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.v:100]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0' of module 'vcu_trd_gig_ethernet_pcs_pma_0_1' requires 48 connections, but only 28 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1471]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_proc_sys_reset_vcu_0_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_0_1/synth/vcu_trd_proc_sys_reset_vcu_0_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_0_1/synth/vcu_trd_proc_sys_reset_vcu_0_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (64#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (65#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (66#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (67#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (68#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (69#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_proc_sys_reset_vcu_0_1' (70#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_0_1/synth/vcu_trd_proc_sys_reset_vcu_0_1.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_vcu_0' of module 'vcu_trd_proc_sys_reset_vcu_0_1' requires 10 connections, but only 7 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1500]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_proc_sys_reset_vcu_1_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_1_1/synth/vcu_trd_proc_sys_reset_vcu_1_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_1_1/synth/vcu_trd_proc_sys_reset_vcu_1_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_proc_sys_reset_vcu_1_1' (71#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_1_1/synth/vcu_trd_proc_sys_reset_vcu_1_1.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_vcu_1' of module 'vcu_trd_proc_sys_reset_vcu_1_1' requires 10 connections, but only 6 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1508]
INFO: [Synth 8-6157] synthesizing module 'vcu_trd_v_smpte_uhdsdi_rx_ss_0_0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/synth/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_22f3' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/synth/bd_22f3.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_22f3_v_sdi_rx_vid_bridge_0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_1/synth/bd_22f3_v_sdi_rx_vid_bridge_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0.v:57]
	Parameter C_PIXELS_PER_CLOCK bound to: 2 - type: integer 
	Parameter C_INCLUDE_3G_SDI_BRIDGE bound to: 1'b1 
	Parameter C_INCLUDE_12G_SDI_BRIDGE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g.v:60]
	Parameter C_PPC bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_trs_decode.v:60]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode' (72#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_trs_decode.v:60]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_ce_gen.v:69]
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_ce_gen.v:85]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen' (73#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_ce_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_formatter' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_formatter.v:61]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_fifo' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:63]
	Parameter RAM_WIDTH bound to: 23 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:91]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:92]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:93]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:94]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:123]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_fifo' (74#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:63]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_fifo__parameterized0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:63]
	Parameter RAM_WIDTH bound to: 23 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_fifo__parameterized0' (74#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_fifo.v:63]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_formatter' (75#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_formatter.v:61]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_sync_extract.v:61]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract' (76#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_sync_extract.v:61]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_converter' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_converter.v:59]
	Parameter C_PPC bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clk_pixel_cnt_dly1_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_converter.v:143]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g_converter' (77#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_converter.v:59]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_3g' (78#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g.v:60]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g.v:64]
	Parameter C_PPC bound to: 2 - type: integer 
	Parameter C_VID_DUTY_CYCLE bound to: 0 - type: integer 
	Parameter C_SDI_DUTY_CYCLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_ce_gen.v:53]
	Parameter C_VID_DUTY_CYCLE bound to: 0 - type: integer 
	Parameter C_SDI_DUTY_CYCLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen' (79#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_ce_gen.v:53]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_trs_decode.v:53]
	Parameter C_START_W0 bound to: 4'b0000 
	Parameter C_START_W1 bound to: 4'b0001 
	Parameter C_START_W2 bound to: 4'b0010 
	Parameter C_START_XYZ bound to: 4'b0011 
	Parameter C_F0_SAV bound to: 10'b1000000000 
	Parameter C_F0_EAV bound to: 10'b1001110100 
	Parameter C_F0_SAV_VBLANK bound to: 10'b1010101100 
	Parameter C_F0_EAV_VBLANK bound to: 10'b1011011000 
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_trs_decode.v:196]
WARNING: [Synth 8-6014] Unused sequential element clk_sdi_hblank_fe_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_trs_decode.v:263]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode' (80#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_trs_decode.v:53]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_formatter' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_formatter.v:53]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_fifo' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_fifo.v:53]
	Parameter P_DATA_WIDTH bound to: 83 - type: integer 
	Parameter P_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_fifo' (81#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_fifo.v:53]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_fifo__parameterized0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_fifo.v:53]
	Parameter P_DATA_WIDTH bound to: 83 - type: integer 
	Parameter P_ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_fifo__parameterized0' (81#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_fifo.v:53]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_formatter' (82#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_formatter.v:53]
INFO: [Synth 8-6157] synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_converter' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_converter.v:53]
	Parameter C_PPC bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g_converter' (83#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g_converter.v:53]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0_12g' (84#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_12g.v:64]
INFO: [Synth 8-6155] done synthesizing module 'v_sdi_rx_vid_bridge_v2_0_0' (85#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/c648/hdl/verilog/v_sdi_rx_vid_bridge_v2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_22f3_v_sdi_rx_vid_bridge_0' (86#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_1/synth/bd_22f3_v_sdi_rx_vid_bridge_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_22f3_v_smpte_uhdsdi_rx_0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_0/synth/bd_22f3_v_smpte_uhdsdi_rx_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:4]
	Parameter C_AXI4LITE_ENABLE bound to: 1 - type: integer 
	Parameter C_ADV_FEATURE bound to: 0 - type: integer 
	Parameter C_INCLUDE_VID_OVER_AXI bound to: 1 - type: integer 
	Parameter C_INCLUDE_SDI_BRIDGE bound to: 1 - type: integer 
	Parameter C_INCLUDE_RX_EDH_PROCESSOR bound to: 1 - type: integer 
	Parameter C_NUM_RX_CE bound to: 1 - type: integer 
	Parameter C_RX_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_TUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_EDH_ERR_WIDTH bound to: 16 - type: integer 
	Parameter C_ERRCNT_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_ERRS_LOCKED bound to: 15 - type: integer 
	Parameter C_MAX_ERRS_UNLOCKED bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:155]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:317]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:318]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:323]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:324]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:327]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:328]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_top.v:329]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_s00_axi' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_s00_axi.v:4]
	Parameter C_AXI4LITE_ENABLE bound to: 1 - type: integer 
	Parameter C_ADV_FEATURE bound to: 0 - type: integer 
	Parameter C_INCLUDE_VID_OVER_AXI bound to: 1 - type: integer 
	Parameter C_INCLUDE_SDI_BRIDGE bound to: 1 - type: integer 
	Parameter C_INCLUDE_RX_EDH_PROCESSOR bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_s00_axi.v:337]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_s00_axi' (87#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_s00_axi.v:4]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:72]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_REGISTER_INPUT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg' (88#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:72]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:72]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REGISTER_INPUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized0' (88#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:72]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus' (89#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized0' (89#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized1' (89#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized2' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized2' (89#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized3' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized3' (89#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_map_pulse' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/map_pulse.vhd:28]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_REGISTER_INPUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cross_clk_reg' declared at '/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:52' bound to instance 'req_sync_to_out_clk' of component 'cross_clk_reg' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/map_pulse.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_map_pulse' (90#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/map_pulse.vhd:28]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_rx' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_rx.v:57]
	Parameter INCLUDE_RX_EDH_PROCESSOR bound to: 1 - type: integer 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter ERRCNT_WIDTH bound to: 4 - type: integer 
	Parameter MAX_ERRS_LOCKED bound to: 15 - type: integer 
	Parameter MAX_ERRS_UNLOCKED bound to: 15 - type: integer 
	Parameter RXDATA_WIDTH bound to: 40 - type: integer 
	Parameter EDH_ERR_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INT_CE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_rx.v:184]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_rx.v:188]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_rx.v:192]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_to_demux' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_to_demux.v:58]
	Parameter MAX_RXDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_trs_restore' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_trs_restore.v:61]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_trs_restore' (91#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_trs_restore.v:61]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_demux_4' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:63]
	Parameter TRS_OUTPUTS bound to: 1 - type: integer 
	Parameter RXDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_demux_4' (92#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:63]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:63]
	Parameter TRS_OUTPUTS bound to: 0 - type: integer 
	Parameter RXDATA_WIDTH bound to: 40 - type: integer 
WARNING: [Synth 8-3848] Net trs_out in module/entity v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0 does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:80]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0' (92#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:63]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_decoder' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_decoder.v:81]
	Parameter WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_decoder' (93#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_decoder.v:81]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_framer' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_framer.v:93]
	Parameter RXDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_framer' (94#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_framer.v:93]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_to_demux' (95#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_to_demux.v:58]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_crc' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_crc.v:65]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_crc2' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_crc2.v:68]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_crc2' (96#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_crc2.v:68]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_crc' (97#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_crc.v:65]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_st352_pid_capture.v:60]
	Parameter VPID_TIMEOUT_VBLANKS bound to: 4 - type: integer 
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_MSB bound to: 3 - type: integer 
	Parameter STATE_START bound to: 4'b0000 
	Parameter STATE_ADF2 bound to: 4'b0001 
	Parameter STATE_ADF3 bound to: 4'b0010 
	Parameter STATE_DID bound to: 4'b0011 
	Parameter STATE_SDID bound to: 4'b0100 
	Parameter STATE_DC bound to: 4'b0101 
	Parameter STATE_UDW0 bound to: 4'b0110 
	Parameter STATE_UDW1 bound to: 4'b0111 
	Parameter STATE_UDW2 bound to: 4'b1000 
	Parameter STATE_UDW3 bound to: 4'b1001 
	Parameter STATE_CS bound to: 4'b1010 
	Parameter MUXSEL_MSB bound to: 2 - type: integer 
	Parameter MUX_SEL_000 bound to: 3'b000 
	Parameter MUX_SEL_3FF bound to: 3'b001 
	Parameter MUX_SEL_DID bound to: 3'b010 
	Parameter MUX_SEL_SDID bound to: 3'b011 
	Parameter MUX_SEL_DC bound to: 3'b100 
	Parameter MUX_SEL_CS bound to: 3'b101 
	Parameter SR_MSB bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_st352_pid_capture.v:230]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture' (98#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_st352_pid_capture.v:60]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_processor' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_processor.v:86]
	Parameter ERROR_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter FLAGS_WIDTH bound to: 16 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter ERRFLD_MSB bound to: 15 - type: integer 
	Parameter FLAGS_MSB bound to: 15 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_video_decode' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_video_decode.v:120]
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_trs_detect' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_trs_detect.v:112]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_trs_detect' (99#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_trs_detect.v:112]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_autodetect.v:136]
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter ERRCNT_WIDTH bound to: 4 - type: integer 
	Parameter MAX_ERR_CNT bound to: 8 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter ERRCNT_MSB bound to: 3 - type: integer 
	Parameter CNT_NTSC_422 bound to: 1716 - type: integer 
	Parameter CNT_NTSC_422_WIDE bound to: 2288 - type: integer 
	Parameter CNT_NTSC_4444 bound to: 3432 - type: integer 
	Parameter CNT_PAL_422 bound to: 1728 - type: integer 
	Parameter CNT_PAL_422_WIDE bound to: 2304 - type: integer 
	Parameter CNT_PAL_4444 bound to: 3456 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_MSB bound to: 3 - type: integer 
	Parameter ACQ0 bound to: 4'b0000 
	Parameter ACQ1 bound to: 4'b0001 
	Parameter ACQ2 bound to: 4'b0010 
	Parameter ACQ3 bound to: 4'b0011 
	Parameter ACQ4 bound to: 4'b0100 
	Parameter ACQ5 bound to: 4'b0101 
	Parameter ACQ6 bound to: 4'b0110 
	Parameter ACQ7 bound to: 4'b0111 
	Parameter LCK0 bound to: 4'b1000 
	Parameter LCK1 bound to: 4'b1001 
	Parameter LCK2 bound to: 4'b1010 
	Parameter LCK3 bound to: 4'b1011 
	Parameter ERR0 bound to: 4'b1100 
	Parameter ERR1 bound to: 4'b1101 
	Parameter ERR2 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_autodetect.v:470]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect' (100#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_autodetect.v:136]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:145]
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter YCBCR_4444_BLANK_Y bound to: 10'b0001000000 
	Parameter YCBCR_4444_BLANK_CB bound to: 10'b1000000000 
	Parameter YCBCR_4444_BLANK_CR bound to: 10'b1000000000 
	Parameter YCBCR_4444_BLANK_A bound to: 10'b0001000000 
	Parameter RGB_4444_BLANK_R bound to: 10'b0001000000 
	Parameter RGB_4444_BLANK_G bound to: 10'b0001000000 
	Parameter RGB_4444_BLANK_B bound to: 10'b0001000000 
	Parameter RGB_4444_BLANK_A bound to: 10'b0001000000 
	Parameter YCBCR_422_BLANK_Y bound to: 10'b0001000000 
	Parameter YCBCR_422_BLANK_C bound to: 10'b1000000000 
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_horz' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_horz.v:96]
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter EAV_LOC_NTSC_422 bound to: 1440 - type: integer 
	Parameter EAV_LOC_NTSC_COMPOSITE bound to: 790 - type: integer 
	Parameter EAV_LOC_NTSC_422_WIDE bound to: 1920 - type: integer 
	Parameter EAV_LOC_NTSC_4444 bound to: 2880 - type: integer 
	Parameter EAV_LOC_PAL_422 bound to: 1440 - type: integer 
	Parameter EAV_LOC_PAL_COMPOSITE bound to: 972 - type: integer 
	Parameter EAV_LOC_PAL_422_WIDE bound to: 1920 - type: integer 
	Parameter EAV_LOC_PAL_4444 bound to: 2880 - type: integer 
	Parameter SAV_LOC_NTSC_422 bound to: 1712 - type: integer 
	Parameter SAV_LOC_NTSC_COMPOSITE bound to: 790 - type: integer 
	Parameter SAV_LOC_NTSC_422_WIDE bound to: 2284 - type: integer 
	Parameter SAV_LOC_NTSC_4444 bound to: 3428 - type: integer 
	Parameter SAV_LOC_PAL_422 bound to: 1724 - type: integer 
	Parameter SAV_LOC_PAL_COMPOSITE bound to: 972 - type: integer 
	Parameter SAV_LOC_PAL_422_WIDE bound to: 2300 - type: integer 
	Parameter SAV_LOC_PAL_4444 bound to: 3452 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_horz' (101#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_horz.v:96]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_vert' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_vert.v:109]
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter NTSC_FLD1_SWITCH bound to: 10 - type: integer 
	Parameter NTSC_FLD2_SWITCH bound to: 273 - type: integer 
	Parameter PAL_FLD1_SWITCH bound to: 6 - type: integer 
	Parameter PAL_FLD2_SWITCH bound to: 319 - type: integer 
	Parameter NTSC_FLD1_END bound to: 265 - type: integer 
	Parameter NTSC_FLD2_END bound to: 3 - type: integer 
	Parameter PAL_FLD1_END bound to: 312 - type: integer 
	Parameter PAL_FLD2_END bound to: 625 - type: integer 
	Parameter NTSC_V_TOTAL bound to: 525 - type: integer 
	Parameter PAL_V_TOTAL bound to: 625 - type: integer 
	Parameter NTSC_FLD1_ACT_START bound to: 20 - type: integer 
	Parameter NTSC_FLD1_ACT_END bound to: 263 - type: integer 
	Parameter NTSC_FLD2_ACT_START bound to: 283 - type: integer 
	Parameter NTSC_FLD2_ACT_END bound to: 525 - type: integer 
	Parameter PAL_FLD1_ACT_START bound to: 23 - type: integer 
	Parameter PAL_FLD1_ACT_END bound to: 310 - type: integer 
	Parameter PAL_FLD2_ACT_START bound to: 336 - type: integer 
	Parameter PAL_FLD2_ACT_END bound to: 623 - type: integer 
	Parameter SLOPPY_V_START_FLD1 bound to: 10 - type: integer 
	Parameter SLOPPY_V_START_FLD2 bound to: 273 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_vert' (102#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_vert.v:109]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_fsm.v:165]
	Parameter ERRCNT_WIDTH bound to: 3 - type: integer 
	Parameter LSHIFT_WIDTH bound to: 32 - type: integer 
	Parameter ERRCNT_MSB bound to: 2 - type: integer 
	Parameter LSHIFT_MSB bound to: 31 - type: integer 
	Parameter MAX_ERRS bound to: 2 - type: integer 
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_MSB bound to: 3 - type: integer 
	Parameter LOCK bound to: 4'b0000 
	Parameter HSYNC1 bound to: 4'b0001 
	Parameter HSYNC2 bound to: 4'b0010 
	Parameter FSYNC1 bound to: 4'b0011 
	Parameter FSYNC2 bound to: 4'b0100 
	Parameter FSYNC3 bound to: 4'b0101 
	Parameter UNLOCK bound to: 4'b0110 
	Parameter SWITCH1 bound to: 4'b0111 
	Parameter SWITCH2 bound to: 4'b1000 
	Parameter SWITCH3 bound to: 4'b1001 
	Parameter SWITCH4 bound to: 4'b1010 
	Parameter SWITCH5 bound to: 4'b1011 
	Parameter SWITCH6 bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_fsm.v:493]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm' (103#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_fsm.v:165]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_field' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_field.v:89]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_field' (104#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_fly_field.v:89]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel' (105#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flywheel.v:145]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_video_decode' (106#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_video_decode.v:120]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_crc' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_crc.v:75]
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter NTSC_FLD1_AP_FIRST bound to: 21 - type: integer 
	Parameter NTSC_FLD1_AP_LAST bound to: 262 - type: integer 
	Parameter NTSC_FLD1_FF_FIRST bound to: 12 - type: integer 
	Parameter NTSC_FLD1_FF_LAST bound to: 271 - type: integer 
	Parameter NTSC_FLD2_AP_FIRST bound to: 284 - type: integer 
	Parameter NTSC_FLD2_AP_LAST bound to: 525 - type: integer 
	Parameter NTSC_FLD2_FF_FIRST bound to: 275 - type: integer 
	Parameter NTSC_FLD2_FF_LAST bound to: 8 - type: integer 
	Parameter PAL_FLD1_AP_FIRST bound to: 24 - type: integer 
	Parameter PAL_FLD1_AP_LAST bound to: 310 - type: integer 
	Parameter PAL_FLD1_FF_FIRST bound to: 8 - type: integer 
	Parameter PAL_FLD1_FF_LAST bound to: 317 - type: integer 
	Parameter PAL_FLD2_AP_FIRST bound to: 336 - type: integer 
	Parameter PAL_FLD2_AP_LAST bound to: 622 - type: integer 
	Parameter PAL_FLD2_FF_FIRST bound to: 321 - type: integer 
	Parameter PAL_FLD2_FF_LAST bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_crc16' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_crc16.v:71]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_crc16' (107#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_crc16.v:71]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_crc' (108#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_crc.v:75]
INFO: [Synth 8-6157] synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_rx' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_rx.v:66]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter EDH_DID bound to: 10'b0111110100 
	Parameter EDH_DBN bound to: 10'b1000000000 
	Parameter EDH_DC bound to: 10'b0100010000 
	Parameter STATE_WIDTH bound to: 5 - type: integer 
	Parameter STATE_MSB bound to: 4 - type: integer 
	Parameter S_WAIT bound to: 5'b00000 
	Parameter S_ADF1 bound to: 5'b00001 
	Parameter S_ADF2 bound to: 5'b00010 
	Parameter S_ADF3 bound to: 5'b00011 
	Parameter S_DID bound to: 5'b00100 
	Parameter S_DBN bound to: 5'b00101 
	Parameter S_DC bound to: 5'b00110 
	Parameter S_AP1 bound to: 5'b00111 
	Parameter S_AP2 bound to: 5'b01000 
	Parameter S_AP3 bound to: 5'b01001 
	Parameter S_FF1 bound to: 5'b01010 
	Parameter S_FF2 bound to: 5'b01011 
	Parameter S_FF3 bound to: 5'b01100 
	Parameter S_ANCFLG bound to: 5'b01101 
	Parameter S_APFLG bound to: 5'b01110 
	Parameter S_FFFLG bound to: 5'b01111 
	Parameter S_RSV1 bound to: 5'b10000 
	Parameter S_RSV2 bound to: 5'b10001 
	Parameter S_RSV3 bound to: 5'b10010 
	Parameter S_RSV4 bound to: 5'b10011 
	Parameter S_RSV5 bound to: 5'b10100 
	Parameter S_RSV6 bound to: 5'b10101 
	Parameter S_RSV7 bound to: 5'b10110 
	Parameter S_CHK bound to: 5'b10111 
	Parameter S_ERRM bound to: 5'b11000 
	Parameter S_ERRF bound to: 5'b11001 
	Parameter S_ERRC bound to: 5'b11010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_rx.v:306]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_rx' (109#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_rx.v:66]
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter NTSC_FLD1_EDH_LINE bound to: 272 - type: integer 
	Parameter NTSC_FLD2_EDH_LINE bound to: 9 - type: integer 
	Parameter PAL_FLD1_EDH_LINE bound to: 318 - type: integer 
	Parameter PAL_FLD2_EDH_LINE bound to: 5 - type: integer 
	Parameter SAV_NTSC_422 bound to: 1712 - type: integer 
	Parameter SAV_NTSC_422_WIDE bound to: 2284 - type: integer 
	Parameter SAV_NTSC_4444 bound to: 3428 - type: integer 
	Parameter SAV_PAL_422 bound to: 1724 - type: integer 
	Parameter SAV_PAL_422_WIDE bound to: 2300 - type: integer 
	Parameter SAV_PAL_4444 bound to: 3452 - type: integer 
	Parameter EDH_PACKET_LENGTH bound to: 23 - type: integer 
	Parameter EDH_NTSC_422 bound to: 1687 - type: integer 
	Parameter EDH_NTSC_422_WIDE bound to: 2259 - type: integer 
	Parameter EDH_NTSC_4444 bound to: 3403 - type: integer 
	Parameter EDH_PAL_422 bound to: 1699 - type: integer 
	Parameter EDH_PAL_422_WIDE bound to: 2275 - type: integer 
	Parameter EDH_PAL_4444 bound to: 3427 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_loc' (110#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_loc.v:62]
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_MSB bound to: 3 - type: integer 
	Parameter S_WAIT bound to: 4'b0000 
	Parameter S_ADF1 bound to: 4'b0001 
	Parameter S_ADF2 bound to: 4'b0010 
	Parameter S_ADF3 bound to: 4'b0011 
	Parameter S_DID bound to: 4'b0100 
	Parameter S_DBN bound to: 4'b0101 
	Parameter S_DC bound to: 4'b0110 
	Parameter S_UDW bound to: 4'b0111 
	Parameter S_CHK bound to: 4'b1000 
	Parameter S_EDH1 bound to: 4'b1001 
	Parameter S_EDH2 bound to: 4'b1010 
	Parameter S_EDH3 bound to: 4'b1011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_anc_rx.v:229]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_anc_rx' (111#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_anc_rx.v:64]
	Parameter EDH_ADF1 bound to: 10'b0000000000 
	Parameter EDH_ADF2 bound to: 10'b1111111111 
	Parameter EDH_ADF3 bound to: 10'b1111111111 
	Parameter EDH_DID bound to: 10'b0111110100 
	Parameter EDH_DBN bound to: 10'b1000000000 
	Parameter EDH_DC bound to: 10'b0100010000 
	Parameter EDH_RSVD bound to: 10'b1000000000 
	Parameter STATE_WIDTH bound to: 5 - type: integer 
	Parameter STATE_MSB bound to: 4 - type: integer 
	Parameter S_WAIT bound to: 5'b00000 
	Parameter S_ADF1 bound to: 5'b00001 
	Parameter S_ADF2 bound to: 5'b00010 
	Parameter S_ADF3 bound to: 5'b00011 
	Parameter S_DID bound to: 5'b00100 
	Parameter S_DBN bound to: 5'b00101 
	Parameter S_DC bound to: 5'b00110 
	Parameter S_AP1 bound to: 5'b00111 
	Parameter S_AP2 bound to: 5'b01000 
	Parameter S_AP3 bound to: 5'b01001 
	Parameter S_FF1 bound to: 5'b01010 
	Parameter S_FF2 bound to: 5'b01011 
	Parameter S_FF3 bound to: 5'b01100 
	Parameter S_ANCFLG bound to: 5'b01101 
	Parameter S_APFLG bound to: 5'b01110 
	Parameter S_FFFLG bound to: 5'b01111 
	Parameter S_RSV1 bound to: 5'b10000 
	Parameter S_RSV2 bound to: 5'b10001 
	Parameter S_RSV3 bound to: 5'b10010 
	Parameter S_RSV4 bound to: 5'b10011 
	Parameter S_RSV5 bound to: 5'b10100 
	Parameter S_RSV6 bound to: 5'b10101 
	Parameter S_RSV7 bound to: 5'b10110 
	Parameter S_CHK bound to: 5'b10111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_tx.v:249]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_tx' (112#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_tx.v:72]
	Parameter EDH_BIT bound to: 0 - type: integer 
	Parameter EDA_BIT bound to: 1 - type: integer 
	Parameter IDH_BIT bound to: 2 - type: integer 
	Parameter IDA_BIT bound to: 3 - type: integer 
	Parameter UES_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_flags' (113#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_flags.v:114]
	Parameter ERROR_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter FLAGS_WIDTH bound to: 16 - type: integer 
	Parameter ERRFLD_MSB bound to: 15 - type: integer 
	Parameter FLAGS_MSB bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt' (114#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_errcnt.v:72]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_edh_processor' (115#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_edh_processor.v:86]
	Parameter ERRCNT_WIDTH bound to: 4 - type: integer 
	Parameter TRSCNT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_ERRS_LOCKED bound to: 15 - type: integer 
	Parameter MAX_ERRS_UNLOCKED bound to: 15 - type: integer 
	Parameter ERRCNT_MSB bound to: 3 - type: integer 
	Parameter TRSCNT_MSB bound to: 16 - type: integer 
	Parameter STATE_MSB bound to: 2 - type: integer 
	Parameter UNLOCK bound to: 3'b000 
	Parameter LOCK1 bound to: 3'b001 
	Parameter LOCK2 bound to: 3'b010 
	Parameter LOCK3 bound to: 3'b011 
	Parameter ERR1 bound to: 3'b100 
	Parameter ERR2 bound to: 3'b101 
	Parameter CHANGE bound to: 3'b110 
	Parameter MODE_HD bound to: 3'b000 
	Parameter MODE_SD bound to: 3'b001 
	Parameter MODE_3G bound to: 3'b010 
	Parameter MODE_X0 bound to: 3'b011 
	Parameter MODE_6G bound to: 3'b100 
	Parameter MODE_12GA bound to: 3'b101 
	Parameter MODE_12GB bound to: 3'b110 
	Parameter MODE_X1 bound to: 3'b111 
	Parameter VALID_BIT_HD bound to: 0 - type: integer 
	Parameter VALID_BIT_SD bound to: 1 - type: integer 
	Parameter VALID_BIT_3G bound to: 2 - type: integer 
	Parameter VALID_BIT_6G bound to: 3 - type: integer 
	Parameter VALID_BIT_12GA bound to: 4 - type: integer 
	Parameter VALID_BIT_12GB bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_autorate.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_autorate.v:510]
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_autorate' (116#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_autorate.v:100]
	Parameter HCNT_MSB bound to: 5 - type: integer 
	Parameter HANC_MOD bound to: 63 - type: integer 
	Parameter HANC_TC bound to: 62 - type: integer 
	Parameter VCNT_MSB bound to: 10 - type: integer 
	Parameter FA_DLY_MSB bound to: 9 - type: integer 
	Parameter FAM_1920_1080 bound to: 4'b0000 
	Parameter FAM_1280_720 bound to: 4'b0001 
	Parameter FAM_2048_1080 bound to: 4'b0010 
	Parameter FAM_ST295 bound to: 4'b0011 
	Parameter FAM_NTSC bound to: 4'b1000 
	Parameter FAM_PAL bound to: 4'b1001 
	Parameter FAM_UNKNOWN bound to: 4'b1111 
	Parameter RATE_24 bound to: 3'b000 
	Parameter RATE_25 bound to: 3'b001 
	Parameter RATE_30 bound to: 3'b010 
	Parameter RATE_48 bound to: 3'b011 
	Parameter RATE_50 bound to: 3'b100 
	Parameter RATE_60 bound to: 3'b101 
	Parameter RATE_UNKNOWN bound to: 3'b111 
	Parameter SMPTE_RATE_NONE bound to: 4'b0000 
	Parameter SMPTE_RATE_24M bound to: 4'b0010 
	Parameter SMPTE_RATE_24 bound to: 4'b0011 
	Parameter SMPTE_RATE_48M bound to: 4'b0100 
	Parameter SMPTE_RATE_25 bound to: 4'b0101 
	Parameter SMPTE_RATE_30M bound to: 4'b0110 
	Parameter SMPTE_RATE_30 bound to: 4'b0111 
	Parameter SMPTE_RATE_48 bound to: 4'b1000 
	Parameter SMPTE_RATE_50 bound to: 4'b1001 
	Parameter SMPTE_RATE_60M bound to: 4'b1010 
	Parameter SMPTE_RATE_60 bound to: 4'b1011 
	Parameter MODE_HD bound to: 3'b000 
	Parameter MODE_SD bound to: 3'b001 
	Parameter MODE_3G bound to: 3'b010 
	Parameter MODE_6G bound to: 3'b100 
	Parameter MODE_12G bound to: 3'b101 
	Parameter MODE_12G_1 bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'v_smpte_uhdsdi_rx_v1_0_0_transport_detect' (117#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_transport_detect.v:109]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'v_smpte_uhdsdi_rx' of module 'bd_22f3_v_smpte_uhdsdi_rx_0' requires 90 connections, but only 59 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/synth/bd_22f3.v:245]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 2 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 60 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_INCLUDE_PIXEL_DROP bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
	Parameter C_SYNC_FF bound to: 4 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
	Parameter C_NATIVE_DATA_WIDTH bound to: 60 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 2 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 60 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 6 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_DIFF_AXIS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 63 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 63 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 63 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 63 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 64512 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 64512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 63 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 63 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 63 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 63 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 63 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 63 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 63 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 63 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 63 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 63 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 63 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 63 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 63 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:467]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2588]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
	Parameter REG_WIDTH bound to: 10 - type: integer 
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
	Parameter REG_WIDTH bound to: 11 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1638]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1663]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/d987/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net fifo_overflow_from_remap in module/entity v_vid_in_axi4s_v4_0_8 does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/d987/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1820]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s' of module 'bd_22f3_v_vid_in_axi4s_0' requires 28 connections, but only 22 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/synth/bd_22f3.v:305]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_smpte_uhdsdi_rx_ss_0' of module 'vcu_trd_v_smpte_uhdsdi_rx_ss_0_0' requires 46 connections, but only 32 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1515]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 49 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 15'b100000000000000 
	Parameter C_DATA_WIDTH bound to: 15 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 3 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 15'b000000000000000 
	Parameter C_DATA_WIDTH bound to: 15 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 3 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 49 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 2 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 60 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_INCLUDE_PIXEL_REPEAT bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
	Parameter C_SYNC_FF bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 2 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 60 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 6 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_SYNC_VTG_LAG_MAX bound to: 32'b00000000000000000000010000000000 
	Parameter C_SYNC_IDLE bound to: 4'b0000 
	Parameter C_SYNC_CALN_SOF_VTG bound to: 4'b0001 
	Parameter C_SYNC_CALN_SOF_FIFO bound to: 4'b0010 
	Parameter C_SYNC_FALN_EOL_LEADING bound to: 4'b0011 
	Parameter C_SYNC_FALN_EOL_LAGGING bound to: 4'b0100 
	Parameter C_SYNC_FALN_SOF_LEADING bound to: 4'b0101 
	Parameter C_SYNC_FALN_SOF_LAGGING bound to: 4'b0110 
	Parameter C_SYNC_FALN_ACTIVE bound to: 4'b0111 
	Parameter C_SYNC_FALN_LOCK bound to: 4'b1000 
	Parameter C_SYNC_LALN_EOL_LEADING bound to: 4'b1001 
	Parameter C_SYNC_LALN_EOL_LAGGING bound to: 4'b1010 
	Parameter C_SYNC_LALN_SOF_LEADING bound to: 4'b1011 
	Parameter C_SYNC_LALN_SOF_LAGGING bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:648]
WARNING: [Synth 8-6014] Unused sequential element fifo_fid_dly_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:675]
WARNING: [Synth 8-6014] Unused sequential element vtg_fid_dly_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:702]
	Parameter C_NATIVE_DATA_WIDTH bound to: 60 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element locked_from_sync_dly_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2316]
WARNING: [Synth 8-6014] Unused sequential element aclk_reset_pulse_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2231]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net fifo_underflow_from_remap in module/entity v_axi4s_vid_out_v4_0_9 does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2219]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out' of module 'bd_82d8_v_axi4s_vid_out_0' requires 30 connections, but only 28 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/synth/bd_82d8.v:302]
	Parameter C_AXI4LITE_ENABLE bound to: 1 - type: integer 
	Parameter C_ADV_FEATURE bound to: 0 - type: integer 
	Parameter C_INCLUDE_VID_OVER_AXI bound to: 1 - type: integer 
	Parameter C_INCLUDE_SDI_BRIDGE bound to: 1 - type: integer 
	Parameter C_INCLUDE_TX_EDH_PROCESSOR bound to: 1 - type: integer 
	Parameter C_TX_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_TUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_LINE_RATE bound to: 12G_SDI_8DS - type: string 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MODE_HD bound to: 3'b000 
	Parameter MODE_SD bound to: 3'b001 
	Parameter MODE_3G bound to: 3'b010 
	Parameter MODE_6G bound to: 3'b100 
	Parameter MODE_12G bound to: 3'b101 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:263]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:264]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:265]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:266]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:267]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:268]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:269]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:270]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:271]
	Parameter C_AXI4LITE_ENABLE bound to: 1 - type: integer 
	Parameter C_ADV_FEATURE bound to: 0 - type: integer 
	Parameter C_INCLUDE_VID_OVER_AXI bound to: 1 - type: integer 
	Parameter C_INCLUDE_SDI_BRIDGE bound to: 1 - type: integer 
	Parameter C_INCLUDE_TX_EDH_PROCESSOR bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_s00_axi.v:327]
	Parameter INCLUDE_TX_EDH_PROCESSOR bound to: 1 - type: integer 
	Parameter C_LINE_RATE bound to: 0 - type: integer 
	Parameter STATE_WIDTH bound to: 6 - type: integer 
	Parameter STATE_MSB bound to: 5 - type: integer 
	Parameter STATE_WAIT bound to: 6'b000000 
	Parameter STATE_ADF0 bound to: 6'b000001 
	Parameter STATE_ADF1 bound to: 6'b000010 
	Parameter STATE_ADF2 bound to: 6'b000011 
	Parameter STATE_DID bound to: 6'b000100 
	Parameter STATE_SDID bound to: 6'b000101 
	Parameter STATE_DC bound to: 6'b000110 
	Parameter STATE_B0 bound to: 6'b000111 
	Parameter STATE_B1 bound to: 6'b001000 
	Parameter STATE_B2 bound to: 6'b001001 
	Parameter STATE_B3 bound to: 6'b001010 
	Parameter STATE_CS bound to: 6'b001011 
	Parameter STATE_DID2 bound to: 6'b001100 
	Parameter STATE_SDID2 bound to: 6'b001101 
	Parameter STATE_DC2 bound to: 6'b001110 
	Parameter STATE_UDW bound to: 6'b001111 
	Parameter STATE_CS2 bound to: 6'b010000 
	Parameter STATE_INS_ADF0 bound to: 6'b010001 
	Parameter STATE_INS_ADF1 bound to: 6'b010010 
	Parameter STATE_INS_ADF2 bound to: 6'b010011 
	Parameter STATE_INS_DID bound to: 6'b010100 
	Parameter STATE_INS_SDID bound to: 6'b010101 
	Parameter STATE_INS_DC bound to: 6'b010110 
	Parameter STATE_INS_B0 bound to: 6'b010111 
	Parameter STATE_INS_B1 bound to: 6'b011000 
	Parameter STATE_INS_B2 bound to: 6'b011001 
	Parameter STATE_INS_B3 bound to: 6'b011010 
	Parameter STATE_ADF0_X bound to: 6'b011011 
	Parameter STATE_ADF1_X bound to: 6'b011100 
	Parameter STATE_ADF2_X bound to: 6'b011101 
	Parameter STATE_DID_X bound to: 6'b011110 
	Parameter STATE_SDID_X bound to: 6'b011111 
	Parameter STATE_DC_X bound to: 6'b100000 
	Parameter STATE_UDW_X bound to: 6'b100001 
	Parameter STATE_CS_X bound to: 6'b100010 
	Parameter MUX_SEL_000 bound to: 4'b0000 
	Parameter MUX_SEL_3FF bound to: 4'b0001 
	Parameter MUX_SEL_DID bound to: 4'b0010 
	Parameter MUX_SEL_SDID bound to: 4'b0011 
	Parameter MUX_SEL_DC bound to: 4'b0100 
	Parameter MUX_SEL_UDW bound to: 4'b0101 
	Parameter MUX_SEL_CS bound to: 4'b0110 
	Parameter MUX_SEL_DEL bound to: 4'b0111 
	Parameter MUX_SEL_VID bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_st352_pid_insert.v:571]
	Parameter ERROR_COUNT_WIDTH bound to: 24 - type: integer 
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter FLAGS_WIDTH bound to: 16 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter ERRFLD_MSB bound to: 23 - type: integer 
	Parameter FLAGS_MSB bound to: 15 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter ERRCNT_WIDTH bound to: 4 - type: integer 
	Parameter MAX_ERR_CNT bound to: 8 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter ERRCNT_MSB bound to: 3 - type: integer 
	Parameter CNT_NTSC_422 bound to: 1716 - type: integer 
	Parameter CNT_NTSC_422_WIDE bound to: 2288 - type: integer 
	Parameter CNT_NTSC_4444 bound to: 3432 - type: integer 
	Parameter CNT_PAL_422 bound to: 1728 - type: integer 
	Parameter CNT_PAL_422_WIDE bound to: 2304 - type: integer 
	Parameter CNT_PAL_4444 bound to: 3456 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_MSB bound to: 3 - type: integer 
	Parameter ACQ0 bound to: 4'b0000 
	Parameter ACQ1 bound to: 4'b0001 
	Parameter ACQ2 bound to: 4'b0010 
	Parameter ACQ3 bound to: 4'b0011 
	Parameter ACQ4 bound to: 4'b0100 
	Parameter ACQ5 bound to: 4'b0101 
	Parameter ACQ6 bound to: 4'b0110 
	Parameter ACQ7 bound to: 4'b0111 
	Parameter LCK0 bound to: 4'b1000 
	Parameter LCK1 bound to: 4'b1001 
	Parameter LCK2 bound to: 4'b1010 
	Parameter LCK3 bound to: 4'b1011 
	Parameter ERR0 bound to: 4'b1100 
	Parameter ERR1 bound to: 4'b1101 
	Parameter ERR2 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_autodetect.v:470]
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter YCBCR_4444_BLANK_Y bound to: 10'b0001000000 
	Parameter YCBCR_4444_BLANK_CB bound to: 10'b1000000000 
	Parameter YCBCR_4444_BLANK_CR bound to: 10'b1000000000 
	Parameter YCBCR_4444_BLANK_A bound to: 10'b0001000000 
	Parameter RGB_4444_BLANK_R bound to: 10'b0001000000 
	Parameter RGB_4444_BLANK_G bound to: 10'b0001000000 
	Parameter RGB_4444_BLANK_B bound to: 10'b0001000000 
	Parameter RGB_4444_BLANK_A bound to: 10'b0001000000 
	Parameter YCBCR_422_BLANK_Y bound to: 10'b0001000000 
	Parameter YCBCR_422_BLANK_C bound to: 10'b1000000000 
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter EAV_LOC_NTSC_422 bound to: 1440 - type: integer 
	Parameter EAV_LOC_NTSC_COMPOSITE bound to: 790 - type: integer 
	Parameter EAV_LOC_NTSC_422_WIDE bound to: 1920 - type: integer 
	Parameter EAV_LOC_NTSC_4444 bound to: 2880 - type: integer 
	Parameter EAV_LOC_PAL_422 bound to: 1440 - type: integer 
	Parameter EAV_LOC_PAL_COMPOSITE bound to: 972 - type: integer 
	Parameter EAV_LOC_PAL_422_WIDE bound to: 1920 - type: integer 
	Parameter EAV_LOC_PAL_4444 bound to: 2880 - type: integer 
	Parameter SAV_LOC_NTSC_422 bound to: 1712 - type: integer 
	Parameter SAV_LOC_NTSC_COMPOSITE bound to: 790 - type: integer 
	Parameter SAV_LOC_NTSC_422_WIDE bound to: 2284 - type: integer 
	Parameter SAV_LOC_NTSC_4444 bound to: 3428 - type: integer 
	Parameter SAV_LOC_PAL_422 bound to: 1724 - type: integer 
	Parameter SAV_LOC_PAL_COMPOSITE bound to: 972 - type: integer 
	Parameter SAV_LOC_PAL_422_WIDE bound to: 2300 - type: integer 
	Parameter SAV_LOC_PAL_4444 bound to: 3452 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter NTSC_FLD1_SWITCH bound to: 10 - type: integer 
	Parameter NTSC_FLD2_SWITCH bound to: 273 - type: integer 
	Parameter PAL_FLD1_SWITCH bound to: 6 - type: integer 
	Parameter PAL_FLD2_SWITCH bound to: 319 - type: integer 
	Parameter NTSC_FLD1_END bound to: 265 - type: integer 
	Parameter NTSC_FLD2_END bound to: 3 - type: integer 
	Parameter PAL_FLD1_END bound to: 312 - type: integer 
	Parameter PAL_FLD2_END bound to: 625 - type: integer 
	Parameter NTSC_V_TOTAL bound to: 525 - type: integer 
	Parameter PAL_V_TOTAL bound to: 625 - type: integer 
	Parameter NTSC_FLD1_ACT_START bound to: 20 - type: integer 
	Parameter NTSC_FLD1_ACT_END bound to: 263 - type: integer 
	Parameter NTSC_FLD2_ACT_START bound to: 283 - type: integer 
	Parameter NTSC_FLD2_ACT_END bound to: 525 - type: integer 
	Parameter PAL_FLD1_ACT_START bound to: 23 - type: integer 
	Parameter PAL_FLD1_ACT_END bound to: 310 - type: integer 
	Parameter PAL_FLD2_ACT_START bound to: 336 - type: integer 
	Parameter PAL_FLD2_ACT_END bound to: 623 - type: integer 
	Parameter SLOPPY_V_START_FLD1 bound to: 10 - type: integer 
	Parameter SLOPPY_V_START_FLD2 bound to: 273 - type: integer 
	Parameter ERRCNT_WIDTH bound to: 3 - type: integer 
	Parameter LSHIFT_WIDTH bound to: 32 - type: integer 
	Parameter ERRCNT_MSB bound to: 2 - type: integer 
	Parameter LSHIFT_MSB bound to: 31 - type: integer 
	Parameter MAX_ERRS bound to: 2 - type: integer 
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_MSB bound to: 3 - type: integer 
	Parameter LOCK bound to: 4'b0000 
	Parameter HSYNC1 bound to: 4'b0001 
	Parameter HSYNC2 bound to: 4'b0010 
	Parameter FSYNC1 bound to: 4'b0011 
	Parameter FSYNC2 bound to: 4'b0100 
	Parameter FSYNC3 bound to: 4'b0101 
	Parameter UNLOCK bound to: 4'b0110 
	Parameter SWITCH1 bound to: 4'b0111 
	Parameter SWITCH2 bound to: 4'b1000 
	Parameter SWITCH3 bound to: 4'b1001 
	Parameter SWITCH4 bound to: 4'b1010 
	Parameter SWITCH5 bound to: 4'b1011 
	Parameter SWITCH6 bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_fly_fsm.v:493]
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter NTSC_FLD1_AP_FIRST bound to: 21 - type: integer 
	Parameter NTSC_FLD1_AP_LAST bound to: 262 - type: integer 
	Parameter NTSC_FLD1_FF_FIRST bound to: 12 - type: integer 
	Parameter NTSC_FLD1_FF_LAST bound to: 271 - type: integer 
	Parameter NTSC_FLD2_AP_FIRST bound to: 284 - type: integer 
	Parameter NTSC_FLD2_AP_LAST bound to: 525 - type: integer 
	Parameter NTSC_FLD2_FF_FIRST bound to: 275 - type: integer 
	Parameter NTSC_FLD2_FF_LAST bound to: 8 - type: integer 
	Parameter PAL_FLD1_AP_FIRST bound to: 24 - type: integer 
	Parameter PAL_FLD1_AP_LAST bound to: 310 - type: integer 
	Parameter PAL_FLD1_FF_FIRST bound to: 8 - type: integer 
	Parameter PAL_FLD1_FF_LAST bound to: 317 - type: integer 
	Parameter PAL_FLD2_AP_FIRST bound to: 336 - type: integer 
	Parameter PAL_FLD2_AP_LAST bound to: 622 - type: integer 
	Parameter PAL_FLD2_FF_FIRST bound to: 321 - type: integer 
	Parameter PAL_FLD2_FF_LAST bound to: 4 - type: integer 
	Parameter EDH_DID bound to: 10'b0111110100 
	Parameter EDH_DBN bound to: 10'b1000000000 
	Parameter EDH_DC bound to: 10'b0100010000 
	Parameter STATE_WIDTH bound to: 5 - type: integer 
	Parameter STATE_MSB bound to: 4 - type: integer 
	Parameter S_WAIT bound to: 5'b00000 
	Parameter S_ADF1 bound to: 5'b00001 
	Parameter S_ADF2 bound to: 5'b00010 
	Parameter S_ADF3 bound to: 5'b00011 
	Parameter S_DID bound to: 5'b00100 
	Parameter S_DBN bound to: 5'b00101 
	Parameter S_DC bound to: 5'b00110 
	Parameter S_AP1 bound to: 5'b00111 
	Parameter S_AP2 bound to: 5'b01000 
	Parameter S_AP3 bound to: 5'b01001 
	Parameter S_FF1 bound to: 5'b01010 
	Parameter S_FF2 bound to: 5'b01011 
	Parameter S_FF3 bound to: 5'b01100 
	Parameter S_ANCFLG bound to: 5'b01101 
	Parameter S_APFLG bound to: 5'b01110 
	Parameter S_FFFLG bound to: 5'b01111 
	Parameter S_RSV1 bound to: 5'b10000 
	Parameter S_RSV2 bound to: 5'b10001 
	Parameter S_RSV3 bound to: 5'b10010 
	Parameter S_RSV4 bound to: 5'b10011 
	Parameter S_RSV5 bound to: 5'b10100 
	Parameter S_RSV6 bound to: 5'b10101 
	Parameter S_RSV7 bound to: 5'b10110 
	Parameter S_CHK bound to: 5'b10111 
	Parameter S_ERRM bound to: 5'b11000 
	Parameter S_ERRF bound to: 5'b11001 
	Parameter S_ERRC bound to: 5'b11010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_rx.v:306]
	Parameter HCNT_WIDTH bound to: 12 - type: integer 
	Parameter VCNT_WIDTH bound to: 10 - type: integer 
	Parameter HCNT_MSB bound to: 11 - type: integer 
	Parameter VCNT_MSB bound to: 9 - type: integer 
	Parameter NTSC_422 bound to: 3'b000 
	Parameter NTSC_INVALID bound to: 3'b001 
	Parameter NTSC_422_WIDE bound to: 3'b010 
	Parameter NTSC_4444 bound to: 3'b011 
	Parameter PAL_422 bound to: 3'b100 
	Parameter PAL_INVALID bound to: 3'b101 
	Parameter PAL_422_WIDE bound to: 3'b110 
	Parameter PAL_4444 bound to: 3'b111 
	Parameter NTSC_FLD1_EDH_LINE bound to: 272 - type: integer 
	Parameter NTSC_FLD2_EDH_LINE bound to: 9 - type: integer 
	Parameter PAL_FLD1_EDH_LINE bound to: 318 - type: integer 
	Parameter PAL_FLD2_EDH_LINE bound to: 5 - type: integer 
	Parameter SAV_NTSC_422 bound to: 1712 - type: integer 
	Parameter SAV_NTSC_422_WIDE bound to: 2284 - type: integer 
	Parameter SAV_NTSC_4444 bound to: 3428 - type: integer 
	Parameter SAV_PAL_422 bound to: 1724 - type: integer 
	Parameter SAV_PAL_422_WIDE bound to: 2300 - type: integer 
	Parameter SAV_PAL_4444 bound to: 3452 - type: integer 
	Parameter EDH_PACKET_LENGTH bound to: 23 - type: integer 
	Parameter EDH_NTSC_422 bound to: 1687 - type: integer 
	Parameter EDH_NTSC_422_WIDE bound to: 2259 - type: integer 
	Parameter EDH_NTSC_4444 bound to: 3403 - type: integer 
	Parameter EDH_PAL_422 bound to: 1699 - type: integer 
	Parameter EDH_PAL_422_WIDE bound to: 2275 - type: integer 
	Parameter EDH_PAL_4444 bound to: 3427 - type: integer 
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_MSB bound to: 3 - type: integer 
	Parameter S_WAIT bound to: 4'b0000 
	Parameter S_ADF1 bound to: 4'b0001 
	Parameter S_ADF2 bound to: 4'b0010 
	Parameter S_ADF3 bound to: 4'b0011 
	Parameter S_DID bound to: 4'b0100 
	Parameter S_DBN bound to: 4'b0101 
	Parameter S_DC bound to: 4'b0110 
	Parameter S_UDW bound to: 4'b0111 
	Parameter S_CHK bound to: 4'b1000 
	Parameter S_EDH1 bound to: 4'b1001 
	Parameter S_EDH2 bound to: 4'b1010 
	Parameter S_EDH3 bound to: 4'b1011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_anc_rx.v:229]
	Parameter EDH_ADF1 bound to: 10'b0000000000 
	Parameter EDH_ADF2 bound to: 10'b1111111111 
	Parameter EDH_ADF3 bound to: 10'b1111111111 
	Parameter EDH_DID bound to: 10'b0111110100 
	Parameter EDH_DBN bound to: 10'b1000000000 
	Parameter EDH_DC bound to: 10'b0100010000 
	Parameter EDH_RSVD bound to: 10'b1000000000 
	Parameter STATE_WIDTH bound to: 5 - type: integer 
	Parameter STATE_MSB bound to: 4 - type: integer 
	Parameter S_WAIT bound to: 5'b00000 
	Parameter S_ADF1 bound to: 5'b00001 
	Parameter S_ADF2 bound to: 5'b00010 
	Parameter S_ADF3 bound to: 5'b00011 
	Parameter S_DID bound to: 5'b00100 
	Parameter S_DBN bound to: 5'b00101 
	Parameter S_DC bound to: 5'b00110 
	Parameter S_AP1 bound to: 5'b00111 
	Parameter S_AP2 bound to: 5'b01000 
	Parameter S_AP3 bound to: 5'b01001 
	Parameter S_FF1 bound to: 5'b01010 
	Parameter S_FF2 bound to: 5'b01011 
	Parameter S_FF3 bound to: 5'b01100 
	Parameter S_ANCFLG bound to: 5'b01101 
	Parameter S_APFLG bound to: 5'b01110 
	Parameter S_FFFLG bound to: 5'b01111 
	Parameter S_RSV1 bound to: 5'b10000 
	Parameter S_RSV2 bound to: 5'b10001 
	Parameter S_RSV3 bound to: 5'b10010 
	Parameter S_RSV4 bound to: 5'b10011 
	Parameter S_RSV5 bound to: 5'b10100 
	Parameter S_RSV6 bound to: 5'b10101 
	Parameter S_RSV7 bound to: 5'b10110 
	Parameter S_CHK bound to: 5'b10111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_edh_tx.v:249]
	Parameter EDH_BIT bound to: 0 - type: integer 
	Parameter EDA_BIT bound to: 1 - type: integer 
	Parameter IDH_BIT bound to: 2 - type: integer 
	Parameter IDA_BIT bound to: 3 - type: integer 
	Parameter UES_BIT bound to: 4 - type: integer 
	Parameter ERROR_COUNT_WIDTH bound to: 24 - type: integer 
	Parameter FLAGS_WIDTH bound to: 16 - type: integer 
	Parameter ERRFLD_MSB bound to: 23 - type: integer 
	Parameter FLAGS_MSB bound to: 15 - type: integer 
	Parameter C_LINE_RATE bound to: 0 - type: integer 
	Parameter C_LINE_RATE bound to: 0 - type: integer 
	Parameter C_LINE_RATE bound to: 0 - type: integer 
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_MSB bound to: 3 - type: integer 
	Parameter START bound to: 4'b1111 
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S5X bound to: 4'b1011 
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:72]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_REGISTER_INPUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1' (189#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:72]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized2' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:72]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REGISTER_INPUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized2' (189#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_reg.vhd:72]
INFO: [Synth 8-638] synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized4' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized4' (189#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:68]
WARNING: [Synth 8-3848] Net m_axis_tx_tuser in module/entity v_smpte_uhdsdi_tx_v1_0_0 does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_top.v:104]
WARNING: [Synth 8-350] instance 'v_smpte_uhdsdi_tx' of module 'bd_82d8_v_smpte_uhdsdi_tx_0' requires 59 connections, but only 58 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/synth/bd_82d8.v:331]
INFO: [Synth 8-638] synthesizing module 'bd_82d8_v_tc_0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_4/synth/bd_82d8_v_tc_0.vhd:97]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 1 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 1 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at '/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd:7217' bound to instance 'U0' of component 'v_tc' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_4/synth/bd_82d8_v_tc_0.vhd:285]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 10 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 512 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (192#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (192#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (193#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (194#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (195#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'bd_82d8_v_tc_0' (202#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_4/synth/bd_82d8_v_tc_0.vhd:97]
WARNING: [Synth 8-350] instance 'v_tc' of module 'bd_82d8_v_tc_0' requires 33 connections, but only 32 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/synth/bd_82d8.v:390]
	Parameter C_PIXELS_PER_CLOCK bound to: 2 - type: integer 
	Parameter C_INCLUDE_3G_SDI_BRIDGE bound to: 1'b1 
	Parameter C_INCLUDE_12G_SDI_BRIDGE bound to: 1'b1 
	Parameter C_ADV_FEATURE bound to: 0 - type: integer 
	Parameter C_SIM_MODE bound to: 0 - type: integer 
	Parameter C_PPC bound to: 2 - type: integer 
	Parameter C_SIM_MODE bound to: 0 - type: integer 
	Parameter C_PPC bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clk_vid_active_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_converter.v:91]
	Parameter RAM_WIDTH bound to: 20 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:90]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:91]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:92]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:93]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:122]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element b_empty_1_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:221]
WARNING: [Synth 8-6014] Unused sequential element b_empty_2_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:222]
WARNING: [Synth 8-6014] Unused sequential element b_empty_3_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:223]
WARNING: [Synth 8-6014] Unused sequential element b_empty_4_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:224]
WARNING: [Synth 8-6014] Unused sequential element b_empty_5_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:225]
WARNING: [Synth 8-6014] Unused sequential element vblank_4_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:329]
WARNING: [Synth 8-6014] Unused sequential element hblank_7_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:335]
WARNING: [Synth 8-6014] Unused sequential element hblank_8_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:336]
WARNING: [Synth 8-6014] Unused sequential element hblank_9_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:156]
WARNING: [Synth 8-6014] Unused sequential element hblank_10_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:156]
WARNING: [Synth 8-6014] Unused sequential element active_video_2_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:339]
WARNING: [Synth 8-6014] Unused sequential element b_rd_5_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:456]
WARNING: [Synth 8-6014] Unused sequential element b_rd_6_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:457]
WARNING: [Synth 8-6014] Unused sequential element b_rd_7_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v:458]
	Parameter C_SIM_MODE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_embedder.v:212]
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_ce_gen.v:82]
	Parameter C_PPC bound to: 2 - type: integer 
	Parameter C_VID_DUTY_CYCLE bound to: 0 - type: integer 
	Parameter C_SDI_DUTY_CYCLE bound to: 1 - type: integer 
	Parameter C_SIM_MODE bound to: 0 - type: integer 
	Parameter C_VID_DUTY_CYCLE bound to: 0 - type: integer 
	Parameter C_SDI_DUTY_CYCLE bound to: 1 - type: integer 
	Parameter C_PPC bound to: 2 - type: integer 
	Parameter P_DATA_WIDTH bound to: 80 - type: integer 
	Parameter P_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter P_DATA_WIDTH bound to: 83 - type: integer 
	Parameter P_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_SIM_MODE bound to: 0 - type: integer 
	Parameter C_IDLE bound to: 4'b0000 
	Parameter C_EAV_W0 bound to: 4'b0001 
	Parameter C_EAV_W1 bound to: 4'b0010 
	Parameter C_EAV_W2 bound to: 4'b0011 
	Parameter C_EAV_W3 bound to: 4'b0100 
	Parameter C_LN_W0 bound to: 4'b0101 
	Parameter C_LN_W1 bound to: 4'b0110 
	Parameter C_CRC_W0 bound to: 4'b0111 
	Parameter C_CRC_W1 bound to: 4'b1000 
	Parameter C_HBLANK bound to: 4'b1001 
	Parameter C_SAV_W0 bound to: 4'b1010 
	Parameter C_SAV_W1 bound to: 4'b1011 
	Parameter C_SAV_W2 bound to: 4'b1100 
	Parameter C_SAV_W3 bound to: 4'b1101 
	Parameter C_VBLANK bound to: 4'b1110 
	Parameter C_ACTIVE bound to: 4'b1111 
	Parameter C_START_LINE_0 bound to: 11'b10001100010 
	Parameter C_END_LINE_0 bound to: 11'b10001100101 
	Parameter C_START_LINE_1 bound to: 11'b00000011011 
	Parameter C_END_LINE_1 bound to: 11'b00000011110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_embedder.v:217]
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_embedder.v:228]
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_embedder.v:277]
WARNING: [Synth 8-3848] Net tx_line1_anc in module/entity v_vid_sdi_tx_bridge_v2_0_0 does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0.v:87]
WARNING: [Synth 8-3848] Net tx_line2_anc in module/entity v_vid_sdi_tx_bridge_v2_0_0 does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0.v:88]
WARNING: [Synth 8-3848] Net tx_line3_anc in module/entity v_vid_sdi_tx_bridge_v2_0_0 does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0.v:89]
WARNING: [Synth 8-3848] Net tx_line4_anc in module/entity v_vid_sdi_tx_bridge_v2_0_0 does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0.v:90]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_smpte_uhdsdi_tx_ss_0' of module 'vcu_trd_v_smpte_uhdsdi_tx_ss_0_0' requires 43 connections, but only 34 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1548]
	Parameter C_VCU_AXILITEAPB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VCU_ENC0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_VCU_ENC1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_VCU_DEC0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_VCU_DEC1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_VCU_MCU_DATA_WIDTH bound to: 32 - type: integer 
	Parameter HDL_PIPELINE_DEPTH bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 56 - type: integer 
	Parameter C_RATIO_CORE bound to: 56 - type: integer 
	Parameter C_ENCB11_CORE42_IN bound to: 16 - type: integer 
	Parameter C_ENCB11_CORE42_OUT bound to: 6 - type: integer 
	Parameter C_ENCA33_CORE39 bound to: 24 - type: integer 
	Parameter C_ENCA32_CORE38 bound to: 24 - type: integer 
	Parameter C_ENCA12_CORE18 bound to: 24 - type: integer 
	Parameter C_ENCA31_CORE37 bound to: 24 - type: integer 
	Parameter C_ENCA13_CORE19 bound to: 22 - type: integer 
	Parameter C_ENCA11_CORE17 bound to: 22 - type: integer 
	Parameter C_GPU31_CORE22 bound to: 0 - type: integer 
	Parameter C_IOU19_CORE12 bound to: 0 - type: integer 
	Parameter C_IOU17_CORE13 bound to: 0 - type: integer 
	Parameter C_IOU18_CORE16 bound to: 0 - type: integer 
	Parameter C_CORE21_DEC15 bound to: 24 - type: integer 
	Parameter C_CORE40_DEC35 bound to: 24 - type: integer 
	Parameter C_CORE41_DEC34 bound to: 24 - type: integer 
	Parameter C_CORE20_DEC36 bound to: 23 - type: integer 
	Parameter ENABLEENCODER bound to: TRUE - type: string 
	Parameter ENABLEDECODER bound to: TRUE - type: string 
	Parameter ENCODERCODING bound to: H.265 - type: string 
	Parameter DECODERCODING bound to: H.265 - type: string 
	Parameter ENCODERCODINGTYPE bound to: INTRA_ONLY - type: string 
	Parameter DECODERCODINGTYPE bound to: INTRA_ONLY - type: string 
	Parameter ENCHORRESOLUTION bound to: 3840 - type: integer 
	Parameter ENCVERRESOLUTION bound to: 2160 - type: integer 
	Parameter DECHORRESOLUTION bound to: 3840 - type: integer 
	Parameter DECVERRESOLUTION bound to: 2160 - type: integer 
	Parameter ENCODERCOLORDEPTH bound to: 10 - type: integer 
	Parameter DECODERCOLORDEPTH bound to: 10 - type: integer 
	Parameter ENCODERCHROMAFORMAT bound to: 4_2_2 - type: string 
	Parameter DECODERCHROMAFORMAT bound to: 4_2_2 - type: string 
	Parameter CORECLKFREQ bound to: 667 - type: integer 
	Parameter ENCODERNUMCORES bound to: 4 - type: integer 
	Parameter DECODERNUMCORES bound to: 2 - type: integer 
	Parameter HDL_TEST_PORT_EN bound to: 0 - type: integer 
	Parameter HDL_VCU_TEST_EN bound to: 0 - type: integer 
	Parameter HDL_ENCODER_EN bound to: 1 - type: integer 
	Parameter HDL_DECODER_EN bound to: 1 - type: integer 
	Parameter HDL_TABLE_NO bound to: 3 - type: integer 
	Parameter HDL_MEM_DEPTH bound to: 71680 - type: integer 
	Parameter HDL_RAM_TYPE bound to: 2 - type: integer 
	Parameter HDL_PLL_BYPASS bound to: 0 - type: integer 
	Parameter HDL_MEMORY_SIZE bound to: 2 - type: integer 
	Parameter HDL_COLOR_DEPTH bound to: 1 - type: integer 
	Parameter HDL_FRAME_SIZE_X bound to: 1920 - type: integer 
	Parameter HDL_FRAME_SIZE_Y bound to: 1080 - type: integer 
	Parameter HDL_COLOR_FORMAT bound to: 1 - type: integer 
	Parameter HDL_VIDEO_STANDARD bound to: 0 - type: integer 
	Parameter HDL_CODING_TYPE bound to: 1 - type: integer 
	Parameter HDL_ENC_BUFFER_EN bound to: 1 - type: integer 
	Parameter HDL_FPS bound to: 60 - type: integer 
	Parameter HDL_ENC_CLK bound to: 0 - type: integer 
	Parameter HDL_MCU_CLK bound to: 444 - type: integer 
	Parameter HDL_PLL_CLK_HI bound to: 33 - type: integer 
	Parameter HDL_PLL_CLK_LO bound to: 0 - type: integer 
	Parameter HDL_CORE_CLK bound to: 667 - type: integer 
	Parameter HDL_NUM_STREAMS bound to: 5 - type: integer 
	Parameter HDL_MAX_NUM_CORES bound to: 4 - type: integer 
	Parameter HDL_NUM_CONCURRENT_STREAMS bound to: 4 - type: integer 
	Parameter HDL_DEC_VIDEO_STANDARD bound to: 0 - type: integer 
	Parameter HDL_DEC_FRAME_SIZE_X bound to: 4096 - type: integer 
	Parameter HDL_DEC_FRAME_SIZE_Y bound to: 2160 - type: integer 
	Parameter HDL_DEC_FPS bound to: 60 - type: integer 
	Parameter HDL_DEC_CODING_TYPE bound to: 1 - type: integer 
	Parameter HDL_DEC_COLOR_DEPTH bound to: 1 - type: integer 
	Parameter HDL_DEC_COLOR_FORMAT bound to: 1 - type: integer 
	Parameter HDL_ENC_BUFFER_MANUAL_OVERRIDE bound to: 0 - type: integer 
	Parameter HDL_ENC_BUFFER_MOTION_VEC_RANGE bound to: 1 - type: integer 
	Parameter HDL_ENC_BUFFER_B_FRAME bound to: 2 - type: integer 
	Parameter HDL_WPP_EN bound to: 0 - type: integer 
	Parameter HDL_AXI_ENC_CLK bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_CLK bound to: 0 - type: integer 
	Parameter HDL_AXI_MCU_CLK bound to: 1070889697 - type: integer 
	Parameter HDL_AXI_ENC_BASE0 bound to: 0 - type: integer 
	Parameter HDL_AXI_ENC_BASE1 bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_BASE0 bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_BASE1 bound to: 0 - type: integer 
	Parameter HDL_AXI_MCU_BASE bound to: 0 - type: integer 
	Parameter HDL_AXI_ENC_RANGE0 bound to: 0 - type: integer 
	Parameter HDL_AXI_ENC_RANGE1 bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_RANGE0 bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_RANGE1 bound to: 0 - type: integer 
	Parameter HDL_AXI_MCU_RANGE bound to: 0 - type: integer 
	Parameter log2_C_RAM_DEPTH bound to: 17 - type: integer 
	Parameter MEMORY_SIZE bound to: 20643840 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: ultra - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 288 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 288 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 288 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 6 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 3 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 20643840 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 3 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 288 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 288 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 288 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 6 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 288 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 288 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 288 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 6 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: ultra - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 288 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 288 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 288 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 288 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 71680 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 288 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 288 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 288 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[4] was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2096]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_SIZE bound to: 2293760 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 6 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 2293760 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 6 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 6 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 71680 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[4] was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2096]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in1' has an internal driver [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:742]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CORECLKREQ bound to: 667 - type: integer 
	Parameter DECHORRESOLUTION bound to: 3840 - type: integer 
	Parameter DECODERCHROMAFORMAT bound to: 4_2_2 - type: string 
	Parameter DECODERCODING bound to: H.265 - type: string 
	Parameter DECODERCOLORDEPTH bound to: 10 - type: integer 
	Parameter DECODERNUMCORES bound to: 2 - type: integer 
	Parameter DECVERTRESOLUTION bound to: 2160 - type: integer 
	Parameter ENABLEDECODER bound to: TRUE - type: string 
	Parameter ENABLEENCODER bound to: TRUE - type: string 
	Parameter ENCHORRESOLUTION bound to: 3840 - type: integer 
	Parameter ENCODERCHROMAFORMAT bound to: 4_2_2 - type: string 
	Parameter ENCODERCODING bound to: H.265 - type: string 
	Parameter ENCODERCOLORDEPTH bound to: 10 - type: integer 
	Parameter ENCODERNUMCORES bound to: 4 - type: integer 
	Parameter ENCVERTRESOLUTION bound to: 2160 - type: integer 
	Parameter C_VCU_AXILITEAPB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter HDL_TEST_PORT_EN bound to: 0 - type: integer 
	Parameter HDL_ENCODER_EN bound to: 1 - type: integer 
	Parameter HDL_DECODER_EN bound to: 1 - type: integer 
	Parameter HDL_TABLE_NO bound to: 3 - type: integer 
	Parameter HDL_MEM_DEPTH bound to: 71680 - type: integer 
	Parameter HDL_RAM_TYPE bound to: 2 - type: integer 
	Parameter HDL_PLL_BYPASS bound to: 0 - type: integer 
	Parameter HDL_ENC_CLK bound to: 0 - type: integer 
	Parameter HDL_MEMORY_SIZE bound to: 2 - type: integer 
	Parameter HDL_COLOR_DEPTH bound to: 1 - type: integer 
	Parameter HDL_FRAME_SIZE_X bound to: 1920 - type: integer 
	Parameter HDL_FRAME_SIZE_Y bound to: 1080 - type: integer 
	Parameter HDL_COLOR_FORMAT bound to: 1 - type: integer 
	Parameter HDL_FPS bound to: 60 - type: integer 
	Parameter HDL_VIDEO_STANDARD bound to: 0 - type: integer 
	Parameter HDL_CODING_TYPE bound to: 1 - type: integer 
	Parameter HDL_ENC_BUFFER_EN bound to: 1 - type: integer 
	Parameter HDL_MCU_CLK bound to: 444 - type: integer 
	Parameter HDL_PLL_CLK_HI bound to: 33 - type: integer 
	Parameter HDL_PLL_CLK_LO bound to: 0 - type: integer 
	Parameter HDL_CORE_CLK bound to: 667 - type: integer 
	Parameter HDL_NUM_STREAMS bound to: 5 - type: integer 
	Parameter HDL_MAX_NUM_CORES bound to: 4 - type: integer 
	Parameter HDL_NUM_CONCURRENT_STREAMS bound to: 4 - type: integer 
	Parameter HDL_DEC_VIDEO_STANDARD bound to: 0 - type: integer 
	Parameter HDL_DEC_FRAME_SIZE_X bound to: 4096 - type: integer 
	Parameter HDL_DEC_FRAME_SIZE_Y bound to: 2160 - type: integer 
	Parameter HDL_DEC_FPS bound to: 60 - type: integer 
	Parameter HDL_ENC_BUFFER_MANUAL_OVERRIDE bound to: 0 - type: integer 
	Parameter HDL_ENC_BUFFER_MOTION_VEC_RANGE bound to: 1 - type: integer 
	Parameter HDL_ENC_BUFFER_B_FRAME bound to: 2 - type: integer 
	Parameter HDL_WPP_EN bound to: 0 - type: integer 
	Parameter HDL_VCU_TEST_EN bound to: 0 - type: integer 
	Parameter HDL_AXI_ENC_CLK bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_CLK bound to: 0 - type: integer 
	Parameter HDL_AXI_MCU_CLK bound to: 1070889697 - type: integer 
	Parameter HDL_AXI_ENC_BASE0 bound to: 0 - type: integer 
	Parameter HDL_AXI_ENC_BASE1 bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_BASE0 bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_BASE1 bound to: 0 - type: integer 
	Parameter HDL_AXI_MCU_BASE bound to: 0 - type: integer 
	Parameter HDL_AXI_ENC_RANGE0 bound to: 0 - type: integer 
	Parameter HDL_AXI_ENC_RANGE1 bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_RANGE0 bound to: 0 - type: integer 
	Parameter HDL_AXI_DEC_RANGE1 bound to: 0 - type: integer 
	Parameter HDL_AXI_MCU_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:292]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:293]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:294]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:295]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:296]
WARNING: [Synth 8-567] referenced signal 'vcu_reset_capture' should be on the sensitivity list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:482]
WARNING: [Synth 8-567] referenced signal 'vcu_gasket_enable' should be on the sensitivity list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:482]
WARNING: [Synth 8-567] referenced signal 'num_concurrent_streams' should be on the sensitivity list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:482]
WARNING: [Synth 8-567] referenced signal 'num_streams' should be on the sensitivity list [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:482]
WARNING: [Synth 8-6014] Unused sequential element hm_bvalid_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:611]
WARNING: [Synth 8-6014] Unused sequential element mcu_wt_snoop_addr_pll_change_low_enc_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:328]
WARNING: [Synth 8-6014] Unused sequential element mcu_wt_snoop_addr_pll_change_low_dec_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:329]
WARNING: [Synth 8-6014] Unused sequential element mcu_wt_snoop_addr_pll_change_hi_enc_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:328]
WARNING: [Synth 8-6014] Unused sequential element mcu_wt_snoop_addr_pll_change_hi_dec_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:329]
WARNING: [Synth 8-6014] Unused sequential element pll_div_change_done_reg_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:788]
INFO: [Synth 8-4471] merging register 'sip_rresp_r_reg[1:0]' into 'lc_bresp_reg[1:0]' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:742]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_lc_capture_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:530]
WARNING: [Synth 8-6014] Unused sequential element disable_mcp_patch_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:531]
WARNING: [Synth 8-6014] Unused sequential element sip_rresp_r_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/3bee/hdl/vcu_v1_1_syn_rfs.v:742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net refclk in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:397]
WARNING: [Synth 8-3848] Net sys1xclk in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:398]
WARNING: [Synth 8-3848] Net systemrst_refclk_b in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:399]
WARNING: [Synth 8-3848] Net systemrst_b in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:400]
WARNING: [Synth 8-3848] Net CONFIG_LOOP_OUT in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:404]
WARNING: [Synth 8-3848] Net ENCB11_CORE42_OUT_P in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:406]
WARNING: [Synth 8-3848] Net ENCB11_CORE42_OUT_N in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:407]
WARNING: [Synth 8-3848] Net ENCA33_CORE39_P in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:408]
WARNING: [Synth 8-3848] Net ENCA33_CORE39_N in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:409]
WARNING: [Synth 8-3848] Net ENCA12_CORE18_P in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:410]
WARNING: [Synth 8-3848] Net ENCA12_CORE18_N in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:411]
WARNING: [Synth 8-3848] Net ENCA31_CORE37_P in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:412]
WARNING: [Synth 8-3848] Net ENCA31_CORE37_N in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:413]
WARNING: [Synth 8-3848] Net CORE41_DEC34_P in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:414]
WARNING: [Synth 8-3848] Net CORE41_DEC34_N in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:415]
WARNING: [Synth 8-3848] Net CORE20_DEC36_P in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:416]
WARNING: [Synth 8-3848] Net CORE20_DEC36_N in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:417]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out1 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:446]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out2 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:447]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out3 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:448]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out4 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:449]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out5 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:450]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out6 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:451]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out7 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:452]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out8 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:453]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out9 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:454]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out10 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:455]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out11 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:456]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out12 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:457]
WARNING: [Synth 8-3848] Net vcu_pl_spare_port_out13 in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:458]
WARNING: [Synth 8-3848] Net vcu_pl_mcu_venc_debug_tdo in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:494]
WARNING: [Synth 8-3848] Net vcu_pl_mcu_vdec_debug_tdo in module/entity vcu_v1_1_1_vcu does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/vcu_v1_1_1_vcu.v:505]
WARNING: [Synth 8-350] instance 'inst' of module 'vcu_v1_1_1_vcu' requires 312 connections, but only 285 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/synth/vcu_trd_vcu_0_1.v:812]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000010000000000100010000000000000000000000000000000000000000000000001000000000010010000000000000000000000000000000000000000000000000100000000001000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000000000000000000000000000000010100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000010000000000100010000000000000000000000000000000000000000000000001000000000010010000000000000000000000000000000000000000000000000100000000001000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000010000000000100011111111111111111000000000000000000000000000000001000000000010011111111111111111100000000000000000000000000000000100000000001000011111111111111110000000000000000000000000000000010000000000011111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000010000000000100010000000000000000000000000000000000000000000000001000000000010010000000000000000000000000000000000000000000000000100000000001000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000010000000000100011111111111111111000000000000000000000000000000001000000000010011111111111111111100000000000000000000000000000000100000000001000011111111111111110000000000000000000000000000000010000000000011111111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000001000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000001001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000001000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (12) of module 'vcu_trd_xbar_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:3414]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'vcu_trd_xbar_1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:3418]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_axi_clk_config' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_axi_clk_config.vhd:178]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_axi_clk_config.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_axi_clk_config.vhd:130]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_axi_lite_ipif' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_slave_attachment' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_address_decoder' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized0' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized0' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized1' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized1' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized2' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized2' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized3' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized3' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized4' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized4' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized5' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized5' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized6' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized6' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized7' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized7' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized8' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized8' (248#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_address_decoder' (249#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_slave_attachment' (250#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_axi_lite_ipif' (251#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp' declared at '/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_axi_clk_config.vhd:442]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:154]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'vcu_trd_vcu_clk_wiz0_1_clk_wiz' declared at '/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz.v:69' bound to instance 'clk_inst' of component 'vcu_trd_vcu_clk_wiz0_1_clk_wiz' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:555]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 120.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 45.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 8 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter S1_CLKFBOUT_MULT bound to: 120 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 1149 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 1 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 8 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 45 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 1524 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'vcu_trd_vcu_clk_wiz0_1_mmcm_drp' declared at '/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'vcu_trd_vcu_clk_wiz0_1_mmcm_drp' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:574]
	Parameter S1_CLKFBOUT_MULT bound to: 120 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 1149 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 1 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 8 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 45 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 1524 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter S2_BANDWIDTH bound to: LOW - type: string 
	Parameter S1_CLKFBOUT bound to: 38'b00000000000000000000000000111100111100 
	Parameter S1_CLKFBOUT_FRAC_CALC bound to: 38'b00000000011100000000000000111011111011 
	Parameter S1_DIGITAL_FILT bound to: 10'b1101100011 
	Parameter S1_LOCK bound to: 40'b1111111111001111101011111010010000000001 
	Parameter S1_DIVCLK bound to: 38'b00000000000000000000000000000100000100 
	Parameter S1_CLKOUT0 bound to: 38'b00000000000000100000000000010110010111 
	Parameter S1_CLKOUT0_FRAC_CALC bound to: 38'b00110001001000000000000000010110010110 
	Parameter S1_CLKOUT1 bound to: 38'b00000000000000100000000000000100000101 
	Parameter S1_CLKOUT2 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT3 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT4 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT5 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT6 bound to: 38'b00000000000000010000000000000001000001 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_mmcm_pll_drp.v:223]
INFO: [Synth 8-4471] merging register 'clk_mon_error_reg_sig_reg[15:0]' into 'clk_mon_error_reg_reg[15:0]' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:512]
WARNING: [Synth 8-6014] Unused sequential element clk_mon_error_reg_sig_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:512]
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp' (254#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:154]
INFO: [Synth 8-638] synthesizing module 'vcu_trd_vcu_clk_wiz0_1_soft_reset' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_soft_reset' (255#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/proc_common_v3_00_a/hdl/src/vhdl/vcu_trd_vcu_clk_wiz0_1_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'vcu_trd_vcu_clk_wiz0_1_axi_clk_config' (256#1) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_axi_clk_config.vhd:178]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 44 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 135 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 135 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 77 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 135 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 44 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 135 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 135 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 135 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 44 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 135 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 77 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 135 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 135 - type: integer 
WARNING: [Synth 8-350] instance 'vcu_dec0_reg_slice' of module 'vcu_trd_vcu_dec0_reg_slice_1' requires 80 connections, but only 78 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:1951]
WARNING: [Synth 8-350] instance 'vcu_dec1_reg_slice' of module 'vcu_trd_vcu_dec1_reg_slice_1' requires 80 connections, but only 78 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:2030]
WARNING: [Synth 8-350] instance 'vcu_enc0_reg_slice' of module 'vcu_trd_vcu_enc0_reg_slice_1' requires 80 connections, but only 78 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:2109]
WARNING: [Synth 8-350] instance 'vcu_enc1_reg_slice' of module 'vcu_trd_vcu_enc1_reg_slice_1' requires 80 connections, but only 78 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:2188]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 44 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 44 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 44 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 38 - type: integer 
WARNING: [Synth 8-350] instance 'vcu_mcu_reg_slice' of module 'vcu_trd_vcu_mcu_reg_slice_1' requires 80 connections, but only 78 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:2270]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_2_1.v:2255]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_2_1.v:2256]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_2_1.v:3775]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_2_1.v:274]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_2_1.v:1294]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_2_1.v:1295]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_2_1.v:1296]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e does not have driver. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_2_1.v:1297]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/synth/vcu_trd_zynq_ultra_ps_e_0_1.v:851]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'vcu_trd_zynq_ultra_ps_e_0_1' requires 243 connections, but only 241 given [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/synth/vcu_trd.v:2349]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[5]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[4]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc_in[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e has unconnected port test_adc2_in[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2206.562 ; gain = 531.562 ; free physical = 17095 ; free virtual = 30086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_aclk to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_resetn to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[31] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[30] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[29] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[28] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[27] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[26] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[25] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[24] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[23] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[22] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[21] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[20] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[19] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[18] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[17] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[16] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[15] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[14] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[13] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[12] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[11] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[10] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[9] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[8] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[7] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[6] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[5] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[4] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[3] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[2] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[1] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awaddr[0] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_awvalid to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[31] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[30] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[29] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[28] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[27] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[26] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[25] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[24] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[23] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[22] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[21] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[20] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[19] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[18] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[17] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[16] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[15] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[14] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[13] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[12] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[11] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[10] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[9] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[8] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[7] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[6] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[5] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[4] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[3] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[2] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[1] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wdata[0] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_wvalid to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_bready to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[31] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[30] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[29] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[28] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[27] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[26] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[25] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[24] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[23] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[22] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[21] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[20] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[19] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[18] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[17] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[16] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[15] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[14] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[13] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[12] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[11] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[10] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[9] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[8] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[7] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[6] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[5] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[4] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[3] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[2] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Synth 8-3295] tying undriven pin vcu_trd_gig_ethernet_pcs_pma_0_1_core:s_axi_araddr[1] to constant 0 [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v:291]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 2206.562 ; gain = 531.562 ; free physical = 17138 ; free virtual = 30141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 2206.562 ; gain = 531.562 ; free physical = 17138 ; free virtual = 30141
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_0_1/vcu_trd_proc_sys_reset_vcu_0_1_board.xdc] for cell 'vcu_trd_i/proc_sys_reset_vcu_0/U0'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_0_1/vcu_trd_proc_sys_reset_vcu_0_1_board.xdc] for cell 'vcu_trd_i/proc_sys_reset_vcu_0/U0'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_0_1/vcu_trd_proc_sys_reset_vcu_0_1.xdc] for cell 'vcu_trd_i/proc_sys_reset_vcu_0/U0'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_0_1/vcu_trd_proc_sys_reset_vcu_0_1.xdc] for cell 'vcu_trd_i/proc_sys_reset_vcu_0/U0'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_1_1/vcu_trd_proc_sys_reset_vcu_1_1_board.xdc] for cell 'vcu_trd_i/proc_sys_reset_vcu_1/U0'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_1_1/vcu_trd_proc_sys_reset_vcu_1_1_board.xdc] for cell 'vcu_trd_i/proc_sys_reset_vcu_1/U0'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_1_1/vcu_trd_proc_sys_reset_vcu_1_1.xdc] for cell 'vcu_trd_i/proc_sys_reset_vcu_1/U0'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_proc_sys_reset_vcu_1_1/vcu_trd_proc_sys_reset_vcu_1_1.xdc] for cell 'vcu_trd_i/proc_sys_reset_vcu_1/U0'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_board.xdc] for cell 'vcu_trd_i/vcu_clk_wiz0/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_board.xdc] for cell 'vcu_trd_i/vcu_clk_wiz0/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1.xdc] for cell 'vcu_trd_i/vcu_clk_wiz0/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1.xdc] for cell 'vcu_trd_i/vcu_clk_wiz0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/vcu_trd_zynq_ultra_ps_e_0_1.xdc] for cell 'vcu_trd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/vcu_trd_zynq_ultra_ps_e_0_1.xdc] for cell 'vcu_trd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt.xdc] for cell 'vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt.xdc] for cell 'vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/vcu_trd_gig_ethernet_pcs_pma_0_1_board.xdc] for cell 'vcu_trd_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/vcu_trd_gig_ethernet_pcs_pma_0_1_board.xdc] for cell 'vcu_trd_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_clocks.xdc] for cell 'vcu_trd_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_clocks.xdc] for cell 'vcu_trd_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1_board.xdc] for cell 'vcu_trd_i/clk_wiz/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1_board.xdc] for cell 'vcu_trd_i/clk_wiz/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1.xdc] for cell 'vcu_trd_i/clk_wiz/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1.xdc] for cell 'vcu_trd_i/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_1/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1.xdc] for cell 'vcu_trd_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1.xdc] for cell 'vcu_trd_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_2/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_2/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1.xdc] for cell 'vcu_trd_i/clk_wiz_2/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1.xdc] for cell 'vcu_trd_i/clk_wiz_2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_3/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_3/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1.xdc] for cell 'vcu_trd_i/clk_wiz_3/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1.xdc] for cell 'vcu_trd_i/clk_wiz_3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_4/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_4/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1.xdc] for cell 'vcu_trd_i/clk_wiz_4/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1.xdc] for cell 'vcu_trd_i/clk_wiz_4/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1_board.xdc] for cell 'vcu_trd_i/clk_wiz_0/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1.xdc] for cell 'vcu_trd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1.xdc] for cell 'vcu_trd_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'PL_LED1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED5'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED6'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED7'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED8'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED5'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED6'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED7'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED8'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PB1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PB2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PB3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PB4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PB1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PB2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PB3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PB4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW5'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW6'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW7'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW8'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW5'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW6'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW7'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW8'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D0'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D5'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D6'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D7'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D0'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D5'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D6'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D7'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D0'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D5'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D6'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD1_D7'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D0'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D1'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D2'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D3'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D4'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D5'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D6'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PLPMOD2_D7'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_IN_D0N'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_IN_D0P'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_IN_D1N'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_IN_D1P'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_IN_D2N'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_IN_D2P'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_IN_CLKN'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_IN_CLKP'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_OE'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_SCL_SRC'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_SDA_SRC'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_SCL_CTL'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U9_SDA_CTL'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U8_CEC_A'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U8_HPD_A'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J12_D0N'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J12_D0P'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J12_D1N'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J12_D1P'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J12_D2N'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J12_D2P'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J12_CLKN'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J12_CLKP'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_PWR_DET'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_HPD'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U11_CEC_A'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U11_SCL_A'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'U11_SDA_A'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:128]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc]
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/constraints/vcu.xdc] for cell 'vcu_trd_i/vcu_0/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_0_1/constraints/vcu.xdc] for cell 'vcu_trd_i/vcu_0/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_enc0_reg_slice_1/vcu_trd_vcu_enc0_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_enc0_reg_slice/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_enc0_reg_slice_1/vcu_trd_vcu_enc0_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_enc0_reg_slice/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_enc1_reg_slice_1/vcu_trd_vcu_enc1_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_enc1_reg_slice/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_enc1_reg_slice_1/vcu_trd_vcu_enc1_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_enc1_reg_slice/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_dec0_reg_slice_1/vcu_trd_vcu_dec0_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_dec0_reg_slice/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_dec0_reg_slice_1/vcu_trd_vcu_dec0_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_dec0_reg_slice/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_dec1_reg_slice_1/vcu_trd_vcu_dec1_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_dec1_reg_slice/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_dec1_reg_slice_1/vcu_trd_vcu_dec1_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_dec1_reg_slice/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_mcu_reg_slice_1/vcu_trd_vcu_mcu_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_mcu_reg_slice/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_mcu_reg_slice_1/vcu_trd_vcu_mcu_reg_slice_1_clocks.xdc] for cell 'vcu_trd_i/vcu_mcu_reg_slice/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.xdc] for cell 'vcu_trd_i/gig_ethernet_pcs_pma_0/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_pins -hier -filter { name =~ */transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/rxoutclk_out* }]'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.xdc:15]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins {vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/rxoutclk_out[0]}]]'. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.xdc] for cell 'vcu_trd_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_0/bd_22f3_v_smpte_uhdsdi_rx_0_clock.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_0/bd_22f3_v_smpte_uhdsdi_rx_0_clock.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_0/bd_22f3_v_smpte_uhdsdi_rx_0_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_2/bd_22f3_v_vid_in_axi4s_0_clocks.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_2/bd_22f3_v_vid_in_axi4s_0_clocks.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_1/bd_82d8_v_smpte_uhdsdi_tx_0_clock.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_1/bd_82d8_v_smpte_uhdsdi_tx_0_clock.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_1/bd_82d8_v_smpte_uhdsdi_tx_0_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_3/bd_82d8_v_axi4s_vid_out_0_clocks.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_3/bd_82d8_v_axi4s_vid_out_0_clocks.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst'
Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_4/bd_82d8_v_tc_0_clocks.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0'
Finished Parsing XDC File [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_4/bd_82d8_v_tc_0_clocks.xdc] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_4/bd_82d8_v_tc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vcu_trd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vcu_trd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 211 instances were transformed.
  BUFG => BUFGCE: 8 instances
  FD => FDRE: 114 instances
  FDP => FDPE: 36 instances
  FDR => FDRE: 24 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2801.992 ; gain = 0.000 ; free physical = 15939 ; free virtual = 28945
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:27 . Memory (MB): peak = 2801.992 ; gain = 1126.992 ; free physical = 16165 ; free virtual = 29171
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp.vhd:418]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000010000 |                             0000
          wait_for_start |                      00001000000 |                             0001
                opcode_1 |                      00000001000 |                             0010
                opcode_2 |                      00000000001 |                             0011
                ld_phyad |                      00000000010 |                             0100
                ld_regad |                      00000000100 |                             0101
                    ta_1 |                      10000000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      00000100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
ST_BUFFBYPASS_RX_DEASSERT_RXDLYSRESET |                               01 |                               01
ST_BUFFBYPASS_RX_WAIT_RXSYNCDONE |                               10 |                               10
   ST_BUFFBYPASS_RX_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_4_gtwiz_buffbypass_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_4_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_4_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_4_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                  iSTATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM fifo_ram_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              C_START_W0 |                               00 |                               00
              C_START_W1 |                               01 |                               01
              C_START_W2 |                               10 |                               10
             C_START_XYZ |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_state_reg' using encoding 'sequential' in module 'v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_START |                      00000000001 |                             0000
              STATE_ADF2 |                      00000000010 |                             0001
              STATE_ADF3 |                      00000000100 |                             0010
               STATE_DID |                      00000001000 |                             0011
              STATE_SDID |                      00000010000 |                             0100
                STATE_DC |                      00000100000 |                             0101
              STATE_UDW0 |                      00001000000 |                             0110
              STATE_UDW1 |                      00010000000 |                             0111
              STATE_UDW2 |                      00100000000 |                             1000
              STATE_UDW3 |                      01000000000 |                             1001
                STATE_CS |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ACQ0 |                             0000 |                             0000
                    ACQ1 |                             0001 |                             0001
                    ACQ2 |                             0010 |                             0010
                    ACQ3 |                             0011 |                             0011
                    ACQ4 |                             0100 |                             0100
                    ACQ5 |                             0101 |                             0101
                    ACQ6 |                             0110 |                             0110
                    LCK0 |                             0111 |                             1000
                    LCK1 |                             1000 |                             1001
                    ERR0 |                             1001 |                             1100
                    LCK2 |                             1010 |                             1010
                    LCK3 |                             1011 |                             1011
                    ERR1 |                             1100 |                             1101
                    ERR2 |                             1101 |                             1110
                    ACQ7 |                             1110 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  UNLOCK |                    0000000000001 |                             0110
                  HSYNC1 |                    0000000000010 |                             0001
                  FSYNC1 |                    0000000000100 |                             0011
                  FSYNC2 |                    0000000001000 |                             0100
                  FSYNC3 |                    0000000010000 |                             0101
                    LOCK |                    0000000100000 |                             0000
                 SWITCH1 |                    0000001000000 |                             0111
                 SWITCH5 |                    0000010000000 |                             1011
                 SWITCH6 |                    0000100000000 |                             1100
                 SWITCH2 |                    0001000000000 |                             1000
                 SWITCH3 |                    0010000000000 |                             1001
                 SWITCH4 |                    0100000000000 |                             1010
                  HSYNC2 |                    1000000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |      000000000000000000000000001 |                            00000
                  S_ADF1 |      000000000000000000000000010 |                            00001
                  S_ADF2 |      000000000000000000000000100 |                            00010
                  S_ADF3 |      000000000000000000000001000 |                            00011
                   S_DID |      000000000000000000000010000 |                            00100
                   S_DBN |      000000000000000000000100000 |                            00101
                    S_DC |      000000000000000000001000000 |                            00110
                   S_AP1 |      000000000000000000010000000 |                            00111
                   S_AP2 |      000000000000000000100000000 |                            01000
                   S_AP3 |      000000000000000001000000000 |                            01001
                   S_FF1 |      000000000000000010000000000 |                            01010
                   S_FF2 |      000000000000000100000000000 |                            01011
                   S_FF3 |      000000000000001000000000000 |                            01100
                S_ANCFLG |      000000000000010000000000000 |                            01101
                 S_APFLG |      000000000000100000000000000 |                            01110
                 S_FFFLG |      000000000001000000000000000 |                            01111
                  S_RSV1 |      000000000010000000000000000 |                            10000
                  S_RSV2 |      000000000100000000000000000 |                            10001
                  S_RSV3 |      000000001000000000000000000 |                            10010
                  S_RSV4 |      000000010000000000000000000 |                            10011
                  S_RSV5 |      000000100000000000000000000 |                            10100
                  S_RSV6 |      000001000000000000000000000 |                            10101
                  S_RSV7 |      000010000000000000000000000 |                            10110
                   S_CHK |      000100000000000000000000000 |                            10111
                  S_ERRC |      001000000000000000000000000 |                            11010
                  S_ERRF |      010000000000000000000000000 |                            11001
                  S_ERRM |      100000000000000000000000000 |                            11000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'v_smpte_uhdsdi_rx_v1_0_0_edh_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |                     000000000001 |                             0000
                  S_ADF1 |                     000000000010 |                             0001
                  S_ADF2 |                     000000000100 |                             0010
                  S_ADF3 |                     000000001000 |                             0011
                   S_DID |                     000000010000 |                             0100
                   S_DBN |                     000000100000 |                             0101
                    S_DC |                     000001000000 |                             0110
                   S_UDW |                     000010000000 |                             0111
                   S_CHK |                     000100000000 |                             1000
                  S_EDH1 |                     001000000000 |                             1001
                  S_EDH2 |                     010000000000 |                             1010
                  S_EDH3 |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'v_smpte_uhdsdi_rx_v1_0_0_edh_anc_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |                            00000 |                            00000
                  S_ADF1 |                            00001 |                            00001
                  S_ADF2 |                            00010 |                            00010
                  S_ADF3 |                            00011 |                            00011
                   S_DID |                            00100 |                            00100
                   S_DBN |                            00101 |                            00101
                    S_DC |                            00110 |                            00110
                   S_AP1 |                            00111 |                            00111
                   S_AP2 |                            01000 |                            01000
                   S_AP3 |                            01001 |                            01001
                   S_FF1 |                            01010 |                            01010
                   S_FF2 |                            01011 |                            01011
                   S_FF3 |                            01100 |                            01100
                S_ANCFLG |                            01101 |                            01101
                 S_APFLG |                            01110 |                            01110
                 S_FFFLG |                            01111 |                            01111
                  S_RSV1 |                            10000 |                            10000
                  S_RSV2 |                            10001 |                            10001
                  S_RSV3 |                            10010 |                            10010
                  S_RSV4 |                            10011 |                            10011
                  S_RSV5 |                            10100 |                            10100
                  S_RSV6 |                            10101 |                            10101
                  S_RSV7 |                            10110 |                            10110
                   S_CHK |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'v_smpte_uhdsdi_rx_v1_0_0_edh_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  UNLOCK |                              000 |                              000
                    ERR1 |                              001 |                              100
                    ERR2 |                              010 |                              101
                  CHANGE |                              011 |                              110
                   LOCK1 |                              100 |                              001
                   LOCK2 |                              101 |                              010
                   LOCK3 |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'v_smpte_uhdsdi_rx_v1_0_0_autorate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0001 |                             0000
     C_SYNC_CALN_SOF_VTG |                             1000 |                             0001
    C_SYNC_CALN_SOF_FIFO |                             0100 |                             0010
      C_SYNC_FALN_ACTIVE |                             0010 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0000 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0011 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             1001 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             1010 |                             0110
        C_SYNC_FALN_LOCK |                             1011 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1100 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             0111 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             0110 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             0101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_9_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_WAIT | 00000000000000000000000000000000001 |                           000000
              STATE_ADF0 | 00000000000000000000000000000000010 |                           000001
              STATE_ADF1 | 00000000000000000000000000000000100 |                           000010
              STATE_ADF2 | 00000000000000000000000000000001000 |                           000011
               STATE_DID | 00000000000000000000000000000010000 |                           000100
              STATE_SDID | 00000000000000000000000000000100000 |                           000101
                STATE_DC | 00000000000000000000000000001000000 |                           000110
                STATE_B0 | 00000000000000000000000000010000000 |                           000111
                STATE_B1 | 00000000000000000000000000100000000 |                           001000
                STATE_B2 | 00000000000000000000000001000000000 |                           001001
                STATE_B3 | 00000000000000000000000010000000000 |                           001010
              STATE_DID2 | 00000000000000000000000100000000000 |                           001100
             STATE_SDID2 | 00000000000000000000001000000000000 |                           001101
               STATE_DC2 | 00000000000000000000010000000000000 |                           001110
               STATE_UDW | 00000000000000000000100000000000000 |                           001111
               STATE_CS2 | 00000000000000000001000000000000000 |                           010000
          STATE_INS_ADF0 | 00000000000000000010000000000000000 |                           010001
          STATE_INS_ADF1 | 00000000000000000100000000000000000 |                           010010
          STATE_INS_ADF2 | 00000000000000001000000000000000000 |                           010011
           STATE_INS_DID | 00000000000000010000000000000000000 |                           010100
          STATE_INS_SDID | 00000000000000100000000000000000000 |                           010101
            STATE_INS_DC | 00000000000001000000000000000000000 |                           010110
            STATE_INS_B0 | 00000000000010000000000000000000000 |                           010111
            STATE_INS_B1 | 00000000000100000000000000000000000 |                           011000
            STATE_INS_B2 | 00000000001000000000000000000000000 |                           011001
            STATE_INS_B3 | 00000000010000000000000000000000000 |                           011010
                STATE_CS | 00000000100000000000000000000000000 |                           001011
            STATE_ADF0_X | 00000001000000000000000000000000000 |                           011011
            STATE_ADF1_X | 00000010000000000000000000000000000 |                           011100
            STATE_ADF2_X | 00000100000000000000000000000000000 |                           011101
             STATE_DID_X | 00001000000000000000000000000000000 |                           011110
            STATE_SDID_X | 00010000000000000000000000000000000 |                           011111
              STATE_DC_X | 00100000000000000000000000000000000 |                           100000
             STATE_UDW_X | 01000000000000000000000000000000000 |                           100001
              STATE_CS_X | 10000000000000000000000000000000000 |                           100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ACQ0 |                             0000 |                             0000
                    ACQ1 |                             0001 |                             0001
                    ACQ2 |                             0010 |                             0010
                    ACQ3 |                             0011 |                             0011
                    ACQ4 |                             0100 |                             0100
                    ACQ5 |                             0101 |                             0101
                    ACQ6 |                             0110 |                             0110
                    LCK0 |                             0111 |                             1000
                    LCK1 |                             1000 |                             1001
                    ERR0 |                             1001 |                             1100
                    LCK2 |                             1010 |                             1010
                    LCK3 |                             1011 |                             1011
                    ERR1 |                             1100 |                             1101
                    ERR2 |                             1101 |                             1110
                    ACQ7 |                             1110 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'v_smpte_uhdsdi_tx_v1_0_0_edh_autodetect'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  UNLOCK |                    0000000000001 |                             0110
                  HSYNC1 |                    0000000000010 |                             0001
                  FSYNC1 |                    0000000000100 |                             0011
                  FSYNC2 |                    0000000001000 |                             0100
                  FSYNC3 |                    0000000010000 |                             0101
                    LOCK |                    0000000100000 |                             0000
                 SWITCH1 |                    0000001000000 |                             0111
                 SWITCH5 |                    0000010000000 |                             1011
                 SWITCH6 |                    0000100000000 |                             1100
                 SWITCH2 |                    0001000000000 |                             1000
                 SWITCH3 |                    0010000000000 |                             1001
                 SWITCH4 |                    0100000000000 |                             1010
                  HSYNC2 |                    1000000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'v_smpte_uhdsdi_tx_v1_0_0_edh_fly_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |      000000000000000000000000001 |                            00000
                  S_ADF1 |      000000000000000000000000010 |                            00001
                  S_ADF2 |      000000000000000000000000100 |                            00010
                  S_ADF3 |      000000000000000000000001000 |                            00011
                   S_DID |      000000000000000000000010000 |                            00100
                   S_DBN |      000000000000000000000100000 |                            00101
                    S_DC |      000000000000000000001000000 |                            00110
                   S_AP1 |      000000000000000000010000000 |                            00111
                   S_AP2 |      000000000000000000100000000 |                            01000
                   S_AP3 |      000000000000000001000000000 |                            01001
                   S_FF1 |      000000000000000010000000000 |                            01010
                   S_FF2 |      000000000000000100000000000 |                            01011
                   S_FF3 |      000000000000001000000000000 |                            01100
                S_ANCFLG |      000000000000010000000000000 |                            01101
                 S_APFLG |      000000000000100000000000000 |                            01110
                 S_FFFLG |      000000000001000000000000000 |                            01111
                  S_RSV1 |      000000000010000000000000000 |                            10000
                  S_RSV2 |      000000000100000000000000000 |                            10001
                  S_RSV3 |      000000001000000000000000000 |                            10010
                  S_RSV4 |      000000010000000000000000000 |                            10011
                  S_RSV5 |      000000100000000000000000000 |                            10100
                  S_RSV6 |      000001000000000000000000000 |                            10101
                  S_RSV7 |      000010000000000000000000000 |                            10110
                   S_CHK |      000100000000000000000000000 |                            10111
                  S_ERRC |      001000000000000000000000000 |                            11010
                  S_ERRF |      010000000000000000000000000 |                            11001
                  S_ERRM |      100000000000000000000000000 |                            11000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'v_smpte_uhdsdi_tx_v1_0_0_edh_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |                     000000000001 |                             0000
                  S_ADF1 |                     000000000010 |                             0001
                  S_ADF2 |                     000000000100 |                             0010
                  S_ADF3 |                     000000001000 |                             0011
                   S_DID |                     000000010000 |                             0100
                   S_DBN |                     000000100000 |                             0101
                    S_DC |                     000001000000 |                             0110
                   S_UDW |                     000010000000 |                             0111
                   S_CHK |                     000100000000 |                             1000
                  S_EDH1 |                     001000000000 |                             1001
                  S_EDH2 |                     010000000000 |                             1010
                  S_EDH3 |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'v_smpte_uhdsdi_tx_v1_0_0_edh_anc_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |                            00000 |                            00000
                  S_ADF1 |                            00001 |                            00001
                  S_ADF2 |                            00010 |                            00010
                  S_ADF3 |                            00011 |                            00011
                   S_DID |                            00100 |                            00100
                   S_DBN |                            00101 |                            00101
                    S_DC |                            00110 |                            00110
                   S_AP1 |                            00111 |                            00111
                   S_AP2 |                            01000 |                            01000
                   S_AP3 |                            01001 |                            01001
                   S_FF1 |                            01010 |                            01010
                   S_FF2 |                            01011 |                            01011
                   S_FF3 |                            01100 |                            01100
                S_ANCFLG |                            01101 |                            01101
                 S_APFLG |                            01110 |                            01110
                 S_FFFLG |                            01111 |                            01111
                  S_RSV1 |                            10000 |                            10000
                  S_RSV2 |                            10001 |                            10001
                  S_RSV3 |                            10010 |                            10010
                  S_RSV4 |                            10011 |                            10011
                  S_RSV5 |                            10100 |                            10100
                  S_RSV6 |                            10101 |                            10101
                  S_RSV7 |                            10110 |                            10110
                   S_CHK |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'v_smpte_uhdsdi_tx_v1_0_0_edh_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  C_IDLE |                             0000 |                             0000
                C_EAV_W0 |                             0001 |                             0001
                C_EAV_W1 |                             0010 |                             0010
                C_EAV_W2 |                             0011 |                             0011
                C_EAV_W3 |                             0100 |                             0100
                 C_LN_W0 |                             0101 |                             0101
                 C_LN_W1 |                             0110 |                             0110
                C_CRC_W0 |                             0111 |                             0111
                C_CRC_W1 |                             1000 |                             1000
                C_HBLANK |                             1001 |                             1001
                C_SAV_W0 |                             1010 |                             1010
                C_SAV_W1 |                             1011 |                             1011
                C_SAV_W2 |                             1100 |                             1100
                C_SAV_W3 |                             1101 |                             1101
                C_VBLANK |                             1110 |                             1110
                C_ACTIVE |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_state_reg' using encoding 'sequential' in module 'v_vid_sdi_tx_bridge_v2_0_0_12g_embedder'
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM 'gen_wr_a.gen_word_narrow.mem_reg'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM gen_wr_a.gen_word_narrow.mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM gen_wr_a.gen_word_narrow.mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM gen_wr_a.gen_word_narrow.mem_reg is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM gen_wr_a.gen_word_narrow.mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 1 for RAM gen_wr_a.gen_word_narrow.mem_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE5 |                              000 |                             0000
                 iSTATE5 |                              000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'vcu_v1_1_1_registers'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'vcu_trd_vcu_clk_wiz0_1_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:52 . Memory (MB): peak = 2801.992 ; gain = 1126.992 ; free physical = 12937 ; free virtual = 25952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |vcu_trd_clk_wiz_1_clk_wiz__GC0             |           1|         2|
|2     |vcu_trd_clk_wiz_0_1_clk_wiz__GC0           |           1|         2|
|3     |vcu_trd_clk_wiz_1_1_clk_wiz__GC0           |           1|         2|
|4     |vcu_trd_clk_wiz_2_1_clk_wiz__GC0           |           1|         2|
|5     |vcu_trd_clk_wiz_3_1_clk_wiz__GC0           |           1|         2|
|6     |vcu_trd_clk_wiz_4_1_clk_wiz__GC0           |           1|         2|
|7     |vcu_trd_vcu_clk_wiz0_1_clk_wiz__GC0        |           1|         3|
|8     |case__1826__GD                             |           1|    106488|
|9     |vcu_trd_vcu_clk_wiz0_1_mmcm_drp__GB1       |           1|     13789|
|10    |vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp__GC0    |           1|      3709|
|11    |vcu_trd_vcu_clk_wiz0_1_axi_clk_config__GC0 |           1|       282|
|12    |vcu_trd_v_smpte_uhdsdi_tx_ss_0_0           |           1|     34998|
|13    |vcu_trd__GCB1                              |           1|     19482|
|14    |vcu_trd__GCB2                              |           1|     35366|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 13    
	   3 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 27    
	   4 Input     11 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 10    
	   3 Input     11 Bit       Adders := 4     
	   4 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 24    
	   2 Input      8 Bit       Adders := 14    
	   4 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 15    
	   2 Input      6 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 7     
	   4 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 12    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 4     
	   2 Input     10 Bit         XORs := 4     
	   2 Input      2 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 715   
	   3 Input      1 Bit         XORs := 405   
	   4 Input      1 Bit         XORs := 10    
	   8 Input      1 Bit         XORs := 6     
+---XORs : 
	                8 Bit    Wide XORs := 8     
+---Registers : 
	              320 Bit    Registers := 4     
	              288 Bit    Registers := 6     
	              145 Bit    Registers := 8     
	              135 Bit    Registers := 8     
	              100 Bit    Registers := 4     
	               85 Bit    Registers := 4     
	               83 Bit    Registers := 4     
	               80 Bit    Registers := 11    
	               77 Bit    Registers := 8     
	               76 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               63 Bit    Registers := 4     
	               60 Bit    Registers := 4     
	               51 Bit    Registers := 2     
	               49 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               45 Bit    Registers := 4     
	               40 Bit    Registers := 23    
	               39 Bit    Registers := 26    
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 7     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 226   
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 4     
	               20 Bit    Registers := 37    
	               18 Bit    Registers := 52    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 52    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 31    
	               12 Bit    Registers := 56    
	               11 Bit    Registers := 72    
	               10 Bit    Registers := 311   
	                9 Bit    Registers := 27    
	                8 Bit    Registers := 113   
	                7 Bit    Registers := 30    
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 87    
	                3 Bit    Registers := 137   
	                2 Bit    Registers := 91    
	                1 Bit    Registers := 1680  
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---RAMs : 
	           20160K Bit         RAMs := 1     
	            2240K Bit         RAMs := 1     
	             166K Bit         RAMs := 1     
	             160K Bit         RAMs := 1     
	              92K Bit         RAMs := 1     
	              83K Bit         RAMs := 2     
	              63K Bit         RAMs := 2     
	              48K Bit         RAMs := 1     
	              46K Bit         RAMs := 1     
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 8     
	   2 Input    135 Bit        Muxes := 8     
	   2 Input     85 Bit        Muxes := 4     
	   2 Input     80 Bit        Muxes := 2     
	   3 Input     80 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 2     
	   2 Input     49 Bit        Muxes := 1     
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 25    
	   4 Input     40 Bit        Muxes := 2     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input     39 Bit        Muxes := 6     
	   2 Input     39 Bit        Muxes := 6     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	  35 Input     35 Bit        Muxes := 8     
	   2 Input     35 Bit        Muxes := 104   
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 98    
	  16 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   4 Input     29 Bit        Muxes := 10    
	   4 Input     28 Bit        Muxes := 17    
	   2 Input     28 Bit        Muxes := 1     
	  27 Input     27 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 11    
	   3 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 11    
	   2 Input     17 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 6     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 25    
	   3 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 52    
	   4 Input     13 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 56    
	   6 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 63    
	  11 Input     11 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 214   
	   8 Input     10 Bit        Muxes := 11    
	   4 Input     10 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 12    
	  24 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 9     
	  16 Input     10 Bit        Muxes := 8     
	   7 Input     10 Bit        Muxes := 8     
	   3 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 16    
	   4 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 30    
	   4 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	  10 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 35    
	  10 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 30    
	  24 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 86    
	  19 Input      4 Bit        Muxes := 8     
	  32 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 57    
	   4 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 9     
	  11 Input      3 Bit        Muxes := 8     
	  20 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 126   
	   4 Input      2 Bit        Muxes := 23    
	  19 Input      2 Bit        Muxes := 8     
	  14 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 792   
	   5 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 29    
	  15 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 27    
	  24 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 29    
	  33 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_crossbar_v2_1_18_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_decerr_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_18_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_splitter__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
+---RAMs : 
	              63K Bit         RAMs := 1     
Module xpm_cdc_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 7     
Module xpm_fifo_reg_vec__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_sync_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module v_axi4s_vid_out_v4_0_9_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module v_axi4s_vid_out_v4_0_9_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module v_smpte_uhdsdi_tx_v1_0_0_s00_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	  15 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_trsgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_ln__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_crc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_trsgen__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_ln__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_crc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_trsgen__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_ln__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_crc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_trsgen__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_ln__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_crc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_trsgen__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_ln__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_crc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_trsgen__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_ln__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_crc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_trs_detect 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
Module v_smpte_uhdsdi_tx_v1_0_0_edh_autodetect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 9     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_horz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_vert 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_field 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_crc16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_crc16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_crc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	  27 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_loc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_anc_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  24 Input     10 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_flags 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_errcnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_edh_processor 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_trsgen__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_ln__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_crc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_channel__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_trsgen 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_ln 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_crc2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_insert_crc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_channel 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_syncbit_insert 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 8     
Module v_smpte_uhdsdi_tx_v1_0_0_mux 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_scrambler__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_scrambler__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_scrambler__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_encoder 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_bitrep_20b 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_output 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_map_pulse__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized4__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module video_clock_cross 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 3     
Module video_clock_cross__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
Module mux_tree 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 24    
	                7 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
Module mux_tree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
Module video_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 69    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     29 Bit        Muxes := 10    
	   4 Input     28 Bit        Muxes := 17    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module tc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 26    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 23    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 57    
Module tc_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module v_tc 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_3g_converter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_3g_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	                1 Bit    Registers := 21    
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_3g_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	                1 Bit    Registers := 21    
+---RAMs : 
	              48K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_3g_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 14    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module v_vid_sdi_tx_bridge_v2_0_0_3g_embeddder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module v_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module v_vid_sdi_tx_bridge_v2_0_0_12g_converter 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_12g_clamp 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_12g_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             160K Bit         RAMs := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_12g_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               83 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              83K Bit         RAMs := 1     
Module v_vid_sdi_tx_bridge_v2_0_0_12g_formatter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               83 Bit    Registers := 1     
	               80 Bit    Registers := 2     
	               20 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 6     
Module v_vid_sdi_tx_bridge_v2_0_0_12g_embedder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	              100 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	  16 Input     10 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 9     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module v_vid_sdi_tx_bridge_v2_0_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_mmcm_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 26    
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   3 Input     39 Bit        Muxes := 6     
	   2 Input     39 Bit        Muxes := 6     
	   3 Input     27 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 27    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 36    
Module vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   5 Input      1 Bit        Muxes := 37    
Module vcu_trd_vcu_clk_wiz0_1_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_vcu_clk_wiz0_1_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module vcu_trd_vcu_clk_wiz0_1_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module vcu_trd_vcu_clk_wiz0_1_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module vcu_trd_vcu_clk_wiz0_1_axi_clk_config 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              135 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    135 Bit        Muxes := 2     
Module zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---RAMs : 
	           20160K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---RAMs : 
	            2240K Bit         RAMs := 1     
Module vcu_v1_1_1_registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  14 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
Module vcu_v1_1_1_vcu 
Detailed RTL Component Info : 
+---Registers : 
	              320 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_arbiter_sasd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_18_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_17_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_18_crossbar_sasd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	              135 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    135 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	              135 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    135 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              135 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    135 Bit        Muxes := 2     
Module v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 16    
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module v_sdi_rx_vid_bridge_v2_0_0_3g_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               23 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	                1 Bit    Registers := 21    
+---RAMs : 
	              46K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v_sdi_rx_vid_bridge_v2_0_0_3g_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               23 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	                1 Bit    Registers := 21    
+---RAMs : 
	              92K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v_sdi_rx_vid_bridge_v2_0_0_3g_formatter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 5     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module v_sdi_rx_vid_bridge_v2_0_0_3g_converter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 20    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module v_sdi_rx_vid_bridge_v2_0_0_12g_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               83 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              83K Bit         RAMs := 1     
Module v_sdi_rx_vid_bridge_v2_0_0_12g_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               83 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             166K Bit         RAMs := 1     
Module v_sdi_rx_vid_bridge_v2_0_0_12g_formatter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module v_sdi_rx_vid_bridge_v2_0_0_12g_converter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module v_sdi_rx_vid_bridge_v2_0_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_s00_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 44    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   9 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_map_pulse__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_map_pulse__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_map_pulse__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_map_pulse 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_trs_restore 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 8     
Module v_smpte_uhdsdi_rx_v1_0_0_demux_4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_rx_v1_0_0_framer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 6     
	               70 Bit    Registers := 1     
	               40 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 2     
	   3 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
Module v_smpte_uhdsdi_rx_v1_0_0_to_demux 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_trs_detect 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
Module v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 9     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_horz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_vert 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_field 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_crc16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_crc16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_crc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	  27 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_loc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_anc_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  24 Input     10 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_flags 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_edh_processor 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module v_smpte_uhdsdi_rx_v1_0_0_autorate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module v_smpte_uhdsdi_rx_v1_0_0_transport_detect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_crc 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_rx_v1_0_0_rx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module v_smpte_uhdsdi_rx_v1_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module v_vid_in_axi4s_v4_0_8_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 3     
	                1 Bit    Registers := 16    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
+---RAMs : 
	              63K Bit         RAMs := 1     
Module xpm_cdc_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 7     
Module xpm_fifo_reg_vec__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module v_vid_in_axi4s_v4_0_8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_gig_ethernet_pcs_pma_0_1_clk_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module vcu_trd_gig_ethernet_pcs_pma_0_1_tx_rate_adapt 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vcu_trd_gig_ethernet_pcs_pma_0_1_rx_rate_adapt 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module MDIO_INTERFACE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module MANAGEMENT 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   3 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module SYNCHRONISE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module RX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module AUTO_NEG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 59    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module GPCS_PMA_GEN 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  15 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 2     
Module vcu_trd_gig_ethernet_pcs_pma_0_1_rx_elastic_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_gtwiz_buffbypass_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_gtwiz_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 26    
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_4_gte4_drp_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
Module vcu_trd_gig_ethernet_pcs_pma_0_1_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vcu_trd_gig_ethernet_pcs_pma_0_1_resets 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_axi_clk_config.vhd:425]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_active_high_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_axi_clk_config.vhd:425]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/i_0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vcu_trd_i/vcu_clk_wiz0/inst/i_0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[63][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[46][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[45][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[44][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[33][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[27][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[63][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[46][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram_reg[45][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[43][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[42][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[41][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[40][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[39][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[38][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[37][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[36][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[35][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[34][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[33][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[31][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[30][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[29][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[28][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[27][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[26][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[25][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[24][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[23][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[63][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[46][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[45][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[44][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[33][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[27][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[63][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[46][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram_reg[45][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[43][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[42][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[41][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[40][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[39][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[38][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[37][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[36][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[35][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[34][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[33][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[31][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[30][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[29][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[28][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[27][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[26][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[25][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[24][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[23][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[63][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[46][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[45][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[44][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[33][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[27][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[63][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[46][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram_reg[45][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[43][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[42][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[41][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[40][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[39][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[38][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_reg[37][18] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element link_a_fifo/empty_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:247]
WARNING: [Synth 8-6014] Unused sequential element link_a_fifo/ram_out_rd_error_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:255]
WARNING: [Synth 8-6014] Unused sequential element link_a_fifo/rd_error_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:248]
WARNING: [Synth 8-6014] Unused sequential element link_a_fifo/full_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:190]
WARNING: [Synth 8-6014] Unused sequential element link_a_fifo/wr_error_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:191]
WARNING: [Synth 8-6014] Unused sequential element link_a_fifo/ptr_diff_rd_dom_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:144]
WARNING: [Synth 8-6014] Unused sequential element link_a_fifo/ptr_diff_wr_dom_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:145]
WARNING: [Synth 8-6014] Unused sequential element link_b_fifo/empty_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:247]
WARNING: [Synth 8-6014] Unused sequential element link_b_fifo/ram_out_rd_error_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:255]
WARNING: [Synth 8-6014] Unused sequential element link_b_fifo/rd_error_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:248]
WARNING: [Synth 8-6014] Unused sequential element link_b_fifo/full_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:190]
WARNING: [Synth 8-6014] Unused sequential element link_b_fifo/wr_error_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/108c/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v:191]
WARNING: [Synth 8-6014] Unused sequential element inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:324]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.next_state_d1_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_d1_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.ge_fwft_d1_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element ST352/eav_timing_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_st352_pid_insert.v:370]
WARNING: [Synth 8-6014] Unused sequential element ST352/eav_out_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_st352_pid_insert.v:374]
WARNING: [Synth 8-6014] Unused sequential element ST352/sav_timing_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_st352_pid_insert.v:378]
WARNING: [Synth 8-6014] Unused sequential element ST352/sav_out_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_st352_pid_insert.v:382]
WARNING: [Synth 8-6014] Unused sequential element ST352/eav_timing_reg was removed.  [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_st352_pid_insert.v:370]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'SCRAM/scram_reg_reg' into 'SCRAM/nrzi_reg_reg' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/v_smpte_uhdsdi_tx_v1_0_encoder.v:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/data_out_reg' and it is trimmed from '32' to '21' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:120]
WARNING: [Synth 8-3936] Found unconnected internal register 'GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/data_int_reg' and it is trimmed from '32' to '21' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/data_out_reg' and it is trimmed from '32' to '7' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:120]
WARNING: [Synth 8-3936] Found unconnected internal register 'GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/data_int_reg' and it is trimmed from '32' to '7' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:104]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][28]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][27]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][26]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][25]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][24]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][23]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][22]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][21]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][20]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][19]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][18]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][17]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][16]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][12]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][11]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][10]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][6]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][5]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][4]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][3]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][2]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][1]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][0]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][28]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][27]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][26]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][25]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][24]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][23]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][22]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][21]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][20]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][19]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][18]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][17]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][16]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][12]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][11]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][10]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][9]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][8]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][7]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][6]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][30]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][29]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][15]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][14]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][13]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][31]) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][30]) is unused and will be removed from module video_ctrl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]' (FDR) to 'inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[15]' (FDRE) to 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[26]' (FDRE) to 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[27]' (FDRE) to 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[28]' (FDRE) to 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[29]' (FDRE) to 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[30]' (FDRE) to 'inst/v_axi4s_vid_out/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[0]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[1]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[2]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[3]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[11]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[23]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[24]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[25]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[26]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[27]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[28]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[29]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[30]' (FDC) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[1]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[2]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[3]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[9]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[10]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[11]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[12]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[13]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[14]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[15]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[16]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[17]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[18]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[19]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[20]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[21]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[22]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[23]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[24]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[25]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[26]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[27]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[28]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[29]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[30]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[1]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[2]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[3]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[9]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[10]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[11]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[12]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[13]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[14]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[15]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[16]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[17]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[18]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[19]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[20]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[21]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[22]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[23]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[24]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[25]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[26]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[27]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[28]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[29]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[30]' (FDE) to 'inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[0]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[1]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[2]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[3]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[4]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[5]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[6]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[7]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[8]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[9]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[10]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1active_start_reg[11]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[0]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[1]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[2]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[4]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[5]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[6]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[7]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[8]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[9]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[10]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[11]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1fp_start_reg[0]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1fp_start_reg[1]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1fp_start_reg[2]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1fp_start_reg[3]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1fp_start_reg[4]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1fp_start_reg[5]' (FDRE) to 'inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM 'gen_wr_a.gen_word_narrow.mem_reg'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM gen_wr_a.gen_word_narrow.mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM gen_wr_a.gen_word_narrow.mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM gen_wr_a.gen_word_narrow.mem_reg is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM gen_wr_a.gen_word_narrow.mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 1 for RAM gen_wr_a.gen_word_narrow.mem_reg
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM 'gen_wr_a.gen_word_narrow.mem_reg'.
INFO: [Synth 8-5813] UltraRAM gen_wr_a.gen_word_narrow.mem_reg: Pipeline stages found = 4; Recommended pipeline stages =11
INFO: [Synth 8-5816] Retiming module `partition_GROUP`
	Optimizing at the module level
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 0
	Total number of crtical paths = 0
	Numbers of forward move = 0, and backward move = 27


INFO: [Synth 8-5816] Retiming module `partition_GROUP' done


INFO: [Synth 8-5814] Pipeline result for URAM (gen_wr_a.gen_word_narrow.mem_reg): Matrix size= (3 cols x 8 rows) | Pipeline stages => ( available = 4, absorbed = 4 )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'DMUX2/mode_reg_reg[2:0]' into 'DMUX1/mode_reg_reg[2:0]' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:112]
INFO: [Synth 8-4471] merging register 'DMUX2/trs_reg_reg' into 'DMUX1/trs_reg_reg' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:111]
INFO: [Synth 8-4471] merging register 'WIDTH40.DMUX3/mode_reg_reg[2:0]' into 'DMUX1/mode_reg_reg[2:0]' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:112]
INFO: [Synth 8-4471] merging register 'WIDTH40.DMUX3/trs_reg_reg' into 'DMUX1/trs_reg_reg' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:111]
INFO: [Synth 8-4471] merging register 'WIDTH40.DMUX4/mode_reg_reg[2:0]' into 'DMUX1/mode_reg_reg[2:0]' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:112]
INFO: [Synth 8-4471] merging register 'WIDTH40.DMUX4/trs_reg_reg' into 'DMUX1/trs_reg_reg' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_demux_4.v:111]
INFO: [Synth 8-4471] merging register 'DEC/mode_reg_reg[2:0]' into 'DMUX1/mode_reg_reg[2:0]' [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/bbc9/hdl/v_smpte_uhdsdi_rx_v1_0_decoder.v:113]
WARNING: [Synth 8-6040] Register rom_address_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg' and it is trimmed from '32' to '19' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:120]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_axi4lite_sync.module_ctrl_axi2sys/data_int_reg' and it is trimmed from '32' to '19' bits. [/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/8b05/hdl/cross_clk_bus.vhd:104]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:25 . Memory (MB): peak = 2801.992 ; gain = 1126.992 ; free physical = 11401 ; free virtual = 24525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------------+------------+---------------+----------------+
|Module Name                               | RTL Object | Depth x Width | Implemented As | 
+------------------------------------------+------------+---------------+----------------+
|v_smpte_uhdsdi_rx_v1_0_0_transport_detect | rom_out    | 256x8         | LUT            | 
+------------------------------------------+------------+---------------+----------------+


Ultra RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                            | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+-------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|vcu_0/inst/\mem_combo_uram_10bps/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 K x 288            | W | R |                        |   |   | Port A           | 72      | 8x3          | 4                        | 4           | 
+-------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------+----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                          | RTL Object                       | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------+----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                                     | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 63(NO_CHANGE)     | W |   | 1 K x 63(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|v_vid_sdi_tx_bridge_v2_0_0_3g_fifo:                  | fifo_ram_reg                     | 2 K x 20(NO_CHANGE)     | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|v_vid_sdi_tx_bridge_v2_0_0_3g_fifo__parameterized0:  | fifo_ram_reg                     | 2 K x 24(NO_CHANGE)     | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|v_vid_sdi_tx_bridge_v2_0_0_12g_fifo:                 | mem_reg                          | 2 K x 80(READ_FIRST)    | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2             | 
|v_vid_sdi_tx_bridge_v2_0_0_12g_fifo__parameterized0: | mem_reg                          | 1 K x 83(READ_FIRST)    | W |   | 1 K x 83(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|xpm_memory_base__parameterized1:                     | gen_wr_a.gen_word_narrow.mem_reg | 128 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 65     |                 | 
|v_sdi_rx_vid_bridge_v2_0_0_3g_fifo:                  | fifo_ram_reg                     | 2 K x 23(NO_CHANGE)     | W |   | 2 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|v_sdi_rx_vid_bridge_v2_0_0_3g_fifo__parameterized0:  | fifo_ram_reg                     | 4 K x 23(NO_CHANGE)     | W |   | 4 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2               | 
|v_sdi_rx_vid_bridge_v2_0_0_12g_fifo:                 | mem_reg                          | 1 K x 83(READ_FIRST)    | W |   | 1 K x 83(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|v_sdi_rx_vid_bridge_v2_0_0_12g_fifo__parameterized0: | mem_reg                          | 2 K x 83(READ_FIRST)    | W |   | 2 K x 83(WRITE_FIRST)  |   | R | Port A and B     | 0      | 5      | 2,2             | 
|xpm_memory_base:                                     | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 63(NO_CHANGE)     | W |   | 1 K x 63(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+-----------------------------------------------------+----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+-----------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                 | RTL Object                                                      | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------+-----------------------------------------------------------------+----------------+----------------------+---------------+
|gig_ethernet_pcs_pma_0/inst | pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg | User Attribute | 64 x 36              | RAM64M8 x 6   | 
+----------------------------+-----------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_0/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_0/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_1/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_1/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_133/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_133/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_133/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_134/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_134/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/insti_134/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_0/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_0/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_1/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_1/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_115/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_115/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_115/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_116/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_116/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/insti_116/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |vcu_trd_clk_wiz_1_clk_wiz__GC0             |           1|         2|
|2     |vcu_trd_clk_wiz_0_1_clk_wiz__GC0           |           1|         2|
|3     |vcu_trd_clk_wiz_1_1_clk_wiz__GC0           |           1|         2|
|4     |vcu_trd_clk_wiz_2_1_clk_wiz__GC0           |           1|         2|
|5     |vcu_trd_clk_wiz_3_1_clk_wiz__GC0           |           1|         2|
|6     |vcu_trd_clk_wiz_4_1_clk_wiz__GC0           |           1|         2|
|7     |vcu_trd_vcu_clk_wiz0_1_clk_wiz__GC0        |           1|         3|
|8     |case__1826__GD                             |           1|       741|
|9     |vcu_trd_vcu_clk_wiz0_1_mmcm_drp__GB1       |           1|      1992|
|10    |vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp__GC0    |           1|      3068|
|11    |vcu_trd_vcu_clk_wiz0_1_axi_clk_config__GC0 |           1|       290|
|12    |vcu_trd_v_smpte_uhdsdi_tx_ss_0_0           |           1|     25680|
|13    |vcu_trd__GCB1                              |           1|     14148|
|14    |vcu_trd__GCB2                              |           1|     23781|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu_trd_i/vcu_clk_wiz0/inst/clk_in1' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu_trd_i/clk_wiz/inst/clk_in1' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu_trd_i/clk_wiz_1/inst/clk_in1' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu_trd_i/clk_wiz_2/inst/clk_in1' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu_trd_i/clk_wiz_3/inst/clk_in1' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu_trd_i/clk_wiz_4/inst/clk_in1' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vcu_trd_i/clk_wiz_0/inst/clk_in1' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:03:10 . Memory (MB): peak = 4370.594 ; gain = 2695.594 ; free physical = 9497 ; free virtual = 22723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg
INFO: [Synth 8-5556] The block RAM inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg
INFO: [Synth 8-5556] The block RAM inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:03:18 . Memory (MB): peak = 4482.602 ; gain = 2807.602 ; free physical = 9394 ; free virtual = 22627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                           | RTL Object                                                                                         | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                                                   | 1 K x 63(NO_CHANGE)     | W |   | 1 K x 63(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge                                                                                                                                             | inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg               | 2 K x 20(NO_CHANGE)     | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge                                                                                                                                             | inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg               | 2 K x 24(NO_CHANGE)     | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge                                                                                                                                             | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg | 2 K x 80(READ_FIRST)    | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2             | 
|vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge                                                                                                                                             | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg  | 1 K x 83(READ_FIRST)    | W |   | 1 K x 83(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                                                                      | gen_wr_a.gen_word_narrow.mem_reg                                                                   | 128 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 65     |                 | 
|vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge                                                                                                                                         | inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg               | 2 K x 23(NO_CHANGE)     | W |   | 2 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge                                                                                                                                         | inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg               | 4 K x 23(NO_CHANGE)     | W |   | 4 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2               | 
|vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge                                                                                                                                         | inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg | 1 K x 83(READ_FIRST)    | W |   | 1 K x 83(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge                                                                                                                                         | inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg  | 2 K x 83(READ_FIRST)    | W |   | 2 K x 83(WRITE_FIRST)  |   | R | Port A and B     | 0      | 5      | 2,2             | 
|vcu_trd_i/i_1/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                   | 1 K x 63(NO_CHANGE)     | W |   | 1 K x 63(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+----------------------------+-----------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                 | RTL Object                                                      | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------+-----------------------------------------------------------------+----------------+----------------------+---------------+
|gig_ethernet_pcs_pma_0/inst | pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg | User Attribute | 64 x 36              | RAM64M8 x 6   | 
+----------------------------+-----------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |vcu_trd_clk_wiz_1_clk_wiz__GC0             |           1|         2|
|2     |vcu_trd_clk_wiz_0_1_clk_wiz__GC0           |           1|         2|
|3     |vcu_trd_clk_wiz_1_1_clk_wiz__GC0           |           1|         2|
|4     |vcu_trd_clk_wiz_2_1_clk_wiz__GC0           |           1|         2|
|5     |vcu_trd_clk_wiz_3_1_clk_wiz__GC0           |           1|         2|
|6     |vcu_trd_clk_wiz_4_1_clk_wiz__GC0           |           1|         2|
|7     |vcu_trd_vcu_clk_wiz0_1_clk_wiz__GC0        |           1|         3|
|8     |case__1826__GD                             |           1|       557|
|9     |vcu_trd_vcu_clk_wiz0_1_mmcm_drp__GB1       |           1|      1992|
|10    |vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp__GC0    |           1|      3068|
|11    |vcu_trd_vcu_clk_wiz0_1_axi_clk_config__GC0 |           1|       290|
|12    |vcu_trd_v_smpte_uhdsdi_tx_ss_0_0           |           1|     25680|
|13    |vcu_trd__GCB1                              |           1|     14148|
|14    |vcu_trd__GCB2                              |           1|     23781|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:55 ; elapsed = 00:03:45 . Memory (MB): peak = 4520.273 ; gain = 2845.273 ; free physical = 9520 ; free virtual = 22757
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net ipif_Addr[2]. Fanout reduced from 705 to 112 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 21 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 20 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 22 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 23 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 32 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 31 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:51 . Memory (MB): peak = 4520.273 ; gain = 2845.273 ; free physical = 9536 ; free virtual = 22753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:03:51 . Memory (MB): peak = 4520.273 ; gain = 2845.273 ; free physical = 9536 ; free virtual = 22753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:04 ; elapsed = 00:03:55 . Memory (MB): peak = 4520.273 ; gain = 2845.273 ; free physical = 9601 ; free virtual = 22817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:04 ; elapsed = 00:03:55 . Memory (MB): peak = 4520.273 ; gain = 2845.273 ; free physical = 9601 ; free virtual = 22817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:56 . Memory (MB): peak = 4520.273 ; gain = 2845.273 ; free physical = 9604 ; free virtual = 22821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:56 . Memory (MB): peak = 4520.273 ; gain = 2845.273 ; free physical = 9604 ; free virtual = 22821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                              | RTL Name                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v16_1_4             | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]                                | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH2/ST352/vid_dly_reg[9]                                                               | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH2/ST352/c_out_reg[9]                                                                 | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH3/ST352/vid_dly_reg[9]                                                               | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH3/ST352/c_out_reg[9]                                                                 | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH4/ST352/vid_dly_reg[9]                                                               | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH4/ST352/c_out_reg[9]                                                                 | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH5/ST352/vid_dly_reg[9]                                                               | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH5/ST352/c_out_reg[9]                                                                 | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH6/ST352/vid_dly_reg[9]                                                               | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH6/ST352/c_out_reg[9]                                                                 | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH7/ST352/vid_dly_reg[9]                                                               | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/SDI_ONLY_3G.CH7/ST352/c_out_reg[9]                                                                 | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/CH0/ST352/vid_dly_reg[9]                                                                           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/CH0/ST352/c_out_reg[9]                                                                             | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/CH1/ST352/vid_dly_reg[9]                                                                           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/CH1/ST352/c_out_reg[9]                                                                             | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | axi4s_vid_out_vid_rst_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | axi4s_vid_out_vid_rstn_reg                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | axi4s_vid_out_axis_rstn_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_tx_v1_0_0                 | TX/INCLUDE_EDH.TXEDH/DEC/FLY/rx_vid_reg[0]                                                            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|video_ctrl                               | AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][0]                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl                               | AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl                               | AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][0]                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl                               | AXI4_LITE_INTERFACE.read_ack_d_reg[4]                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc                                     | U_TC_TOP/detect_en_d_reg[3]                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc                                     | U_TC_TOP/generate_en_d_reg[3]                                                                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|bd_82d8_v_vid_sdi_tx_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/EMBEDDER_INST/clk_sdi_vblank_reg[4]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|bd_82d8_v_vid_sdi_tx_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/EMBEDDER_INST/clk_sdi_subimg1_reg[99]             | 6      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|bd_82d8_v_vid_sdi_tx_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/EMBEDDER_INST/clk_sdi_subimg2_reg[99]             | 6      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|bd_82d8_v_vid_sdi_tx_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/EMBEDDER_INST/clk_sdi_subimg3_reg[99]             | 5      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|bd_82d8_v_vid_sdi_tx_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/EMBEDDER_INST/clk_sdi_subimg3_reg[89]             | 6      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|bd_82d8_v_vid_sdi_tx_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/EMBEDDER_INST/clk_sdi_subimg4_reg[99]             | 5      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|bd_82d8_v_vid_sdi_tx_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST/EMBEDDER_INST/clk_sdi_subimg4_reg[89]             | 6      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|xpm_memory_base                          | unknown name                                                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vcu_v1_1_1_vcu                           | shift_reg_reg[9]                                                                                      | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/rx_ds1a_out_reg[9]                       | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/rx_ds2a_out_reg[9]                       | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/rx_ds1b_out_reg[9]                       | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/rx_ds2b_out_reg[9]                       | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/sync_extract/hblank_reset_reg                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_subimg1_dly5_reg[19] | 5      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_subimg2_dly5_reg[19] | 5      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_subimg3_dly5_reg[19] | 5      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_subimg4_dly5_reg[19] | 5      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|bd_22f3_v_sdi_rx_vid_bridge_0            | inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_sav_dly4_reg         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_rx_v1_0_0                 | RX/RXDPCOMMON/FRM/barrel_in_reg[79]                                                                   | 5      | 40    | NO           | NO                 | YES               | 40     | 0       | 
|v_smpte_uhdsdi_rx_v1_0_0                 | RX/RXDPCOMMON/FRM/barrel_in_reg[39]                                                                   | 6      | 40    | NO           | NO                 | YES               | 40     | 0       | 
|v_smpte_uhdsdi_rx_v1_0_0                 | RX/RXDPCOMMON/DMUX1/trs_reg_reg                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_rx_v1_0_0                 | RX/TD/fa_dly_reg[7]                                                                                   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_rx_v1_0_0                 | vid_in_axi4s_vid_rst_reg                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_rx_v1_0_0                 | vid_in_axi4s_vid_rstn_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_rx_v1_0_0                 | RX/RXDPCOMMON/FRM/trs_dly_reg[4]                                                                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_smpte_uhdsdi_rx_v1_0_0                 | RX/INCLUDE_EDH.EDH/DEC/FLY/rx_vid_reg[0]                                                              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|vcu_trd_gig_ethernet_pcs_pma_0_1_support | pcs_pma_block_i/transceiver_inst/gtwiz_buffbypass_rx_start_user_in_d6_reg[0]                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | hanc_dly_srl_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]    | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[3]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]   | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]   | 17     | 17         | 0      | 17      | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     8|
|2     |BUFG_GT       |     4|
|3     |BUFG_PS       |     1|
|4     |CARRY8        |   183|
|5     |GTHE4_CHANNEL |     1|
|6     |IBUFDS_GTE4   |     1|
|7     |LUT1          |   596|
|8     |LUT2          |  1763|
|9     |LUT3          |  3818|
|10    |LUT4          |  1792|
|11    |LUT5          |  2325|
|12    |LUT6          |  5190|
|13    |MMCME4_ADV    |     6|
|14    |MMCME4_ADV_1  |     1|
|15    |MUXF7         |   310|
|16    |MUXF8         |    65|
|17    |PS8           |     1|
|18    |RAM64M8       |     5|
|19    |RAMB18E2_3    |     3|
|20    |RAMB18E2_4    |     2|
|21    |RAMB18E2_5    |     1|
|22    |RAMB36E2_11   |     1|
|23    |RAMB36E2_12   |     6|
|24    |RAMB36E2_15   |     1|
|25    |RAMB36E2_16   |     1|
|26    |RAMB36E2_22   |     3|
|27    |RAMB36E2_23   |     1|
|28    |RAMB36E2_24   |     1|
|29    |RAMB36E2_25   |     1|
|30    |RAMB36E2_26   |     4|
|31    |RAMB36E2_27   |     4|
|32    |RAMB36E2_28   |     4|
|33    |RAMB36E2_29   |     1|
|34    |RAMB36E2_30   |     2|
|35    |RAMB36E2_31   |     2|
|36    |RAMB36E2_32   |     5|
|37    |RAMB36E2_33   |     3|
|38    |RAMB36E2_34   |     1|
|39    |RAMB36E2_35   |     1|
|40    |RAMB36E2_36   |     1|
|41    |RAMB36E2_5    |     5|
|42    |RAMB36E2_6    |    25|
|43    |RAMB36E2_8    |     3|
|44    |RAMB36E2_9    |    12|
|45    |SRL16         |     4|
|46    |SRL16E        |   440|
|47    |SRLC32E       |    51|
|48    |URAM288       |     8|
|49    |URAM288_1     |    32|
|50    |URAM288_2     |    16|
|51    |URAM288_3     |     8|
|52    |URAM288_4     |     4|
|53    |URAM288_5     |     4|
|54    |VCU           |     1|
|55    |FD            |   114|
|56    |FDCE          |   592|
|57    |FDP           |    36|
|58    |FDPE          |    65|
|59    |FDR           |    16|
|60    |FDRE          | 24663|
|61    |FDSE          |   622|
|62    |IBUF          |    13|
|63    |IOBUF         |     1|
|64    |OBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|      |Instance                                                                                                                                 |Module                                                              |Cells |
+------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|1     |top                                                                                                                                      |                                                                    | 42855|
|2     |  vcu_trd_i                                                                                                                              |vcu_trd                                                             | 42847|
|3     |    clk_wiz                                                                                                                              |vcu_trd_clk_wiz_1                                                   |     3|
|4     |      inst                                                                                                                               |vcu_trd_clk_wiz_1_clk_wiz                                           |     3|
|5     |    clk_wiz_0                                                                                                                            |vcu_trd_clk_wiz_0_1                                                 |     3|
|6     |      inst                                                                                                                               |vcu_trd_clk_wiz_0_1_clk_wiz                                         |     3|
|7     |    clk_wiz_1                                                                                                                            |vcu_trd_clk_wiz_1_1                                                 |     3|
|8     |      inst                                                                                                                               |vcu_trd_clk_wiz_1_1_clk_wiz                                         |     3|
|9     |    clk_wiz_2                                                                                                                            |vcu_trd_clk_wiz_2_1                                                 |     3|
|10    |      inst                                                                                                                               |vcu_trd_clk_wiz_2_1_clk_wiz                                         |     3|
|11    |    clk_wiz_3                                                                                                                            |vcu_trd_clk_wiz_3_1                                                 |     3|
|12    |      inst                                                                                                                               |vcu_trd_clk_wiz_3_1_clk_wiz                                         |     3|
|13    |    clk_wiz_4                                                                                                                            |vcu_trd_clk_wiz_4_1                                                 |     3|
|14    |      inst                                                                                                                               |vcu_trd_clk_wiz_4_1_clk_wiz                                         |     3|
|15    |    v_smpte_uhdsdi_tx_ss_0                                                                                                               |vcu_trd_v_smpte_uhdsdi_tx_ss_0_0                                    | 15344|
|16    |      inst                                                                                                                               |bd_82d8                                                             | 15344|
|17    |        axi_crossbar                                                                                                                     |bd_82d8_axi_crossbar_0                                              |   248|
|18    |          inst                                                                                                                           |axi_crossbar_v2_1_18_axi_crossbar                                   |   248|
|19    |            \gen_sasd.crossbar_sasd_0                                                                                                    |axi_crossbar_v2_1_18_crossbar_sasd                                  |   248|
|20    |              addr_arbiter_inst                                                                                                          |axi_crossbar_v2_1_18_addr_arbiter_sasd                              |    87|
|21    |              reg_slice_r                                                                                                                |axi_register_slice_v2_1_17_axic_register_slice_213                  |   149|
|22    |              splitter_ar                                                                                                                |axi_crossbar_v2_1_18_splitter__parameterized0_214                   |     2|
|23    |              splitter_aw                                                                                                                |axi_crossbar_v2_1_18_splitter_215                                   |     4|
|24    |        const_1                                                                                                                          |bd_82d8_const_1_0                                                   |     0|
|25    |        v_axi4s_vid_out                                                                                                                  |bd_82d8_v_axi4s_vid_out_0                                           |  1050|
|26    |          inst                                                                                                                           |v_axi4s_vid_out_v4_0_9                                              |  1050|
|27    |            CDC_SINGLE_LOCKED_INST                                                                                                       |v_axi4s_vid_out_v4_0_9_cdc_single                                   |     4|
|28    |              xpm_cdc_single_inst                                                                                                        |xpm_cdc_single__3                                                   |     4|
|29    |            CDC_SINGLE_REMAP_UNDERFLOW_INST                                                                                              |v_axi4s_vid_out_v4_0_9_cdc_single__xdcDup__1                        |     4|
|30    |              xpm_cdc_single_inst                                                                                                        |xpm_cdc_single__4                                                   |     4|
|31    |            COUPLER_INST                                                                                                                 |v_axi4s_vid_out_v4_0_9_coupler                                      |   682|
|32    |              \generate_async_fifo.FIFO_INST                                                                                             |v_axi4s_vid_out_v4_0_9_fifo_async                                   |   680|
|33    |                XPM_FIFO_ASYNC_INST                                                                                                      |xpm_fifo_async                                                      |   680|
|34    |                  \gnuram_async_fifo.xpm_fifo_base_inst                                                                                  |xpm_fifo_base                                                       |   674|
|35    |                    \gen_sdpram.xpm_memory_base_inst                                                                                     |xpm_memory_base__2                                                  |     2|
|36    |                    \gen_cdc_pntr.wr_pntr_cdc_inst                                                                                       |xpm_cdc_gray__2                                                     |    68|
|37    |                    \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                    |xpm_cdc_gray__parameterized0__2                                     |    97|
|38    |                    \gen_cdc_pntr.rd_pntr_cdc_inst                                                                                       |xpm_cdc_gray__3                                                     |    68|
|39    |                    \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                    |xpm_cdc_gray__parameterized1__2                                     |    75|
|40    |                    \gen_cdc_pntr.rpw_gray_reg                                                                                           |xpm_fifo_reg_vec_202                                                |    20|
|41    |                    \gen_cdc_pntr.rpw_gray_reg_dc                                                                                        |xpm_fifo_reg_vec__parameterized0_203                                |    11|
|42    |                    \gen_cdc_pntr.wpr_gray_reg                                                                                           |xpm_fifo_reg_vec_204                                                |    15|
|43    |                    \gen_cdc_pntr.wpr_gray_reg_dc                                                                                        |xpm_fifo_reg_vec__parameterized0_205                                |    22|
|44    |                    \gen_fwft.rdpp1_inst                                                                                                 |xpm_counter_updn_206                                                |     9|
|45    |                    rdp_inst                                                                                                             |xpm_counter_updn__parameterized0_207                                |    70|
|46    |                    rdpp1_inst                                                                                                           |xpm_counter_updn__parameterized1_208                                |    22|
|47    |                    rst_d1_inst                                                                                                          |xpm_fifo_reg_bit_209                                                |     2|
|48    |                    wrp_inst                                                                                                             |xpm_counter_updn__parameterized0_210                                |    38|
|49    |                    wrpp1_inst                                                                                                           |xpm_counter_updn__parameterized1_211                                |    34|
|50    |                    wrpp2_inst                                                                                                           |xpm_counter_updn__parameterized2_212                                |    22|
|51    |                    xpm_fifo_rst_inst                                                                                                    |xpm_fifo_rst                                                        |    40|
|52    |                      \gen_rst_ic.wrst_rd_inst                                                                                           |xpm_cdc_sync_rst__2                                                 |     4|
|53    |                      \gen_rst_ic.rrst_wr_inst                                                                                           |xpm_cdc_sync_rst__3                                                 |     4|
|54    |            FORMATTER_INST                                                                                                               |v_axi4s_vid_out_v4_0_9_formatter                                    |    71|
|55    |            SYNC_INST                                                                                                                    |v_axi4s_vid_out_v4_0_9_sync                                         |   289|
|56    |        v_smpte_uhdsdi_tx                                                                                                                |bd_82d8_v_smpte_uhdsdi_tx_0                                         |  7235|
|57    |          inst                                                                                                                           |v_smpte_uhdsdi_tx_v1_0_0                                            |  7235|
|58    |            \GEN_AXI4LITE_SYNC.axi4s_vid_out_locked_sync2axi                                                                             |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1              |     4|
|59    |            \GEN_AXI4LITE_SYNC.gttx_resetdone_sync2axi                                                                                   |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1_143          |     4|
|60    |            \GEN_AXI4LITE_SYNC_1.axi4s_vid_out_status_sync2axi                                                                           |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized0_144          |    96|
|61    |            \GEN_AXI4LITE_SYNC_1.axi4s_vid_out_underflow_sync2axi                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1_145          |     4|
|62    |            \GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_146                          |    73|
|63    |            \GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys                                                                             |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_147                          |    23|
|64    |            \GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_148                          |    19|
|65    |            \GEN_AXI4LITE_SYNC_1.sts_sb_sync2axi                                                                                         |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized2              |   128|
|66    |            \GEN_AXI4LITE_SYNC_1.tx_ce_align_err_sync2axi                                                                                |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1_149          |     4|
|67    |            \GEN_AXI4LITE_SYNC_1.tx_err_reset_axi2sys                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_map_pulse_150                              |     6|
|68    |              req_sync_to_out_clk                                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_201                          |     3|
|69    |            \GEN_AXI4LITE_SYNC_1.tx_st352_data_ch0_sync2sys                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_151                          |    75|
|70    |            \GEN_AXI4LITE_SYNC_1.tx_st352_data_ch1_sync2sys                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_152                          |    75|
|71    |            \GEN_AXI4LITE_SYNC_1.tx_st352_data_ch2_sync2sys                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_153                          |    75|
|72    |            \GEN_AXI4LITE_SYNC_1.tx_st352_data_ch3_sync2sys                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_154                          |    75|
|73    |            \GEN_AXI4LITE_SYNC_1.tx_st352_data_ch4_sync2sys                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_155                          |    75|
|74    |            \GEN_AXI4LITE_SYNC_1.tx_st352_data_ch5_sync2sys                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_156                          |    75|
|75    |            \GEN_AXI4LITE_SYNC_1.tx_st352_data_ch6_sync2sys                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_157                          |    75|
|76    |            \GEN_AXI4LITE_SYNC_1.tx_st352_data_ch7_sync2sys                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_158                          |    75|
|77    |            \GEN_AXI4LITE_SYNC_1.tx_st352_line_f1_sync2sys                                                                               |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized4              |    73|
|78    |            \GEN_AXI4LITE_SYNC_1.tx_st352_line_f2_sync2sys                                                                               |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized4_159          |    65|
|79    |            \GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst                                                                       |v_smpte_uhdsdi_tx_v1_0_0_s00_axi                                    |   592|
|80    |            TX                                                                                                                           |v_smpte_uhdsdi_tx_v1_0_0_tx                                         |  5487|
|81    |              CH0                                                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_channel                                    |   471|
|82    |                CRC1                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_197                                   |    59|
|83    |                CRC2                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_198                                   |    54|
|84    |                ST352                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert_199                       |   288|
|85    |                TRS                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_trsgen_200                                 |    12|
|86    |              CH1                                                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_channel_162                                |   509|
|87    |                CRC1                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_193                                   |    58|
|88    |                CRC2                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_194                                   |    55|
|89    |                ST352                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert_195                       |   318|
|90    |                TRS                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_trsgen_196                                 |    12|
|91    |              \INCLUDE_EDH.TXEDH                                                                                                         |v_smpte_uhdsdi_tx_v1_0_0_edh_processor                              |   887|
|92    |                ANC_RC                                                                                                                   |v_smpte_uhdsdi_tx_v1_0_0_edh_anc_rx                                 |    65|
|93    |                DEC                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_edh_video_decode                           |   521|
|94    |                  AD                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_edh_autodetect                             |   114|
|95    |                  FLY                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel                               |   334|
|96    |                    fld                                                                                                                  |v_smpte_uhdsdi_tx_v1_0_0_edh_fly_field                              |     9|
|97    |                    fsm                                                                                                                  |v_smpte_uhdsdi_tx_v1_0_0_edh_fly_fsm                                |    75|
|98    |                    horz                                                                                                                 |v_smpte_uhdsdi_tx_v1_0_0_edh_fly_horz                               |    76|
|99    |                    vert                                                                                                                 |v_smpte_uhdsdi_tx_v1_0_0_edh_fly_vert                               |    52|
|100   |                  TD                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_edh_trs_detect                             |    73|
|101   |                EDH_CRC                                                                                                                  |v_smpte_uhdsdi_tx_v1_0_0_edh_crc                                    |    79|
|102   |                EDH_LOC                                                                                                                  |v_smpte_uhdsdi_tx_v1_0_0_edh_loc                                    |     2|
|103   |                EDH_RX                                                                                                                   |v_smpte_uhdsdi_tx_v1_0_0_edh_rx                                     |   104|
|104   |                EDH_TX                                                                                                                   |v_smpte_uhdsdi_tx_v1_0_0_edh_tx                                     |    96|
|105   |              \SDI_ONLY_3G.CH2                                                                                                           |v_smpte_uhdsdi_tx_v1_0_0_channel_163                                |   468|
|106   |                CRC1                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_189                                   |    58|
|107   |                CRC2                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_190                                   |    55|
|108   |                ST352                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert_191                       |   287|
|109   |                TRS                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_trsgen_192                                 |    12|
|110   |              \SDI_ONLY_3G.CH3                                                                                                           |v_smpte_uhdsdi_tx_v1_0_0_channel_164                                |   468|
|111   |                CRC1                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_185                                   |    59|
|112   |                CRC2                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_186                                   |    54|
|113   |                ST352                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert_187                       |   287|
|114   |                TRS                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_trsgen_188                                 |    12|
|115   |              \SDI_ONLY_3G.CH4                                                                                                           |v_smpte_uhdsdi_tx_v1_0_0_channel_165                                |   469|
|116   |                CRC1                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_181                                   |    58|
|117   |                CRC2                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_182                                   |    55|
|118   |                ST352                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert_183                       |   288|
|119   |                TRS                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_trsgen_184                                 |    12|
|120   |              \SDI_ONLY_3G.CH5                                                                                                           |v_smpte_uhdsdi_tx_v1_0_0_channel_166                                |   468|
|121   |                CRC1                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_177                                   |    58|
|122   |                CRC2                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_178                                   |    55|
|123   |                ST352                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert_179                       |   287|
|124   |                TRS                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_trsgen_180                                 |    12|
|125   |              \SDI_ONLY_3G.CH6                                                                                                           |v_smpte_uhdsdi_tx_v1_0_0_channel_167                                |   468|
|126   |                CRC1                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_173                                   |    58|
|127   |                CRC2                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_174                                   |    55|
|128   |                ST352                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert_175                       |   287|
|129   |                TRS                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_trsgen_176                                 |    12|
|130   |              \SDI_ONLY_3G.CH7                                                                                                           |v_smpte_uhdsdi_tx_v1_0_0_channel_168                                |   468|
|131   |                CRC1                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2                                       |    58|
|132   |                CRC2                                                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_crc2_172                                   |    55|
|133   |                ST352                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert                           |   287|
|134   |                TRS                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_trsgen                                     |    12|
|135   |              TXOUT                                                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_output                                     |   809|
|136   |                BITREP                                                                                                                   |v_smpte_uhdsdi_tx_v1_0_0_bitrep_20b                                 |   100|
|137   |                DSMUX                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_mux                                        |   185|
|138   |                SBINS                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_syncbit_insert                             |   278|
|139   |                SCRAM                                                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_encoder                                    |   206|
|140   |                  SCRAM0                                                                                                                 |v_smpte_uhdsdi_tx_v1_0_0_scrambler                                  |    31|
|141   |                  SCRAM1                                                                                                                 |v_smpte_uhdsdi_tx_v1_0_0_scrambler_169                              |    71|
|142   |                  SCRAM2                                                                                                                 |v_smpte_uhdsdi_tx_v1_0_0_scrambler_170                              |    31|
|143   |                  SCRAM3                                                                                                                 |v_smpte_uhdsdi_tx_v1_0_0_scrambler_171                              |    30|
|144   |            axi4s_vid_out_overflow_sync2axi                                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized1_160          |     4|
|145   |            tx_rst_int_sync2sys                                                                                                          |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_161                          |    11|
|146   |        v_tc                                                                                                                             |bd_82d8_v_tc_0                                                      |  4490|
|147   |          U0                                                                                                                             |v_tc                                                                |  4490|
|148   |            U_VIDEO_CTRL                                                                                                                 |video_ctrl                                                          |  3970|
|149   |              \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                                       |axi_lite_ipif                                                       |   113|
|150   |                I_SLAVE_ATTACHMENT                                                                                                       |slave_attachment                                                    |   113|
|151   |                  I_DECODER                                                                                                              |address_decoder                                                     |     9|
|152   |                    \MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                                     |pselect_f                                                           |     1|
|153   |              \AXI4_LITE_INTERFACE.CORE_MUX0                                                                                             |mux_tree__parameterized0                                            |   130|
|154   |              \AXI4_LITE_INTERFACE.GENR_MUX0                                                                                             |mux_tree                                                            |  1075|
|155   |              \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                                        |video_clock_cross__parameterized0                                   |   107|
|156   |              \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                                         |video_clock_cross                                                   |   768|
|157   |            U_TC_TOP                                                                                                                     |tc_top                                                              |   517|
|158   |              \GEN_GENERATOR.U_TC_GEN                                                                                                    |tc_generator                                                        |   493|
|159   |        v_vid_sdi_tx_bridge                                                                                                              |bd_82d8_v_vid_sdi_tx_bridge_0                                       |  2321|
|160   |          inst                                                                                                                           |v_vid_sdi_tx_bridge_v2_0_0                                          |  2321|
|161   |            \generate_12g_sdi_bridge.SDI_12G_TX_BRIDGE_INST                                                                              |v_vid_sdi_tx_bridge_v2_0_0_12g                                      |  1295|
|162   |              CLAMP_INST                                                                                                                 |v_vid_sdi_tx_bridge_v2_0_0_12g_clamp                                |    84|
|163   |              CLKEN_INST                                                                                                                 |v_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen                               |     9|
|164   |              CONVERTER_INST                                                                                                             |v_vid_sdi_tx_bridge_v2_0_0_12g_converter                            |   151|
|165   |              EMBEDDER_INST                                                                                                              |v_vid_sdi_tx_bridge_v2_0_0_12g_embedder                             |   627|
|166   |              SUBIMAGE_FORMATTER_INST                                                                                                    |v_vid_sdi_tx_bridge_v2_0_0_12g_formatter                            |   424|
|167   |                FIFO_EVEN_INST                                                                                                           |v_vid_sdi_tx_bridge_v2_0_0_12g_fifo                                 |    62|
|168   |                FIFO_ODD_INST                                                                                                            |v_vid_sdi_tx_bridge_v2_0_0_12g_fifo__parameterized0                 |    60|
|169   |            \generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST                                                                                |v_vid_sdi_tx_bridge_v2_0_0_3g                                       |  1015|
|170   |              ce_gen                                                                                                                     |v_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen                                |    32|
|171   |              converter                                                                                                                  |v_vid_sdi_tx_bridge_v2_0_0_3g_converter                             |    82|
|172   |              embedder                                                                                                                   |v_vid_sdi_tx_bridge_v2_0_0_3g_embeddder                             |   342|
|173   |              formatter                                                                                                                  |v_vid_sdi_tx_bridge_v2_0_0_3g_formatter                             |   559|
|174   |                link_a_fifo                                                                                                              |v_vid_sdi_tx_bridge_v2_0_0_3g_fifo                                  |   141|
|175   |                link_b_fifo                                                                                                              |v_vid_sdi_tx_bridge_v2_0_0_3g_fifo__parameterized0                  |   187|
|176   |    vcu_clk_wiz0                                                                                                                         |vcu_trd_vcu_clk_wiz0_1                                              |  3165|
|177   |      inst                                                                                                                               |vcu_trd_vcu_clk_wiz0_1_axi_clk_config                               |  3165|
|178   |        AXI_LITE_IPIF_I                                                                                                                  |vcu_trd_vcu_clk_wiz0_1_axi_lite_ipif                                |   382|
|179   |          I_SLAVE_ATTACHMENT                                                                                                             |vcu_trd_vcu_clk_wiz0_1_slave_attachment                             |   382|
|180   |            I_DECODER                                                                                                                    |vcu_trd_vcu_clk_wiz0_1_address_decoder                              |   117|
|181   |        CLK_CORE_DRP_I                                                                                                                   |vcu_trd_vcu_clk_wiz0_1_clk_wiz_drp                                  |  2739|
|182   |          mmcm_drp_inst                                                                                                                  |vcu_trd_vcu_clk_wiz0_1_mmcm_drp                                     |  1060|
|183   |          clk_inst                                                                                                                       |vcu_trd_vcu_clk_wiz0_1_clk_wiz                                      |     4|
|184   |        SOFT_RESET_I                                                                                                                     |vcu_trd_vcu_clk_wiz0_1_soft_reset                                   |    35|
|185   |    vcu_mcu_reg_slice                                                                                                                    |vcu_trd_vcu_mcu_reg_slice_1                                         |   412|
|186   |      inst                                                                                                                               |axi_register_slice_v2_1_17_axi_register_slice__parameterized2       |   412|
|187   |        \ar.ar_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized12     |    81|
|188   |        \aw.aw_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_142 |    83|
|189   |        \b.b_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized14     |    10|
|190   |        \r.r_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized15     |   119|
|191   |        \w.w_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized13     |   119|
|192   |    vcu_interrupt                                                                                                                        |vcu_trd_vcu_interrupt_1                                             |     0|
|193   |    vcu_enc1_reg_slice                                                                                                                   |vcu_trd_vcu_enc1_reg_slice_1                                        |  1030|
|194   |      inst                                                                                                                               |axi_register_slice_v2_1_17_axi_register_slice__parameterized1       |  1030|
|195   |        \ar.ar_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized8_137  |    82|
|196   |        \aw.aw_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized8_138  |    84|
|197   |        \b.b_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized10_139 |    11|
|198   |        \r.r_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_140 |   410|
|199   |        \w.w_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized9_141  |   443|
|200   |    zynq_ultra_ps_e_0                                                                                                                    |vcu_trd_zynq_ultra_ps_e_0_1                                         |   303|
|201   |      inst                                                                                                                               |zynq_ultra_ps_e_v3_2_1_zynq_ultra_ps_e                              |   303|
|202   |    vcu_0                                                                                                                                |vcu_trd_vcu_0_1                                                     |  3671|
|203   |      inst                                                                                                                               |vcu_v1_1_1_vcu                                                      |  3671|
|204   |        mem_combo_bram_10bps                                                                                                             |xpm_memory_spram__parameterized0                                    |   583|
|205   |          xpm_memory_base_inst                                                                                                           |xpm_memory_base__parameterized1                                     |   582|
|206   |        mem_combo_uram_10bps                                                                                                             |xpm_memory_spram                                                    |  1542|
|207   |          xpm_memory_base_inst                                                                                                           |xpm_memory_base__parameterized0                                     |  1542|
|208   |        softip_regs                                                                                                                      |vcu_v1_1_1_registers                                                |   211|
|209   |    vcu_axi_lite_0                                                                                                                       |vcu_trd_vcu_axi_lite_0_1                                            |  1716|
|210   |      xbar                                                                                                                               |vcu_trd_xbar_1                                                      |   365|
|211   |        inst                                                                                                                             |axi_crossbar_v2_1_18_axi_crossbar__parameterized0                   |   365|
|212   |          \gen_sasd.crossbar_sasd_0                                                                                                      |axi_crossbar_v2_1_18_crossbar_sasd__parameterized0                  |   365|
|213   |            addr_arbiter_inst                                                                                                            |axi_crossbar_v2_1_18_addr_arbiter_sasd__parameterized0              |   158|
|214   |            \gen_decerr.decerr_slave_inst                                                                                                |axi_crossbar_v2_1_18_decerr_slave                                   |    13|
|215   |            reg_slice_r                                                                                                                  |axi_register_slice_v2_1_17_axic_register_slice                      |   172|
|216   |            splitter_ar                                                                                                                  |axi_crossbar_v2_1_18_splitter__parameterized0                       |     3|
|217   |            splitter_aw                                                                                                                  |axi_crossbar_v2_1_18_splitter                                       |     6|
|218   |      s00_couplers                                                                                                                       |s00_couplers_imp_44DMZZ                                             |  1351|
|219   |        auto_pc                                                                                                                          |vcu_trd_auto_pc_0                                                   |  1351|
|220   |          inst                                                                                                                           |axi_protocol_converter_v2_1_17_axi_protocol_converter               |  1351|
|221   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                                        |axi_protocol_converter_v2_1_17_b2s                                  |  1351|
|222   |              \RD.ar_channel_0                                                                                                           |axi_protocol_converter_v2_1_17_b2s_ar_channel                       |   201|
|223   |                ar_cmd_fsm_0                                                                                                             |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                       |    35|
|224   |                cmd_translator_0                                                                                                         |axi_protocol_converter_v2_1_17_b2s_cmd_translator_134               |   150|
|225   |                  incr_cmd_0                                                                                                             |axi_protocol_converter_v2_1_17_b2s_incr_cmd_135                     |    60|
|226   |                  wrap_cmd_0                                                                                                             |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_136                     |    85|
|227   |              \RD.r_channel_0                                                                                                            |axi_protocol_converter_v2_1_17_b2s_r_channel                        |   132|
|228   |                rd_data_fifo_0                                                                                                           |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1      |    70|
|229   |                transaction_fifo_0                                                                                                       |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2      |    44|
|230   |              SI_REG                                                                                                                     |axi_register_slice_v2_1_17_axi_register_slice                       |   731|
|231   |                \ar.ar_pipe                                                                                                              |axi_register_slice_v2_1_17_axic_register_slice__parameterized0      |   254|
|232   |                \aw.aw_pipe                                                                                                              |axi_register_slice_v2_1_17_axic_register_slice__parameterized0_133  |   258|
|233   |                \b.b_pipe                                                                                                                |axi_register_slice_v2_1_17_axic_register_slice__parameterized2      |    60|
|234   |                \r.r_pipe                                                                                                                |axi_register_slice_v2_1_17_axic_register_slice__parameterized3      |   159|
|235   |              \WR.aw_channel_0                                                                                                           |axi_protocol_converter_v2_1_17_b2s_aw_channel                       |   213|
|236   |                aw_cmd_fsm_0                                                                                                             |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                       |    44|
|237   |                cmd_translator_0                                                                                                         |axi_protocol_converter_v2_1_17_b2s_cmd_translator                   |   145|
|238   |                  incr_cmd_0                                                                                                             |axi_protocol_converter_v2_1_17_b2s_incr_cmd                         |    59|
|239   |                  wrap_cmd_0                                                                                                             |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                         |    83|
|240   |              \WR.b_channel_0                                                                                                            |axi_protocol_converter_v2_1_17_b2s_b_channel                        |    73|
|241   |                bid_fifo_0                                                                                                               |axi_protocol_converter_v2_1_17_b2s_simple_fifo                      |    43|
|242   |                bresp_fifo_0                                                                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0      |     8|
|243   |    vcu_dec0_reg_slice                                                                                                                   |vcu_trd_vcu_dec0_reg_slice_1                                        |  1030|
|244   |      inst                                                                                                                               |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__3    |  1030|
|245   |        \ar.ar_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized8_128  |    82|
|246   |        \aw.aw_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized8_129  |    84|
|247   |        \b.b_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized10_130 |    11|
|248   |        \r.r_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_131 |   410|
|249   |        \w.w_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized9_132  |   443|
|250   |    vcu_dec1_reg_slice                                                                                                                   |vcu_trd_vcu_dec1_reg_slice_1                                        |  1030|
|251   |      inst                                                                                                                               |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__2    |  1030|
|252   |        \ar.ar_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized8_123  |    82|
|253   |        \aw.aw_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized8_124  |    84|
|254   |        \b.b_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized10_125 |    11|
|255   |        \r.r_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_126 |   410|
|256   |        \w.w_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized9_127  |   443|
|257   |    vcu_enc0_reg_slice                                                                                                                   |vcu_trd_vcu_enc0_reg_slice_1                                        |  1030|
|258   |      inst                                                                                                                               |axi_register_slice_v2_1_17_axi_register_slice__parameterized1__1    |  1030|
|259   |        \ar.ar_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized8      |    82|
|260   |        \aw.aw_pipe                                                                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized8_122  |    84|
|261   |        \b.b_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized10     |    11|
|262   |        \r.r_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized11     |   410|
|263   |        \w.w_pipe                                                                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized9      |   443|
|264   |    v_smpte_uhdsdi_rx_ss_0                                                                                                               |vcu_trd_v_smpte_uhdsdi_rx_ss_0_0                                    | 11128|
|265   |      inst                                                                                                                               |bd_22f3                                                             | 11128|
|266   |        v_sdi_rx_vid_bridge                                                                                                              |bd_22f3_v_sdi_rx_vid_bridge_0                                       |  1856|
|267   |          inst                                                                                                                           |v_sdi_rx_vid_bridge_v2_0_0                                          |  1856|
|268   |            \generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST                                                                              |v_sdi_rx_vid_bridge_v2_0_0_12g                                      |   954|
|269   |              CLKEN_INST                                                                                                                 |v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen                               |     3|
|270   |              CONVERTER_INST                                                                                                             |v_sdi_rx_vid_bridge_v2_0_0_12g_converter                            |    94|
|271   |              SUBIMAGE_FORMATTER_INST                                                                                                    |v_sdi_rx_vid_bridge_v2_0_0_12g_formatter                            |   446|
|272   |                FIFO_EVEN_INST                                                                                                           |v_sdi_rx_vid_bridge_v2_0_0_12g_fifo                                 |    63|
|273   |                FIFO_ODD_INST                                                                                                            |v_sdi_rx_vid_bridge_v2_0_0_12g_fifo__parameterized0                 |    63|
|274   |              TIMING_DETECTOR_INST                                                                                                       |v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode                           |   411|
|275   |            \generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST                                                                                |v_sdi_rx_vid_bridge_v2_0_0_3g                                       |   894|
|276   |              ce_gen                                                                                                                     |v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen                                |     3|
|277   |              converter                                                                                                                  |v_sdi_rx_vid_bridge_v2_0_0_3g_converter                             |    77|
|278   |              formatter                                                                                                                  |v_sdi_rx_vid_bridge_v2_0_0_3g_formatter                             |   657|
|279   |                link_a_fifo                                                                                                              |v_sdi_rx_vid_bridge_v2_0_0_3g_fifo                                  |   176|
|280   |                link_b_fifo                                                                                                              |v_sdi_rx_vid_bridge_v2_0_0_3g_fifo__parameterized0                  |   191|
|281   |              sync_extract                                                                                                               |v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract                          |    39|
|282   |              trs_decode                                                                                                                 |v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode                            |   118|
|283   |        v_smpte_uhdsdi_rx                                                                                                                |bd_22f3_v_smpte_uhdsdi_rx_0                                         |  8285|
|284   |          inst                                                                                                                           |v_smpte_uhdsdi_rx_v1_0_0                                            |  8285|
|285   |            RX                                                                                                                           |v_smpte_uhdsdi_rx_v1_0_0_rx                                         |  6321|
|286   |              AUTORATE                                                                                                                   |v_smpte_uhdsdi_rx_v1_0_0_autorate                                   |    65|
|287   |              \INCLUDE_EDH.EDH                                                                                                           |v_smpte_uhdsdi_rx_v1_0_0_edh_processor                              |   924|
|288   |                ANC_RC                                                                                                                   |v_smpte_uhdsdi_rx_v1_0_0_edh_anc_rx                                 |    64|
|289   |                DEC                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_edh_video_decode                           |   572|
|290   |                  AD                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect                             |   141|
|291   |                  FLY                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel                               |   357|
|292   |                    fld                                                                                                                  |v_smpte_uhdsdi_rx_v1_0_0_edh_fly_field                              |     9|
|293   |                    fsm                                                                                                                  |v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm                                |    84|
|294   |                    horz                                                                                                                 |v_smpte_uhdsdi_rx_v1_0_0_edh_fly_horz                               |    79|
|295   |                    vert                                                                                                                 |v_smpte_uhdsdi_rx_v1_0_0_edh_fly_vert                               |    52|
|296   |                  TD                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_edh_trs_detect                             |    74|
|297   |                EDH_CRC                                                                                                                  |v_smpte_uhdsdi_rx_v1_0_0_edh_crc                                    |    76|
|298   |                EDH_ERRCNT                                                                                                               |v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt                                 |    36|
|299   |                EDH_FLAGS                                                                                                                |v_smpte_uhdsdi_rx_v1_0_0_edh_flags                                  |    18|
|300   |                EDH_LOC                                                                                                                  |v_smpte_uhdsdi_rx_v1_0_0_edh_loc                                    |     2|
|301   |                EDH_RX                                                                                                                   |v_smpte_uhdsdi_rx_v1_0_0_edh_rx                                     |   132|
|302   |                EDH_TX                                                                                                                   |v_smpte_uhdsdi_rx_v1_0_0_edh_tx                                     |    22|
|303   |              PLOD0                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture                          |   140|
|304   |              PLOD1                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture_91                       |   134|
|305   |              PLOD2                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture_92                       |   141|
|306   |              PLOD3                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture_93                       |   140|
|307   |              PLOD4                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture_94                       |   140|
|308   |              PLOD5                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture_95                       |   139|
|309   |              PLOD6                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture_96                       |   141|
|310   |              PLOD7                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture_97                       |   140|
|311   |              RXCRC1                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_crc                                        |   192|
|312   |                crc_C                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_120                                   |    48|
|313   |                crc_Y                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_121                                   |    48|
|314   |              RXCRC2                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_crc_98                                     |   191|
|315   |                crc_C                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_118                                   |    47|
|316   |                crc_Y                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_119                                   |    48|
|317   |              RXCRC3                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_crc_99                                     |   191|
|318   |                crc_C                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_116                                   |    47|
|319   |                crc_Y                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_117                                   |    48|
|320   |              RXCRC4                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_crc_100                                    |   190|
|321   |                crc_C                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_114                                   |    47|
|322   |                crc_Y                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_115                                   |    48|
|323   |              RXCRC5                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_crc_101                                    |   191|
|324   |                crc_C                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_112                                   |    47|
|325   |                crc_Y                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_113                                   |    48|
|326   |              RXCRC6                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_crc_102                                    |   191|
|327   |                crc_C                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_110                                   |    47|
|328   |                crc_Y                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_111                                   |    48|
|329   |              RXCRC7                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_crc_103                                    |   190|
|330   |                crc_C                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_108                                   |    47|
|331   |                crc_Y                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_109                                   |    48|
|332   |              RXCRC8                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_crc_104                                    |   190|
|333   |                crc_C                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2                                       |    47|
|334   |                crc_Y                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_crc2_107                                   |    48|
|335   |              RXDPCOMMON                                                                                                                 |v_smpte_uhdsdi_rx_v1_0_0_to_demux                                   |  2470|
|336   |                DEC                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_decoder                                    |   162|
|337   |                DMUX1                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_demux_4                                    |   224|
|338   |                DMUX2                                                                                                                    |v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0                    |   119|
|339   |                FRM                                                                                                                      |v_smpte_uhdsdi_rx_v1_0_0_framer                                     |  1377|
|340   |                RSTR                                                                                                                     |v_smpte_uhdsdi_rx_v1_0_0_trs_restore                                |   141|
|341   |                \WIDTH40.DMUX3                                                                                                           |v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0_105                |   119|
|342   |                \WIDTH40.DMUX4                                                                                                           |v_smpte_uhdsdi_rx_v1_0_0_demux_4__parameterized0_106                |   109|
|343   |              TD                                                                                                                         |v_smpte_uhdsdi_rx_v1_0_0_transport_detect                           |   142|
|344   |            \gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst                                                                       |v_smpte_uhdsdi_rx_v1_0_0_s00_axi                                    |   477|
|345   |            \gen_axi4lite_sync.mode_det_sts_sys2axi                                                                                      |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized0              |    29|
|346   |            \gen_axi4lite_sync.module_ctrl_axi2sys                                                                                       |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus                              |   101|
|347   |            \gen_axi4lite_sync.rcv_st352_always_axi2rxclk                                                                                |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg                              |     3|
|348   |            \gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys                                                                                 |v_smpte_uhdsdi_tx_v1_0_0_map_pulse                                  |     8|
|349   |              req_sync_to_out_clk                                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_90                           |     4|
|350   |            \gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys                                                                                  |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized1              |    37|
|351   |            \gen_axi4lite_sync.rx_edh_errcnt_sys2axi                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized1_64           |    43|
|352   |            \gen_axi4lite_sync.rx_edh_sts_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized2              |    55|
|353   |            \gen_axi4lite_sync.rx_st352_0_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_65                           |    75|
|354   |            \gen_axi4lite_sync.rx_st352_1_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_66                           |    75|
|355   |            \gen_axi4lite_sync.rx_st352_2_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_67                           |    75|
|356   |            \gen_axi4lite_sync.rx_st352_3_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_68                           |    75|
|357   |            \gen_axi4lite_sync.rx_st352_4_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_69                           |    75|
|358   |            \gen_axi4lite_sync.rx_st352_5_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_70                           |    75|
|359   |            \gen_axi4lite_sync.rx_st352_6_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_71                           |    75|
|360   |            \gen_axi4lite_sync.rx_st352_7_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_72                           |    75|
|361   |            \gen_axi4lite_sync.rx_st352_valid_sys2axi                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized0_73           |    27|
|362   |            \gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys                                                                               |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_74                           |    13|
|363   |            \gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi                                                                                |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_75                           |     9|
|364   |            \gen_axi4lite_sync.sts_sb_sync2axi                                                                                           |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized0              |    96|
|365   |            \gen_axi4lite_sync.ts_det_sts_sys2axi                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus__parameterized3              |    31|
|366   |            \gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi                                                                            |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_76                           |     3|
|367   |            \gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi                                                                           |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_77                           |     3|
|368   |            \gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi                                                                            |v_smpte_uhdsdi_tx_v1_0_0_map_pulse_78                               |     8|
|369   |              req_sync_to_out_clk                                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_89                           |     4|
|370   |            \gen_axi4lite_sync.video_lock_int_sys2axi                                                                                    |v_smpte_uhdsdi_tx_v1_0_0_map_pulse_79                               |     7|
|371   |              req_sync_to_out_clk                                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_88                           |     3|
|372   |            \gen_axi4lite_sync.video_lock_window_sync2sys                                                                                |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_bus_80                           |   122|
|373   |            \gen_axi4lite_sync.video_unlock_int_sys2axi                                                                                  |v_smpte_uhdsdi_tx_v1_0_0_map_pulse_81                               |     7|
|374   |              req_sync_to_out_clk                                                                                                        |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_87                           |     3|
|375   |            rx_fabric_rst_sync2axis_clk                                                                                                  |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_82                           |     3|
|376   |            rx_rst_int_sync2sys                                                                                                          |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_83                           |     8|
|377   |            sts_sb_sync2sys                                                                                                              |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg__parameterized0_84           |    98|
|378   |            vid_in_axi4s_module_enable_sync2axis_clk                                                                                     |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_85                           |     4|
|379   |            vid_in_axi4s_module_enable_sync2sys                                                                                          |v_smpte_uhdsdi_tx_v1_0_0_cross_clk_reg_86                           |     3|
|380   |        v_vid_in_axi4s                                                                                                                   |bd_22f3_v_vid_in_axi4s_0                                            |   987|
|381   |          inst                                                                                                                           |v_vid_in_axi4s_v4_0_8                                               |   987|
|382   |            CDC_SINGLE_REMAP_OVERFLOW_INST                                                                                               |v_vid_in_axi4s_v4_0_8_cdc_single                                    |     4|
|383   |              xpm_cdc_single_inst                                                                                                        |xpm_cdc_single__5                                                   |     4|
|384   |            CDC_SINGLE_RESET_PULSE_INST                                                                                                  |v_vid_in_axi4s_v4_0_8_cdc_single__xdcDup__1                         |     4|
|385   |              xpm_cdc_single_inst                                                                                                        |xpm_cdc_single                                                      |     4|
|386   |            COUPLER_INST                                                                                                                 |v_vid_in_axi4s_v4_0_8_coupler                                       |   758|
|387   |              \generate_async_fifo.FIFO_INST                                                                                             |v_vid_in_axi4s_v4_0_8_fifo_async                                    |   757|
|388   |                XPM_FIFO_ASYNC_INST                                                                                                      |xpm_fifo_async__xdcDup__1                                           |   757|
|389   |                  \gnuram_async_fifo.xpm_fifo_base_inst                                                                                  |xpm_fifo_base__xdcDup__1                                            |   737|
|390   |                    \gen_sdpram.xpm_memory_base_inst                                                                                     |xpm_memory_base                                                     |    65|
|391   |                    \gen_cdc_pntr.wr_pntr_cdc_inst                                                                                       |xpm_cdc_gray__4                                                     |    68|
|392   |                    \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                    |xpm_cdc_gray__parameterized0                                        |    97|
|393   |                    \gen_cdc_pntr.rd_pntr_cdc_inst                                                                                       |xpm_cdc_gray                                                        |    68|
|394   |                    \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                    |xpm_cdc_gray__parameterized1                                        |    75|
|395   |                    \gen_cdc_pntr.rpw_gray_reg                                                                                           |xpm_fifo_reg_vec                                                    |    20|
|396   |                    \gen_cdc_pntr.rpw_gray_reg_dc                                                                                        |xpm_fifo_reg_vec__parameterized0                                    |    11|
|397   |                    \gen_cdc_pntr.wpr_gray_reg                                                                                           |xpm_fifo_reg_vec_60                                                 |    15|
|398   |                    \gen_cdc_pntr.wpr_gray_reg_dc                                                                                        |xpm_fifo_reg_vec__parameterized0_61                                 |    22|
|399   |                    \gen_fwft.rdpp1_inst                                                                                                 |xpm_counter_updn                                                    |     9|
|400   |                    rdp_inst                                                                                                             |xpm_counter_updn__parameterized0                                    |    70|
|401   |                    rdpp1_inst                                                                                                           |xpm_counter_updn__parameterized1                                    |    22|
|402   |                    rst_d1_inst                                                                                                          |xpm_fifo_reg_bit                                                    |     2|
|403   |                    wrp_inst                                                                                                             |xpm_counter_updn__parameterized0_62                                 |    38|
|404   |                    wrpp1_inst                                                                                                           |xpm_counter_updn__parameterized1_63                                 |    34|
|405   |                    wrpp2_inst                                                                                                           |xpm_counter_updn__parameterized2                                    |    22|
|406   |                    xpm_fifo_rst_inst                                                                                                    |xpm_fifo_rst__xdcDup__1                                             |    40|
|407   |                      \gen_rst_ic.wrst_rd_inst                                                                                           |xpm_cdc_sync_rst__4                                                 |     4|
|408   |                      \gen_rst_ic.rrst_wr_inst                                                                                           |xpm_cdc_sync_rst                                                    |     4|
|409   |            FORMATTER_INST                                                                                                               |v_vid_in_axi4s_v4_0_8_formatter                                     |   201|
|410   |    proc_sys_reset_vcu_1                                                                                                                 |vcu_trd_proc_sys_reset_vcu_1_1                                      |    66|
|411   |      U0                                                                                                                                 |proc_sys_reset                                                      |    66|
|412   |        EXT_LPF                                                                                                                          |lpf_55                                                              |    23|
|413   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                     |cdc_sync_58                                                         |     6|
|414   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                     |cdc_sync_59                                                         |     6|
|415   |        SEQ                                                                                                                              |sequence_psr_56                                                     |    38|
|416   |          SEQ_COUNTER                                                                                                                    |upcnt_n_57                                                          |    13|
|417   |    proc_sys_reset_vcu_0                                                                                                                 |vcu_trd_proc_sys_reset_vcu_0_1                                      |    66|
|418   |      U0                                                                                                                                 |proc_sys_reset__1                                                   |    66|
|419   |        EXT_LPF                                                                                                                          |lpf                                                                 |    23|
|420   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                     |cdc_sync                                                            |     6|
|421   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                     |cdc_sync_54                                                         |     6|
|422   |        SEQ                                                                                                                              |sequence_psr                                                        |    38|
|423   |          SEQ_COUNTER                                                                                                                    |upcnt_n                                                             |    13|
|424   |    gig_ethernet_pcs_pma_0                                                                                                               |vcu_trd_gig_ethernet_pcs_pma_0_1                                    |  2838|
|425   |      inst                                                                                                                               |vcu_trd_gig_ethernet_pcs_pma_0_1_support                            |  2838|
|426   |        core_clocking_i                                                                                                                  |vcu_trd_gig_ethernet_pcs_pma_0_1_clocking                           |     4|
|427   |        core_resets_i                                                                                                                    |vcu_trd_gig_ethernet_pcs_pma_0_1_resets                             |     4|
|428   |        pcs_pma_block_i                                                                                                                  |vcu_trd_gig_ethernet_pcs_pma_0_1_block                              |  2830|
|429   |          vcu_trd_gig_ethernet_pcs_pma_0_1_core                                                                                          |gig_ethernet_pcs_pma_v16_1_4                                        |   972|
|430   |            gpcs_pma_inst                                                                                                                |GPCS_PMA_GEN                                                        |   972|
|431   |              \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION                                                                      |AUTO_NEG                                                            |   287|
|432   |              \HAS_MANAGEMENT.MDIO                                                                                                       |MANAGEMENT                                                          |   200|
|433   |                \MDIO_IF_ENABLE.MDIO_INTERFACE_1                                                                                         |MDIO_INTERFACE                                                      |   141|
|434   |                SYNC_MDC                                                                                                                 |sync_block_52                                                       |     7|
|435   |                SYNC_MDIO_IN                                                                                                             |sync_block_53                                                       |     6|
|436   |              \MGT_RESET.SYNC_ASYNC_RESET                                                                                                |reset_sync_block                                                    |     7|
|437   |              \MGT_RESET.SYNC_ASYNC_RESET_RECCLK                                                                                         |reset_sync_block_50                                                 |     7|
|438   |              \MGT_RESET.SYNC_SOFT_RESET_RECCLK                                                                                          |reset_sync_block_51                                                 |     6|
|439   |              \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK                                                                                     |RX                                                                  |   179|
|440   |              \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION                                                                                       |SYNCHRONISE                                                         |    46|
|441   |              SYNC_SIGNAL_DETECT                                                                                                         |sync_block                                                          |     8|
|442   |              TRANSMITTER                                                                                                                |TX                                                                  |   140|
|443   |          sgmii_logic                                                                                                                    |vcu_trd_gig_ethernet_pcs_pma_0_1_sgmii_adapt                        |   117|
|444   |            clock_generation                                                                                                             |vcu_trd_gig_ethernet_pcs_pma_0_1_clk_gen                            |    31|
|445   |              clk_div1                                                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr                       |    10|
|446   |              clk_div2                                                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr_49                    |     9|
|447   |            gen_sync_reset                                                                                                               |vcu_trd_gig_ethernet_pcs_pma_0_1_reset_sync_46                      |     6|
|448   |            receiver                                                                                                                     |vcu_trd_gig_ethernet_pcs_pma_0_1_rx_rate_adapt                      |    58|
|449   |            resync_speed_100                                                                                                             |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_47                      |     6|
|450   |            resync_speed_10_100                                                                                                          |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_48                      |     6|
|451   |            transmitter                                                                                                                  |vcu_trd_gig_ethernet_pcs_pma_0_1_tx_rate_adapt                      |    10|
|452   |          sync_block_reset_done                                                                                                          |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block                         |     6|
|453   |          transceiver_inst                                                                                                               |vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver                        |  1734|
|454   |            vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i                                                                                        |vcu_trd_gig_ethernet_pcs_pma_0_1_gt                                 |  1263|
|455   |              inst                                                                                                                       |vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_top                    |  1263|
|456   |                \gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst                                          |vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4                  |  1263|
|457   |                  \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst                            |vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gthe4_channel_wrapper           |     2|
|458   |                    channel_inst                                                                                                         |gtwizard_ultrascale_v1_7_4_gthe4_channel                            |     2|
|459   |                  \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst             |gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal                           |   867|
|460   |                    bit_synchronizer_drprst_inst                                                                                         |gtwizard_ultrascale_v1_7_4_bit_synchronizer_36                      |     6|
|461   |                    gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i                                                                            |gtwizard_ultrascale_v1_7_4_gte4_drp_arb                             |   263|
|462   |                    gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i                                                                       |gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx                        |   589|
|463   |                      U_TXOUTCLK_FREQ_COUNTER                                                                                            |gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter              |   145|
|464   |                        reset_synchronizer_testclk_rst_inst                                                                              |gtwizard_ultrascale_v1_7_4_reset_synchronizer_45                    |     5|
|465   |                      bit_synchronizer_cplllock_inst                                                                                     |gtwizard_ultrascale_v1_7_4_bit_synchronizer_39                      |     7|
|466   |                      bit_synchronizer_txoutclksel_inst0                                                                                 |gtwizard_ultrascale_v1_7_4_bit_synchronizer_40                      |     6|
|467   |                      bit_synchronizer_txoutclksel_inst1                                                                                 |gtwizard_ultrascale_v1_7_4_bit_synchronizer_41                      |     6|
|468   |                      bit_synchronizer_txoutclksel_inst2                                                                                 |gtwizard_ultrascale_v1_7_4_bit_synchronizer_42                      |     6|
|469   |                      bit_synchronizer_txprgdivresetdone_inst                                                                            |gtwizard_ultrascale_v1_7_4_bit_synchronizer_43                      |    11|
|470   |                      bit_synchronizer_txprogdivreset_inst                                                                               |gtwizard_ultrascale_v1_7_4_bit_synchronizer_44                      |     6|
|471   |                    reset_synchronizer_resetin_rx_inst                                                                                   |gtwizard_ultrascale_v1_7_4_reset_synchronizer_37                    |     4|
|472   |                    reset_synchronizer_resetin_tx_inst                                                                                   |gtwizard_ultrascale_v1_7_4_reset_synchronizer_38                    |     5|
|473   |                  \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                     |gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood                    |    25|
|474   |                  \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_4_bit_synchronizer                         |     5|
|475   |                  \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_4_bit_synchronizer_14                      |     5|
|476   |                  \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                 |gtwizard_ultrascale_v1_7_4_gtwiz_reset                              |   316|
|477   |                    bit_synchronizer_gtpowergood_inst                                                                                    |gtwizard_ultrascale_v1_7_4_bit_synchronizer_17                      |     6|
|478   |                    bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                    |gtwizard_ultrascale_v1_7_4_bit_synchronizer_18                      |     5|
|479   |                    bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                            |gtwizard_ultrascale_v1_7_4_bit_synchronizer_19                      |     7|
|480   |                    bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                    |gtwizard_ultrascale_v1_7_4_bit_synchronizer_20                      |     6|
|481   |                    bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                            |gtwizard_ultrascale_v1_7_4_bit_synchronizer_21                      |     7|
|482   |                    bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                  |gtwizard_ultrascale_v1_7_4_bit_synchronizer_22                      |     8|
|483   |                    bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                  |gtwizard_ultrascale_v1_7_4_bit_synchronizer_23                      |     8|
|484   |                    bit_synchronizer_plllock_rx_inst                                                                                     |gtwizard_ultrascale_v1_7_4_bit_synchronizer_24                      |     8|
|485   |                    bit_synchronizer_plllock_tx_inst                                                                                     |gtwizard_ultrascale_v1_7_4_bit_synchronizer_25                      |     9|
|486   |                    bit_synchronizer_rxcdrlock_inst                                                                                      |gtwizard_ultrascale_v1_7_4_bit_synchronizer_26                      |    11|
|487   |                    reset_synchronizer_gtwiz_reset_all_inst                                                                              |gtwizard_ultrascale_v1_7_4_reset_synchronizer                       |     5|
|488   |                    reset_synchronizer_gtwiz_reset_rx_any_inst                                                                           |gtwizard_ultrascale_v1_7_4_reset_synchronizer_27                    |    10|
|489   |                    reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                      |gtwizard_ultrascale_v1_7_4_reset_synchronizer_28                    |     6|
|490   |                    reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                              |gtwizard_ultrascale_v1_7_4_reset_synchronizer_29                    |     6|
|491   |                    reset_synchronizer_gtwiz_reset_tx_any_inst                                                                           |gtwizard_ultrascale_v1_7_4_reset_synchronizer_30                    |    11|
|492   |                    reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                      |gtwizard_ultrascale_v1_7_4_reset_synchronizer_31                    |     5|
|493   |                    reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                              |gtwizard_ultrascale_v1_7_4_reset_synchronizer_32                    |     6|
|494   |                    reset_synchronizer_rx_done_inst                                                                                      |gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer_33                |     7|
|495   |                    reset_synchronizer_tx_done_inst                                                                                      |gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer_34                |     6|
|496   |                    reset_synchronizer_txprogdivreset_inst                                                                               |gtwizard_ultrascale_v1_7_4_reset_synchronizer_35                    |     5|
|497   |                  \gen_gtwizard_gthe4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                         |gtwizard_ultrascale_v1_7_4_gtwiz_buffbypass_rx                      |    29|
|498   |                    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_masterphaligndone_inst                                  |gtwizard_ultrascale_v1_7_4_bit_synchronizer_15                      |     6|
|499   |                    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                     |gtwizard_ultrascale_v1_7_4_bit_synchronizer_16                      |     7|
|500   |                    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                        |gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer                   |     9|
|501   |            reclock_encommaalign                                                                                                         |vcu_trd_gig_ethernet_pcs_pma_0_1_reset_sync                         |     6|
|502   |            reclock_rxreset                                                                                                              |vcu_trd_gig_ethernet_pcs_pma_0_1_reset_sync_0                       |     8|
|503   |            rx_elastic_buffer_inst                                                                                                       |vcu_trd_gig_ethernet_pcs_pma_0_1_rx_elastic_buffer                  |   387|
|504   |              \reclock_rd_addrgray[0].sync_rd_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_1                       |     6|
|505   |              \reclock_rd_addrgray[1].sync_rd_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_2                       |     7|
|506   |              \reclock_rd_addrgray[2].sync_rd_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_3                       |     7|
|507   |              \reclock_rd_addrgray[3].sync_rd_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_4                       |     7|
|508   |              \reclock_rd_addrgray[4].sync_rd_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_5                       |     7|
|509   |              \reclock_rd_addrgray[5].sync_rd_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_6                       |     8|
|510   |              \reclock_wr_addrgray[0].sync_wr_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_7                       |     6|
|511   |              \reclock_wr_addrgray[1].sync_wr_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_8                       |     7|
|512   |              \reclock_wr_addrgray[2].sync_wr_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_9                       |     7|
|513   |              \reclock_wr_addrgray[3].sync_wr_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_10                      |     7|
|514   |              \reclock_wr_addrgray[4].sync_wr_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_11                      |     7|
|515   |              \reclock_wr_addrgray[5].sync_wr_addrgray                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_12                      |     8|
|516   |              sync_initialize_ram_comp                                                                                                   |vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block_13                      |     7|
+------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:03:56 . Memory (MB): peak = 4520.273 ; gain = 2845.273 ; free physical = 9604 ; free virtual = 22821
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 706 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:44 ; elapsed = 00:03:30 . Memory (MB): peak = 4524.184 ; gain = 2253.754 ; free physical = 14100 ; free virtual = 27317
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:57 . Memory (MB): peak = 4524.184 ; gain = 2849.184 ; free physical = 14105 ; free virtual = 27318
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 762 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu_trd_i/clk_wiz/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu_trd_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu_trd_i/clk_wiz_1/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu_trd_i/clk_wiz_2/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu_trd_i/clk_wiz_3/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu_trd_i/clk_wiz_4/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu_trd_i/clk_wiz/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu_trd_i/clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu_trd_i/clk_wiz_1/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu_trd_i/clk_wiz_2/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu_trd_i/clk_wiz_3/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu_trd_i/clk_wiz_4/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxrecclk_bufg_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_a_fifo/fifo_ram_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/formatter/link_b_fifo/fifo_ram_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  BUFG => BUFGCE: 8 instances
  FD => FDRE: 114 instances
  FDP => FDPE: 36 instances
  FDR => FDRE: 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 5 instances
  SRL16 => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
1409 Infos, 567 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:04:05 . Memory (MB): peak = 4578.297 ; gain = 2903.484 ; free physical = 15548 ; free virtual = 28761
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/brainiarc7/designs/vcu_trd/vcu_trd.runs/synth_1/vcu_trd_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4602.309 ; gain = 24.012 ; free physical = 15543 ; free virtual = 28765
INFO: [runtcl-4] Executing : report_utilization -file vcu_trd_wrapper_utilization_synth.rpt -pb vcu_trd_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4602.309 ; gain = 0.000 ; free physical = 15543 ; free virtual = 28765
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 15:40:52 2018...
