# Read the SystemVerilog design files
read_verilog -sv mux2.sv

# Elaborate the design and specify the top module
hierarchy -top MUX2

# Perform generic synthesis optimizations
synth -top MUX2

# Clean up and optimize further
clean

# Write the synthesized Verilog netlist
write_verilog mux2_synth.sv