
 PARAMETER VERSION = 2.1.0


 PORT sys_rst_n = sys_rst_n, DIR = I, SIGIS = RST, RST_POLARITY = 0, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT sys_clk = sys_clk, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_we_n = MCB_DDR2_we_n, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_udqs_n = MCB_DDR2_udqs_n, DIR = IO, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT MCB_DDR2_udqs = MCB_DDR2_udqs, DIR = IO, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT MCB_DDR2_udm = MCB_DDR2_udm, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_rzq = MCB_DDR2_rzq, DIR = IO, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT MCB_DDR2_ras_n = MCB_DDR2_ras_n, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_odt = MCB_DDR2_odt, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_ldm = MCB_DDR2_ldm, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_dqs_n = MCB_DDR2_dqs_n, DIR = IO, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT MCB_DDR2_dqs = MCB_DDR2_dqs, DIR = IO, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT MCB_DDR2_dq = MCB_DDR2_dq, DIR = IO, VEC = [15:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT MCB_DDR2_clk_n = MCB_DDR2_clk_n, DIR = O, SIGIS = CLK, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_clk = MCB_DDR2_clk, DIR = O, SIGIS = CLK, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_cke = MCB_DDR2_cke, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_cas_n = MCB_DDR2_cas_n, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_ba = MCB_DDR2_ba, DIR = O, VEC = [2:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MCB_DDR2_addr = MCB_DDR2_addr, DIR = O, VEC = [12:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Led_N = Led_N, DIR = O, VEC = [0:3], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT FTDI_Tx = FTDI_Tx, DIR = I, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT FTDI_Rx = FTDI_Rx, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_SUBFAMILY = lx, DT = string, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = lx
 PARAMETER C_EXT_RST_WIDTH = 4, DT = integer, RANGE = (1:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_AUX_RST_WIDTH = 4, DT = integer, RANGE = (1:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_EXT_RESET_HIGH = 0, DT = std_logic, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER C_AUX_RESET_HIGH = 1, DT = std_logic, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_BUS_RST = 1, DT = integer, RANGE = (1:8), AFFECTS_PORTS_VEC = Bus_Struct_Reset, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_PERP_RST = 1, DT = integer, RANGE = (1:16), AFFECTS_PORTS_VEC = Peripheral_Reset, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_INTERCONNECT_ARESETN = 1, DT = integer, RANGE = (1:8), AFFECTS_PORTS_VEC = Interconnect_aresetn, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_PERP_ARESETN = 1, DT = integer, RANGE = (1:16), AFFECTS_PORTS_VEC = Peripheral_aresetn, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_FAMILY = virtex5, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0
 PORT Ext_Reset_In = sys_rst_n, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_rst_n
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Core_Reset_Req_0 = Core_Reset_Req, DIR = I, BUS = RESETPPC0, SIGIS = RST, DEFAULT = Core_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Chip_Reset_Req_0 = Chip_Reset_Req, DIR = I, BUS = RESETPPC0, SIGIS = RST, DEFAULT = Chip_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT System_Reset_Req_0 = System_Reset_Req, DIR = I, BUS = RESETPPC0, SIGIS = RST, DEFAULT = System_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Core_Reset_Req_1 = Core_Reset_Req, DIR = I, BUS = RESETPPC1, SIGIS = RST, DEFAULT = Core_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Chip_Reset_Req_1 = Chip_Reset_Req, DIR = I, BUS = RESETPPC1, SIGIS = RST, DEFAULT = Chip_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT System_Reset_Req_1 = System_Reset_Req, DIR = I, BUS = RESETPPC1, SIGIS = RST, DEFAULT = System_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked, DIR = I, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_Dcm_locked
 PORT RstcPPCresetcore_0 = RstcPPCresetcore, DIR = O, BUS = RESETPPC0, SIGIS = RST, DEFAULT = RstcPPCresetcore, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetchip_0 = RstsPPCresetchip, DIR = O, BUS = RESETPPC0, SIGIS = RST, DEFAULT = RstsPPCresetchip, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetsys_0 = RstcPPCresetsys, DIR = O, BUS = RESETPPC0, SIGIS = RST, DEFAULT = RstcPPCresetsys, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetcore_1 = RstcPPCresetcore, DIR = O, BUS = RESETPPC1, SIGIS = RST, DEFAULT = RstcPPCresetcore, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetchip_1 = RstsPPCresetchip, DIR = O, BUS = RESETPPC1, SIGIS = RST, DEFAULT = RstsPPCresetchip, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetsys_1 = RstcPPCresetsys, DIR = O, BUS = RESETPPC1, SIGIS = RST, DEFAULT = RstcPPCresetsys, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MB_Reset = proc_sys_reset_0_MB_Reset, DIR = O, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_MB_Reset
 PORT Bus_Struct_Reset = proc_sys_reset_0_BUS_STRUCT_RESET, DIR = O, VEC = [0:C_NUM_BUS_RST-1], SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn, DIR = O, VEC = [0:C_NUM_INTERCONNECT_ARESETN-1], SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN mutex
 PARAMETER INSTANCE = mutex_0
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=1), RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S0_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S1_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=2), RESOLVED_BUS = 
 PARAMETER C_S1_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S1_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S2_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=3), RESOLVED_BUS = 
 PARAMETER C_S2_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S2_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S3_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=4), RESOLVED_BUS = 
 PARAMETER C_S3_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S3_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S4_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=5), RESOLVED_BUS = 
 PARAMETER C_S4_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S4_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S5_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=6), RESOLVED_BUS = 
 PARAMETER C_S5_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S5_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S6_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S6_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S6_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=7), RESOLVED_BUS = 
 PARAMETER C_S6_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S6_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S7_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S7_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S7_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_NUM_AXI >=8), RESOLVED_BUS = 
 PARAMETER C_S7_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S7_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = virtex6, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex6
 PARAMETER C_SPLB0_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB0, ADDRESS = BASE, PAIR = C_SPLB0_HIGHADDR, MIN_SIZE = 0x100, ISVALID = (C_NUM_PLB >=1), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB0_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB0, ADDRESS = HIGH, PAIR = C_SPLB0_BASEADDR, ISVALID = (C_NUM_PLB >=1), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB0_AWIDTH = 32, DT = INTEGER, BUS = SPLB0, ISVALID = (C_NUM_PLB >=1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB0_DWIDTH = 32, DT = INTEGER, BUS = SPLB0, ISVALID = (C_NUM_PLB >=1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB0_BE:PLB0_wrDBus:Sl0_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB0_P2P = 0, DT = INTEGER, BUS = SPLB0, ISVALID = (C_NUM_PLB >=1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB0_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB0, ISVALID = (C_NUM_PLB >=1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB0_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB0_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB0, ISVALID = (C_NUM_PLB >=1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl0_MBusy:Sl0_MWrErr:Sl0_MRdErr:Sl0_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB0_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB0, ISVALID = (C_NUM_PLB >=1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB0_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB0, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PLB >=1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB0_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB0, ISVALID = (C_NUM_PLB >=1), IO_IS = clk_freq, CLK_PORT = SPLB0_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_SPLB1_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB1, ADDRESS = BASE, PAIR = C_SPLB1_HIGHADDR, MIN_SIZE = 0x100, ISVALID = (C_NUM_PLB >=2), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB1_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB1, ADDRESS = HIGH, PAIR = C_SPLB1_BASEADDR, ISVALID = (C_NUM_PLB >=2), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB1_AWIDTH = 32, DT = INTEGER, BUS = SPLB1, ISVALID = (C_NUM_PLB >=2), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB1_DWIDTH = 32, DT = INTEGER, BUS = SPLB1, ISVALID = (C_NUM_PLB >=2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB1_BE:PLB1_wrDBus:Sl1_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB1_P2P = 0, DT = INTEGER, BUS = SPLB1, ISVALID = (C_NUM_PLB >=2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB1_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB1, ISVALID = (C_NUM_PLB >=2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB1_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB1_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB1, ISVALID = (C_NUM_PLB >=2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl1_MBusy:Sl1_MWrErr:Sl1_MRdErr:Sl1_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB1_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB1, ISVALID = (C_NUM_PLB >=2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB1_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB1, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PLB >=2), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB1_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB1, ISVALID = (C_NUM_PLB >=2), IO_IS = clk_freq, CLK_PORT = SPLB1_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_SPLB2_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB2, ADDRESS = BASE, PAIR = C_SPLB2_HIGHADDR, MIN_SIZE = 0x100, ISVALID = (C_NUM_PLB >=3), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB2_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB2, ADDRESS = HIGH, PAIR = C_SPLB2_BASEADDR, ISVALID = (C_NUM_PLB >=3), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB2_AWIDTH = 32, DT = INTEGER, BUS = SPLB2, ISVALID = (C_NUM_PLB >=3), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB2_DWIDTH = 32, DT = INTEGER, BUS = SPLB2, ISVALID = (C_NUM_PLB >=3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB2_BE:PLB2_wrDBus:Sl2_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB2_P2P = 0, DT = INTEGER, BUS = SPLB2, ISVALID = (C_NUM_PLB >=3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB2_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB2, ISVALID = (C_NUM_PLB >=3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB2_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB2_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB2, ISVALID = (C_NUM_PLB >=3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl2_MBusy:Sl2_MWrErr:Sl2_MRdErr:Sl2_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB2_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB2, ISVALID = (C_NUM_PLB >=3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB2_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB2, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PLB >=3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB2_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB2, ISVALID = (C_NUM_PLB >=3), IO_IS = clk_freq, CLK_PORT = SPLB2_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_SPLB3_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB3, ADDRESS = BASE, PAIR = C_SPLB3_HIGHADDR, MIN_SIZE = 0x100, ISVALID = (C_NUM_PLB >=4), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB3_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB3, ADDRESS = HIGH, PAIR = C_SPLB3_BASEADDR, ISVALID = (C_NUM_PLB >=4), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB3_AWIDTH = 32, DT = INTEGER, BUS = SPLB3, ISVALID = (C_NUM_PLB >=4), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB3_DWIDTH = 32, DT = INTEGER, BUS = SPLB3, ISVALID = (C_NUM_PLB >=4), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB3_BE:PLB3_wrDBus:Sl3_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB3_P2P = 0, DT = INTEGER, BUS = SPLB3, ISVALID = (C_NUM_PLB >=4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB3_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB3, ISVALID = (C_NUM_PLB >=4), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB3_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB3_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB3, ISVALID = (C_NUM_PLB >=4), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl3_MBusy:Sl3_MWrErr:Sl3_MRdErr:Sl3_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB3_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB3, ISVALID = (C_NUM_PLB >=4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB3_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB3, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PLB >=4), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB3_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB3, ISVALID = (C_NUM_PLB >=4), IO_IS = clk_freq, CLK_PORT = SPLB3_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_SPLB4_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB4, ADDRESS = BASE, PAIR = C_SPLB4_HIGHADDR, MIN_SIZE = 0x100, ISVALID = (C_NUM_PLB >=5), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB4_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB4, ADDRESS = HIGH, PAIR = C_SPLB4_BASEADDR, ISVALID = (C_NUM_PLB >=5), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB4_AWIDTH = 32, DT = INTEGER, BUS = SPLB4, ISVALID = (C_NUM_PLB >=5), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB4_DWIDTH = 32, DT = INTEGER, BUS = SPLB4, ISVALID = (C_NUM_PLB >=5), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB4_BE:PLB4_wrDBus:Sl4_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB4_P2P = 0, DT = INTEGER, BUS = SPLB4, ISVALID = (C_NUM_PLB >=5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB4_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB4, ISVALID = (C_NUM_PLB >=5), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB4_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB4_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB4, ISVALID = (C_NUM_PLB >=5), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl4_MBusy:Sl4_MWrErr:Sl4_MRdErr:Sl4_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB4_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB4, ISVALID = (C_NUM_PLB >=5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB4_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB4, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PLB >=5), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB4_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB4, ISVALID = (C_NUM_PLB >=5), IO_IS = clk_freq, CLK_PORT = SPLB4_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_SPLB5_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB5, ADDRESS = BASE, PAIR = C_SPLB5_HIGHADDR, MIN_SIZE = 0x100, ISVALID = (C_NUM_PLB >=6), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB5_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB5, ADDRESS = HIGH, PAIR = C_SPLB5_BASEADDR, ISVALID = (C_NUM_PLB >=6), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB5_AWIDTH = 32, DT = INTEGER, BUS = SPLB5, ISVALID = (C_NUM_PLB >=6), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB5_DWIDTH = 32, DT = INTEGER, BUS = SPLB5, ISVALID = (C_NUM_PLB >=6), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB5_BE:PLB5_wrDBus:Sl5_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB5_P2P = 0, DT = INTEGER, BUS = SPLB5, ISVALID = (C_NUM_PLB >=6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB5_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB5, ISVALID = (C_NUM_PLB >=6), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB5_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB5_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB5, ISVALID = (C_NUM_PLB >=6), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl5_MBusy:Sl5_MWrErr:Sl5_MRdErr:Sl5_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB5_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB5, ISVALID = (C_NUM_PLB >=6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB5_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB5, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PLB >=6), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB5_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB5, ISVALID = (C_NUM_PLB >=6), IO_IS = clk_freq, CLK_PORT = SPLB5_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_SPLB6_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB6, ADDRESS = BASE, PAIR = C_SPLB6_HIGHADDR, MIN_SIZE = 0x100, ISVALID = (C_NUM_PLB >=7), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB6_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB6, ADDRESS = HIGH, PAIR = C_SPLB6_BASEADDR, ISVALID = (C_NUM_PLB >=7), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB6_AWIDTH = 32, DT = INTEGER, BUS = SPLB6, ISVALID = (C_NUM_PLB >=7), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB6_DWIDTH = 32, DT = INTEGER, BUS = SPLB6, ISVALID = (C_NUM_PLB >=7), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB6_BE:PLB6_wrDBus:Sl6_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB6_P2P = 0, DT = INTEGER, BUS = SPLB6, ISVALID = (C_NUM_PLB >=7), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB6_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB6, ISVALID = (C_NUM_PLB >=7), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB6_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB6_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB6, ISVALID = (C_NUM_PLB >=7), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl6_MBusy:Sl6_MWrErr:Sl6_MRdErr:Sl6_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB6_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB6, ISVALID = (C_NUM_PLB >=7), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB6_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB6, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PLB >=7), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB6_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB6, ISVALID = (C_NUM_PLB >=7), IO_IS = clk_freq, CLK_PORT = SPLB6_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_SPLB7_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB7, ADDRESS = BASE, PAIR = C_SPLB7_HIGHADDR, MIN_SIZE = 0x100, ISVALID = (C_NUM_PLB >=8), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB7_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB7, ADDRESS = HIGH, PAIR = C_SPLB7_BASEADDR, ISVALID = (C_NUM_PLB >=8), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB7_AWIDTH = 32, DT = INTEGER, BUS = SPLB7, ISVALID = (C_NUM_PLB >=8), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB7_DWIDTH = 32, DT = INTEGER, BUS = SPLB7, ISVALID = (C_NUM_PLB >=8), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB7_BE:PLB7_wrDBus:Sl7_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB7_P2P = 0, DT = INTEGER, BUS = SPLB7, ISVALID = (C_NUM_PLB >=8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB7_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB7, ISVALID = (C_NUM_PLB >=8), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB7_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB7_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB7, ISVALID = (C_NUM_PLB >=8), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl7_MBusy:Sl7_MWrErr:Sl7_MRdErr:Sl7_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB7_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB7, ISVALID = (C_NUM_PLB >=8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB7_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB7, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PLB >=8), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB7_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB7, ISVALID = (C_NUM_PLB >=8), IO_IS = clk_freq, CLK_PORT = SPLB7_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S0_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S0_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S0_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=1), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_BASEADDR = 0x43400000, DT = std_logic_vector(31 downto 0), PAIR = C_S0_AXI_HIGHADDR, ADDRESS = BASE, BUS = S0_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x1000, ISVALID = (C_NUM_AXI >=1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x43400000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_HIGHADDR = 0x4340ffff, DT = std_logic_vector(31 downto 0), PAIR = C_S0_AXI_BASEADDR, ADDRESS = HIGH, BUS = S0_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_NUM_AXI >=1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x4340ffff, MIN_SIZE = 0x1000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S0_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=1), AFFECTS_PORTS_VEC = S0_AXI_AWADDR:S0_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S0_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=1), AFFECTS_PORTS_VEC = S0_AXI_WDATA:S0_AXI_WSTRB:S0_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S0_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=1), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = S0_AXI
 PARAMETER C_S1_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S1_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S1_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S1_AXI_HIGHADDR, ADDRESS = BASE, BUS = S1_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_NUM_AXI >=2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S1_AXI_BASEADDR, ADDRESS = HIGH, BUS = S1_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_NUM_AXI >=2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S1_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=2), AFFECTS_PORTS_VEC = S1_AXI_AWADDR:S1_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S1_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=2), AFFECTS_PORTS_VEC = S1_AXI_WDATA:S1_AXI_WSTRB:S1_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S1_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S2_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S2_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=3), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S2_AXI_HIGHADDR, ADDRESS = BASE, BUS = S2_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_NUM_AXI >=3), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S2_AXI_BASEADDR, ADDRESS = HIGH, BUS = S2_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_NUM_AXI >=3), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S2_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=3), AFFECTS_PORTS_VEC = S2_AXI_AWADDR:S2_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S2_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=3), AFFECTS_PORTS_VEC = S2_AXI_WDATA:S2_AXI_WSTRB:S2_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S2_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=3), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S3_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S3_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=4), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S3_AXI_HIGHADDR, ADDRESS = BASE, BUS = S3_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_NUM_AXI >=4), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S3_AXI_BASEADDR, ADDRESS = HIGH, BUS = S3_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_NUM_AXI >=4), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S3_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=4), AFFECTS_PORTS_VEC = S3_AXI_AWADDR:S3_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S3_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=4), AFFECTS_PORTS_VEC = S3_AXI_WDATA:S3_AXI_WSTRB:S3_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S3_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=4), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S4_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S4_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=5), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S4_AXI_HIGHADDR, ADDRESS = BASE, BUS = S4_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_NUM_AXI >=5), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S4_AXI_BASEADDR, ADDRESS = HIGH, BUS = S4_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_NUM_AXI >=5), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S4_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=5), AFFECTS_PORTS_VEC = S4_AXI_AWADDR:S4_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S4_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=5), AFFECTS_PORTS_VEC = S4_AXI_WDATA:S4_AXI_WSTRB:S4_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S4_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=5), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S5_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S5_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=6), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S5_AXI_HIGHADDR, ADDRESS = BASE, BUS = S5_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_NUM_AXI >=6), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S5_AXI_BASEADDR, ADDRESS = HIGH, BUS = S5_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_NUM_AXI >=6), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S5_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=6), AFFECTS_PORTS_VEC = S5_AXI_AWADDR:S5_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S5_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=6), AFFECTS_PORTS_VEC = S5_AXI_WDATA:S5_AXI_WSTRB:S5_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S5_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=6), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_S6_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S6_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S6_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=7), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S6_AXI_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S6_AXI_HIGHADDR, ADDRESS = BASE, BUS = S6_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_NUM_AXI >=7), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S6_AXI_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S6_AXI_BASEADDR, ADDRESS = HIGH, BUS = S6_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_NUM_AXI >=7), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S6_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S6_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=7), AFFECTS_PORTS_VEC = S6_AXI_AWADDR:S6_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S6_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S6_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=7), AFFECTS_PORTS_VEC = S6_AXI_WDATA:S6_AXI_WSTRB:S6_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S6_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S6_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=7), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_S7_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S7_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S7_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=8), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S7_AXI_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S7_AXI_HIGHADDR, ADDRESS = BASE, BUS = S7_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_NUM_AXI >=8), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S7_AXI_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S7_AXI_BASEADDR, ADDRESS = HIGH, BUS = S7_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_NUM_AXI >=8), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S7_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S7_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=8), AFFECTS_PORTS_VEC = S7_AXI_AWADDR:S7_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S7_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S7_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_AXI >=8), AFFECTS_PORTS_VEC = S7_AXI_WDATA:S7_AXI_WSTRB:S7_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S7_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S7_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_NUM_AXI >=8), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_ASYNC_CLKS = 0, DT = INTEGER, RANGE = (0:1), ISVALID = ((C_NUM_PLB + C_NUM_AXI) > 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_NUM_PLB = 0, DT = INTEGER, RANGE = (0:8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SPLB0_BASEADDR:C_SPLB0_HIGHADDR:C_SPLB0_AWIDTH:C_SPLB0_DWIDTH:C_SPLB0_P2P:C_SPLB0_MID_WIDTH:C_SPLB0_NUM_MASTERS:C_SPLB0_SUPPORT_BURSTS:C_SPLB0_NATIVE_DWIDTH:C_SPLB0_CLK_FREQ_HZ:C_SPLB1_BASEADDR:C_SPLB1_HIGHADDR:C_SPLB1_AWIDTH:C_SPLB1_DWIDTH:C_SPLB1_P2P:C_SPLB1_MID_WIDTH:C_SPLB1_NUM_MASTERS:C_SPLB1_SUPPORT_BURSTS:C_SPLB1_NATIVE_DWIDTH:C_SPLB1_CLK_FREQ_HZ:C_SPLB2_BASEADDR:C_SPLB2_HIGHADDR:C_SPLB2_AWIDTH:C_SPLB2_DWIDTH:C_SPLB2_P2P:C_SPLB2_MID_WIDTH:C_SPLB2_NUM_MASTERS:C_SPLB2_SUPPORT_BURSTS:C_SPLB2_NATIVE_DWIDTH:C_SPLB2_CLK_FREQ_HZ:C_SPLB3_BASEADDR:C_SPLB3_HIGHADDR:C_SPLB3_AWIDTH:C_SPLB3_DWIDTH:C_SPLB3_P2P:C_SPLB3_MID_WIDTH:C_SPLB3_NUM_MASTERS:C_SPLB3_SUPPORT_BURSTS:C_SPLB3_NATIVE_DWIDTH:C_SPLB3_CLK_FREQ_HZ:C_SPLB4_BASEADDR:C_SPLB4_HIGHADDR:C_SPLB4_AWIDTH:C_SPLB4_DWIDTH:C_SPLB4_P2P:C_SPLB4_MID_WIDTH:C_SPLB4_NUM_MASTERS:C_SPLB4_SUPPORT_BURSTS:C_SPLB4_NATIVE_DWIDTH:C_SPLB4_CLK_FREQ_HZ:C_SPLB5_BASEADDR:C_SPLB5_HIGHADDR:C_SPLB5_AWIDTH:C_SPLB5_DWIDTH:C_SPLB5_P2P:C_SPLB5_MID_WIDTH:C_SPLB5_NUM_MASTERS:C_SPLB5_SUPPORT_BURSTS:C_SPLB5_NATIVE_DWIDTH:C_SPLB5_CLK_FREQ_HZ:C_SPLB6_BASEADDR:C_SPLB6_HIGHADDR:C_SPLB6_AWIDTH:C_SPLB6_DWIDTH:C_SPLB6_P2P:C_SPLB6_MID_WIDTH:C_SPLB6_NUM_MASTERS:C_SPLB6_SUPPORT_BURSTS:C_SPLB6_NATIVE_DWIDTH:C_SPLB6_CLK_FREQ_HZ:C_SPLB7_BASEADDR:C_SPLB7_HIGHADDR:C_SPLB7_AWIDTH:C_SPLB7_DWIDTH:C_SPLB7_P2P:C_SPLB7_MID_WIDTH:C_SPLB7_NUM_MASTERS:C_SPLB7_SUPPORT_BURSTS:C_SPLB7_NATIVE_DWIDTH:C_SPLB7_CLK_FREQ_HZ:C_ASYNC_CLKS, MPD_VALUE = 2, MHS_VALUE = 0
 PARAMETER C_NUM_AXI = 1, DT = INTEGER, RANGE = (0:8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S0_AXI_ACLK_FREQ_HZ:C_S0_AXI_BASEADDR:C_S0_AXI_HIGHADDR:C_S0_AXI_ADDR_WIDTH:C_S0_AXI_DATA_WIDTH:C_S0_AXI_PROTOCOL:C_S1_AXI_ACLK_FREQ_HZ:C_S1_AXI_BASEADDR:C_S1_AXI_HIGHADDR:C_S1_AXI_ADDR_WIDTH:C_S1_AXI_DATA_WIDTH:C_S1_AXI_PROTOCOL:C_S2_AXI_ACLK_FREQ_HZ:C_S2_AXI_BASEADDR:C_S2_AXI_HIGHADDR:C_S2_AXI_ADDR_WIDTH:C_S2_AXI_DATA_WIDTH:C_S2_AXI_PROTOCOL:C_S3_AXI_ACLK_FREQ_HZ:C_S3_AXI_BASEADDR:C_S3_AXI_HIGHADDR:C_S3_AXI_ADDR_WIDTH:C_S3_AXI_DATA_WIDTH:C_S3_AXI_PROTOCOL:C_S4_AXI_ACLK_FREQ_HZ:C_S4_AXI_BASEADDR:C_S4_AXI_HIGHADDR:C_S4_AXI_ADDR_WIDTH:C_S4_AXI_DATA_WIDTH:C_S4_AXI_PROTOCOL:C_S5_AXI_ACLK_FREQ_HZ:C_S5_AXI_BASEADDR:C_S5_AXI_HIGHADDR:C_S5_AXI_ADDR_WIDTH:C_S5_AXI_DATA_WIDTH:C_S5_AXI_PROTOCOL:C_S6_AXI_ACLK_FREQ_HZ:C_S6_AXI_BASEADDR:C_S6_AXI_HIGHADDR:C_S6_AXI_ADDR_WIDTH:C_S6_AXI_DATA_WIDTH:C_S6_AXI_PROTOCOL:C_S7_AXI_ACLK_FREQ_HZ:C_S7_AXI_BASEADDR:C_S7_AXI_HIGHADDR:C_S7_AXI_ADDR_WIDTH:C_S7_AXI_DATA_WIDTH:C_S7_AXI_PROTOCOL:C_ASYNC_CLKS, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ENABLE_USER = 0, DT = INTEGER, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_OWNER_ID_WIDTH = 8, DT = INTEGER, RANGE = (8:8), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_ENABLE_HW_PROT = 0, DT = INTEGER, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_NUM_MUTEX = 16, DT = INTEGER, RANGE = (1:32), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S0_AXI = axi4lite_0, BUS_STD = AXI, BUS_TYPE = SLAVE, ISVALID = (C_NUM_AXI >=1), ADDR_TYPE = REGISTER
 PORT SPLB0_Rst = PLB_Rst, DIR = I, BUS = SPLB0, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_PLB >=1), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_ABus = PLB_ABus, DIR = I, BUS = SPLB0, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_PAValid = PLB_PAValid, DIR = I, BUS = SPLB0, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_masterID = PLB_masterID, DIR = I, BUS = SPLB0, VEC = [0:(C_SPLB0_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_RNW = PLB_RNW, DIR = I, BUS = SPLB0, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_BE = PLB_BE, DIR = I, BUS = SPLB0, VEC = [0:((C_SPLB0_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_size = PLB_size, DIR = I, BUS = SPLB0, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_type = PLB_type, DIR = I, BUS = SPLB0, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB0, VEC = [0:(C_SPLB0_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_addrAck = Sl_addrAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_SSize = Sl_SSize, DIR = O, BUS = SPLB0, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_wait = Sl_wait, DIR = O, BUS = SPLB0, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB0, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_wrComp = Sl_wrComp, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdComp = Sl_rdComp, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_MBusy = Sl_MBusy, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_UABus = PLB_UABus, DIR = I, BUS = SPLB0, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_SAValid = PLB_SAValid, DIR = I, BUS = SPLB0, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_abort = PLB_abort, DIR = I, BUS = SPLB0, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_busLock = PLB_busLock, DIR = I, BUS = SPLB0, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_MSize = PLB_MSize, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_lockErr = PLB_lockErr, DIR = I, BUS = SPLB0, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_reqPri = PLB_reqPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB0, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB0, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Rst = PLB_Rst, DIR = I, BUS = SPLB1, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_PLB >=2), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_ABus = PLB_ABus, DIR = I, BUS = SPLB1, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_PAValid = PLB_PAValid, DIR = I, BUS = SPLB1, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_masterID = PLB_masterID, DIR = I, BUS = SPLB1, VEC = [0:(C_SPLB1_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_RNW = PLB_RNW, DIR = I, BUS = SPLB1, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_BE = PLB_BE, DIR = I, BUS = SPLB1, VEC = [0:((C_SPLB1_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_size = PLB_size, DIR = I, BUS = SPLB1, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_type = PLB_type, DIR = I, BUS = SPLB1, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB1, VEC = [0:(C_SPLB1_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_addrAck = Sl_addrAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_SSize = Sl_SSize, DIR = O, BUS = SPLB1, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_wait = Sl_wait, DIR = O, BUS = SPLB1, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB1, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_wrComp = Sl_wrComp, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdComp = Sl_rdComp, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_MBusy = Sl_MBusy, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_UABus = PLB_UABus, DIR = I, BUS = SPLB1, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_SAValid = PLB_SAValid, DIR = I, BUS = SPLB1, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_abort = PLB_abort, DIR = I, BUS = SPLB1, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_busLock = PLB_busLock, DIR = I, BUS = SPLB1, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_MSize = PLB_MSize, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_lockErr = PLB_lockErr, DIR = I, BUS = SPLB1, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_reqPri = PLB_reqPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB1, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB1, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Rst = PLB_Rst, DIR = I, BUS = SPLB2, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_PLB >=3), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_ABus = PLB_ABus, DIR = I, BUS = SPLB2, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_PAValid = PLB_PAValid, DIR = I, BUS = SPLB2, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_masterID = PLB_masterID, DIR = I, BUS = SPLB2, VEC = [0:(C_SPLB2_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_RNW = PLB_RNW, DIR = I, BUS = SPLB2, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_BE = PLB_BE, DIR = I, BUS = SPLB2, VEC = [0:((C_SPLB2_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_size = PLB_size, DIR = I, BUS = SPLB2, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_type = PLB_type, DIR = I, BUS = SPLB2, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB2, VEC = [0:(C_SPLB2_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_addrAck = Sl_addrAck, DIR = O, BUS = SPLB2, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_SSize = Sl_SSize, DIR = O, BUS = SPLB2, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_wait = Sl_wait, DIR = O, BUS = SPLB2, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB2, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB2, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_wrComp = Sl_wrComp, DIR = O, BUS = SPLB2, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB2, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_rdComp = Sl_rdComp, DIR = O, BUS = SPLB2, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_MBusy = Sl_MBusy, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_UABus = PLB_UABus, DIR = I, BUS = SPLB2, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_SAValid = PLB_SAValid, DIR = I, BUS = SPLB2, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB2, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB2, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_abort = PLB_abort, DIR = I, BUS = SPLB2, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_busLock = PLB_busLock, DIR = I, BUS = SPLB2, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_MSize = PLB_MSize, DIR = I, BUS = SPLB2, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_lockErr = PLB_lockErr, DIR = I, BUS = SPLB2, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB2, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB2, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB2, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB2, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB2, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB2, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_reqPri = PLB_reqPri, DIR = I, BUS = SPLB2, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB2_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB2, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB2, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB2, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB2, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Rst = PLB_Rst, DIR = I, BUS = SPLB3, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_PLB >=4), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_ABus = PLB_ABus, DIR = I, BUS = SPLB3, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_PAValid = PLB_PAValid, DIR = I, BUS = SPLB3, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_masterID = PLB_masterID, DIR = I, BUS = SPLB3, VEC = [0:(C_SPLB3_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_RNW = PLB_RNW, DIR = I, BUS = SPLB3, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_BE = PLB_BE, DIR = I, BUS = SPLB3, VEC = [0:((C_SPLB3_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_size = PLB_size, DIR = I, BUS = SPLB3, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_type = PLB_type, DIR = I, BUS = SPLB3, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB3, VEC = [0:(C_SPLB3_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_addrAck = Sl_addrAck, DIR = O, BUS = SPLB3, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_SSize = Sl_SSize, DIR = O, BUS = SPLB3, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_wait = Sl_wait, DIR = O, BUS = SPLB3, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB3, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB3, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_wrComp = Sl_wrComp, DIR = O, BUS = SPLB3, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB3, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_rdComp = Sl_rdComp, DIR = O, BUS = SPLB3, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_MBusy = Sl_MBusy, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_UABus = PLB_UABus, DIR = I, BUS = SPLB3, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_SAValid = PLB_SAValid, DIR = I, BUS = SPLB3, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB3, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB3, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_abort = PLB_abort, DIR = I, BUS = SPLB3, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_busLock = PLB_busLock, DIR = I, BUS = SPLB3, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_MSize = PLB_MSize, DIR = I, BUS = SPLB3, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_lockErr = PLB_lockErr, DIR = I, BUS = SPLB3, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB3, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB3, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB3, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB3, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB3, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB3, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_reqPri = PLB_reqPri, DIR = I, BUS = SPLB3, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB3_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB3, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB3, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB3, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB3, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Rst = PLB_Rst, DIR = I, BUS = SPLB4, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_PLB >=5), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_ABus = PLB_ABus, DIR = I, BUS = SPLB4, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_PAValid = PLB_PAValid, DIR = I, BUS = SPLB4, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_masterID = PLB_masterID, DIR = I, BUS = SPLB4, VEC = [0:(C_SPLB4_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_RNW = PLB_RNW, DIR = I, BUS = SPLB4, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_BE = PLB_BE, DIR = I, BUS = SPLB4, VEC = [0:((C_SPLB4_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_size = PLB_size, DIR = I, BUS = SPLB4, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_type = PLB_type, DIR = I, BUS = SPLB4, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB4, VEC = [0:(C_SPLB4_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_addrAck = Sl_addrAck, DIR = O, BUS = SPLB4, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_SSize = Sl_SSize, DIR = O, BUS = SPLB4, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_wait = Sl_wait, DIR = O, BUS = SPLB4, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB4, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB4, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_wrComp = Sl_wrComp, DIR = O, BUS = SPLB4, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB4, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_rdComp = Sl_rdComp, DIR = O, BUS = SPLB4, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_MBusy = Sl_MBusy, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_UABus = PLB_UABus, DIR = I, BUS = SPLB4, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_SAValid = PLB_SAValid, DIR = I, BUS = SPLB4, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB4, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB4, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_abort = PLB_abort, DIR = I, BUS = SPLB4, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_busLock = PLB_busLock, DIR = I, BUS = SPLB4, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_MSize = PLB_MSize, DIR = I, BUS = SPLB4, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_lockErr = PLB_lockErr, DIR = I, BUS = SPLB4, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB4, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB4, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB4, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB4, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB4, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB4, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_reqPri = PLB_reqPri, DIR = I, BUS = SPLB4, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB4_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB4, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB4, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB4, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB4, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl4_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Rst = PLB_Rst, DIR = I, BUS = SPLB5, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_PLB >=6), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_ABus = PLB_ABus, DIR = I, BUS = SPLB5, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_PAValid = PLB_PAValid, DIR = I, BUS = SPLB5, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_masterID = PLB_masterID, DIR = I, BUS = SPLB5, VEC = [0:(C_SPLB5_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_RNW = PLB_RNW, DIR = I, BUS = SPLB5, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_BE = PLB_BE, DIR = I, BUS = SPLB5, VEC = [0:((C_SPLB5_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_size = PLB_size, DIR = I, BUS = SPLB5, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_type = PLB_type, DIR = I, BUS = SPLB5, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB5, VEC = [0:(C_SPLB5_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_addrAck = Sl_addrAck, DIR = O, BUS = SPLB5, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_SSize = Sl_SSize, DIR = O, BUS = SPLB5, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_wait = Sl_wait, DIR = O, BUS = SPLB5, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB5, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB5, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_wrComp = Sl_wrComp, DIR = O, BUS = SPLB5, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB5, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_rdComp = Sl_rdComp, DIR = O, BUS = SPLB5, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_MBusy = Sl_MBusy, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_UABus = PLB_UABus, DIR = I, BUS = SPLB5, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_SAValid = PLB_SAValid, DIR = I, BUS = SPLB5, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB5, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB5, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_abort = PLB_abort, DIR = I, BUS = SPLB5, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_busLock = PLB_busLock, DIR = I, BUS = SPLB5, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_MSize = PLB_MSize, DIR = I, BUS = SPLB5, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_lockErr = PLB_lockErr, DIR = I, BUS = SPLB5, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB5, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB5, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB5, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB5, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB5, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB5, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_reqPri = PLB_reqPri, DIR = I, BUS = SPLB5, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB5_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB5, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB5, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB5, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB5, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl5_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Rst = PLB_Rst, DIR = I, BUS = SPLB6, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_PLB >=7), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_ABus = PLB_ABus, DIR = I, BUS = SPLB6, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_PAValid = PLB_PAValid, DIR = I, BUS = SPLB6, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_masterID = PLB_masterID, DIR = I, BUS = SPLB6, VEC = [0:(C_SPLB6_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_RNW = PLB_RNW, DIR = I, BUS = SPLB6, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_BE = PLB_BE, DIR = I, BUS = SPLB6, VEC = [0:((C_SPLB6_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_size = PLB_size, DIR = I, BUS = SPLB6, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_type = PLB_type, DIR = I, BUS = SPLB6, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB6, VEC = [0:(C_SPLB6_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_addrAck = Sl_addrAck, DIR = O, BUS = SPLB6, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_SSize = Sl_SSize, DIR = O, BUS = SPLB6, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_wait = Sl_wait, DIR = O, BUS = SPLB6, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB6, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB6, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_wrComp = Sl_wrComp, DIR = O, BUS = SPLB6, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB6, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_rdComp = Sl_rdComp, DIR = O, BUS = SPLB6, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_MBusy = Sl_MBusy, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_UABus = PLB_UABus, DIR = I, BUS = SPLB6, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_SAValid = PLB_SAValid, DIR = I, BUS = SPLB6, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB6, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB6, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_abort = PLB_abort, DIR = I, BUS = SPLB6, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_busLock = PLB_busLock, DIR = I, BUS = SPLB6, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_MSize = PLB_MSize, DIR = I, BUS = SPLB6, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_lockErr = PLB_lockErr, DIR = I, BUS = SPLB6, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB6, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB6, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB6, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB6, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB6, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB6, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_reqPri = PLB_reqPri, DIR = I, BUS = SPLB6, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB6_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB6, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB6, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB6, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB6, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl6_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Rst = PLB_Rst, DIR = I, BUS = SPLB7, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_PLB >=8), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_ABus = PLB_ABus, DIR = I, BUS = SPLB7, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_PAValid = PLB_PAValid, DIR = I, BUS = SPLB7, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_masterID = PLB_masterID, DIR = I, BUS = SPLB7, VEC = [0:(C_SPLB7_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_RNW = PLB_RNW, DIR = I, BUS = SPLB7, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_BE = PLB_BE, DIR = I, BUS = SPLB7, VEC = [0:((C_SPLB7_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_size = PLB_size, DIR = I, BUS = SPLB7, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_type = PLB_type, DIR = I, BUS = SPLB7, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB7, VEC = [0:(C_SPLB7_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_addrAck = Sl_addrAck, DIR = O, BUS = SPLB7, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_SSize = Sl_SSize, DIR = O, BUS = SPLB7, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_wait = Sl_wait, DIR = O, BUS = SPLB7, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB7, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB7, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_wrComp = Sl_wrComp, DIR = O, BUS = SPLB7, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB7, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_rdComp = Sl_rdComp, DIR = O, BUS = SPLB7, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_MBusy = Sl_MBusy, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_UABus = PLB_UABus, DIR = I, BUS = SPLB7, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_SAValid = PLB_SAValid, DIR = I, BUS = SPLB7, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB7, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB7, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_abort = PLB_abort, DIR = I, BUS = SPLB7, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_busLock = PLB_busLock, DIR = I, BUS = SPLB7, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_MSize = PLB_MSize, DIR = I, BUS = SPLB7, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_lockErr = PLB_lockErr, DIR = I, BUS = SPLB7, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB7, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB7, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB7, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB7, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB7, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB7, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_reqPri = PLB_reqPri, DIR = I, BUS = SPLB7, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB7_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB7, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB7, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB7, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB7, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl7_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXI_ACLK = clk_50_0000MHzPLL0, DIR = I, BUS = S0_AXI, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=1), DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_ARESETN = ARESETN, DIR = I, BUS = S0_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=1), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_AWADDR = AWADDR, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_AWVALID = AWVALID, DIR = I, BUS = S0_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_AWREADY = AWREADY, DIR = O, BUS = S0_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_WDATA = WDATA, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_WSTRB = WSTRB, DIR = I, BUS = S0_AXI, VEC = [((C_S0_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_WVALID = WVALID, DIR = I, BUS = S0_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_WREADY = WREADY, DIR = O, BUS = S0_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_BRESP = BRESP, DIR = O, BUS = S0_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_BVALID = BVALID, DIR = O, BUS = S0_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_BREADY = BREADY, DIR = I, BUS = S0_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_ARADDR = ARADDR, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_ARVALID = ARVALID, DIR = I, BUS = S0_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_ARREADY = ARREADY, DIR = O, BUS = S0_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_RDATA = RDATA, DIR = O, BUS = S0_AXI, VEC = [(C_S0_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_RRESP = RRESP, DIR = O, BUS = S0_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_RVALID = RVALID, DIR = O, BUS = S0_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_RREADY = RREADY, DIR = I, BUS = S0_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S1_AXI_ARESETN = ARESETN, DIR = I, BUS = S1_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_AWADDR = AWADDR, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_AWVALID = AWVALID, DIR = I, BUS = S1_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_AWREADY = AWREADY, DIR = O, BUS = S1_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_WDATA = WDATA, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_WSTRB = WSTRB, DIR = I, BUS = S1_AXI, VEC = [((C_S1_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_WVALID = WVALID, DIR = I, BUS = S1_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_WREADY = WREADY, DIR = O, BUS = S1_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_BRESP = BRESP, DIR = O, BUS = S1_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_BVALID = BVALID, DIR = O, BUS = S1_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_BREADY = BREADY, DIR = I, BUS = S1_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_ARADDR = ARADDR, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_ARVALID = ARVALID, DIR = I, BUS = S1_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_ARREADY = ARREADY, DIR = O, BUS = S1_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_RDATA = RDATA, DIR = O, BUS = S1_AXI, VEC = [(C_S1_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_RRESP = RRESP, DIR = O, BUS = S1_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_RVALID = RVALID, DIR = O, BUS = S1_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXI_RREADY = RREADY, DIR = I, BUS = S1_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_ARESETN = ARESETN, DIR = I, BUS = S2_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=3), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_AWADDR = AWADDR, DIR = I, BUS = S2_AXI, VEC = [(C_S2_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_AWVALID = AWVALID, DIR = I, BUS = S2_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_AWREADY = AWREADY, DIR = O, BUS = S2_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_WDATA = WDATA, DIR = I, BUS = S2_AXI, VEC = [(C_S2_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_WSTRB = WSTRB, DIR = I, BUS = S2_AXI, VEC = [((C_S2_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_WVALID = WVALID, DIR = I, BUS = S2_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_WREADY = WREADY, DIR = O, BUS = S2_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_BRESP = BRESP, DIR = O, BUS = S2_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_BVALID = BVALID, DIR = O, BUS = S2_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_BREADY = BREADY, DIR = I, BUS = S2_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_ARADDR = ARADDR, DIR = I, BUS = S2_AXI, VEC = [(C_S2_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_ARVALID = ARVALID, DIR = I, BUS = S2_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_ARREADY = ARREADY, DIR = O, BUS = S2_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_RDATA = RDATA, DIR = O, BUS = S2_AXI, VEC = [(C_S2_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_RRESP = RRESP, DIR = O, BUS = S2_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_RVALID = RVALID, DIR = O, BUS = S2_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXI_RREADY = RREADY, DIR = I, BUS = S2_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_ARESETN = ARESETN, DIR = I, BUS = S3_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=4), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_AWADDR = AWADDR, DIR = I, BUS = S3_AXI, VEC = [(C_S3_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_AWVALID = AWVALID, DIR = I, BUS = S3_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_AWREADY = AWREADY, DIR = O, BUS = S3_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_WDATA = WDATA, DIR = I, BUS = S3_AXI, VEC = [(C_S3_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_WSTRB = WSTRB, DIR = I, BUS = S3_AXI, VEC = [((C_S3_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_WVALID = WVALID, DIR = I, BUS = S3_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_WREADY = WREADY, DIR = O, BUS = S3_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_BRESP = BRESP, DIR = O, BUS = S3_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_BVALID = BVALID, DIR = O, BUS = S3_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_BREADY = BREADY, DIR = I, BUS = S3_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_ARADDR = ARADDR, DIR = I, BUS = S3_AXI, VEC = [(C_S3_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_ARVALID = ARVALID, DIR = I, BUS = S3_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_ARREADY = ARREADY, DIR = O, BUS = S3_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_RDATA = RDATA, DIR = O, BUS = S3_AXI, VEC = [(C_S3_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_RRESP = RRESP, DIR = O, BUS = S3_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_RVALID = RVALID, DIR = O, BUS = S3_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXI_RREADY = RREADY, DIR = I, BUS = S3_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_ARESETN = ARESETN, DIR = I, BUS = S4_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=5), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_AWADDR = AWADDR, DIR = I, BUS = S4_AXI, VEC = [(C_S4_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_AWVALID = AWVALID, DIR = I, BUS = S4_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_AWREADY = AWREADY, DIR = O, BUS = S4_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_WDATA = WDATA, DIR = I, BUS = S4_AXI, VEC = [(C_S4_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_WSTRB = WSTRB, DIR = I, BUS = S4_AXI, VEC = [((C_S4_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_WVALID = WVALID, DIR = I, BUS = S4_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_WREADY = WREADY, DIR = O, BUS = S4_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_BRESP = BRESP, DIR = O, BUS = S4_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_BVALID = BVALID, DIR = O, BUS = S4_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_BREADY = BREADY, DIR = I, BUS = S4_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_ARADDR = ARADDR, DIR = I, BUS = S4_AXI, VEC = [(C_S4_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_ARVALID = ARVALID, DIR = I, BUS = S4_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_ARREADY = ARREADY, DIR = O, BUS = S4_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_RDATA = RDATA, DIR = O, BUS = S4_AXI, VEC = [(C_S4_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_RRESP = RRESP, DIR = O, BUS = S4_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_RVALID = RVALID, DIR = O, BUS = S4_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXI_RREADY = RREADY, DIR = I, BUS = S4_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_ARESETN = ARESETN, DIR = I, BUS = S5_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=6), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_AWADDR = AWADDR, DIR = I, BUS = S5_AXI, VEC = [(C_S5_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_AWVALID = AWVALID, DIR = I, BUS = S5_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_AWREADY = AWREADY, DIR = O, BUS = S5_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_WDATA = WDATA, DIR = I, BUS = S5_AXI, VEC = [(C_S5_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_WSTRB = WSTRB, DIR = I, BUS = S5_AXI, VEC = [((C_S5_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_WVALID = WVALID, DIR = I, BUS = S5_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_WREADY = WREADY, DIR = O, BUS = S5_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_BRESP = BRESP, DIR = O, BUS = S5_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_BVALID = BVALID, DIR = O, BUS = S5_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_BREADY = BREADY, DIR = I, BUS = S5_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_ARADDR = ARADDR, DIR = I, BUS = S5_AXI, VEC = [(C_S5_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_ARVALID = ARVALID, DIR = I, BUS = S5_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_ARREADY = ARREADY, DIR = O, BUS = S5_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_RDATA = RDATA, DIR = O, BUS = S5_AXI, VEC = [(C_S5_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_RRESP = RRESP, DIR = O, BUS = S5_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_RVALID = RVALID, DIR = O, BUS = S5_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXI_RREADY = RREADY, DIR = I, BUS = S5_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_ARESETN = ARESETN, DIR = I, BUS = S6_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=7), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_AWADDR = AWADDR, DIR = I, BUS = S6_AXI, VEC = [(C_S6_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_AWVALID = AWVALID, DIR = I, BUS = S6_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_AWREADY = AWREADY, DIR = O, BUS = S6_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_WDATA = WDATA, DIR = I, BUS = S6_AXI, VEC = [(C_S6_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_WSTRB = WSTRB, DIR = I, BUS = S6_AXI, VEC = [((C_S6_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_WVALID = WVALID, DIR = I, BUS = S6_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_WREADY = WREADY, DIR = O, BUS = S6_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_BRESP = BRESP, DIR = O, BUS = S6_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_BVALID = BVALID, DIR = O, BUS = S6_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_BREADY = BREADY, DIR = I, BUS = S6_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_ARADDR = ARADDR, DIR = I, BUS = S6_AXI, VEC = [(C_S6_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_ARVALID = ARVALID, DIR = I, BUS = S6_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_ARREADY = ARREADY, DIR = O, BUS = S6_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_RDATA = RDATA, DIR = O, BUS = S6_AXI, VEC = [(C_S6_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_RRESP = RRESP, DIR = O, BUS = S6_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_RVALID = RVALID, DIR = O, BUS = S6_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXI_RREADY = RREADY, DIR = I, BUS = S6_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_ARESETN = ARESETN, DIR = I, BUS = S7_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_NUM_AXI >=8), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_AWADDR = AWADDR, DIR = I, BUS = S7_AXI, VEC = [(C_S7_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_AWVALID = AWVALID, DIR = I, BUS = S7_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_AWREADY = AWREADY, DIR = O, BUS = S7_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_WDATA = WDATA, DIR = I, BUS = S7_AXI, VEC = [(C_S7_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_WSTRB = WSTRB, DIR = I, BUS = S7_AXI, VEC = [((C_S7_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_WVALID = WVALID, DIR = I, BUS = S7_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_WREADY = WREADY, DIR = O, BUS = S7_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_BRESP = BRESP, DIR = O, BUS = S7_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_BVALID = BVALID, DIR = O, BUS = S7_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_BREADY = BREADY, DIR = I, BUS = S7_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_ARADDR = ARADDR, DIR = I, BUS = S7_AXI, VEC = [(C_S7_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_ARVALID = ARVALID, DIR = I, BUS = S7_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_ARREADY = ARREADY, DIR = O, BUS = S7_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_RDATA = RDATA, DIR = O, BUS = S7_AXI, VEC = [(C_S7_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_RRESP = RRESP, DIR = O, BUS = S7_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_RVALID = RVALID, DIR = O, BUS = S7_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXI_RREADY = RREADY, DIR = I, BUS = S7_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_1_ilmb
 PARAMETER C_LMB_NUM_SLAVES = 4, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_DBus:Sl_Ready:Sl_Wait:Sl_UE:Sl_CE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_ABus:LMB_ABus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_DBus:M_BE:Sl_DBus:LMB_ReadDBus:LMB_WriteDBus:LMB_BE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_EXT_RESET_HIGH = 1, DT = integer, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0
 PORT SYS_Rst = proc_sys_reset_0_BUS_STRUCT_RESET, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_Rst = LMB_Rst, DIR = O, SIGIS = RST, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ABus = M_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ReadStrobe = M_ReadStrobe, DIR = I, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_WriteStrobe = M_WriteStrobe, DIR = I, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AddrStrobe = M_AddrStrobe, DIR = I, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_DBus = M_DBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_BE = M_BE, DIR = I, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_DBus = Sl_DBus, DIR = I, VEC = [0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1], INITIALVAL = VCC, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Ready = Sl_Ready, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = VCC, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Wait = Sl_Wait, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_UE = Sl_UE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_CE = Sl_CE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ABus = LMB_ABus, DIR = O, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = O, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = O, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = O, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadDBus = LMB_ReadDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Ready = LMB_Ready, DIR = O, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Wait = LMB_Wait, DIR = O, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_UE = LMB_UE, DIR = O, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_CE = LMB_CE, DIR = O, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_BE = LMB_BE, DIR = O, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_1_i_bram_ctrl
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_CTRL_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_BASEADDR = 0x00000000, DT = std_logic_vector(0 to 31), BUS = SLMB:SLMB1:SLMB2:SLMB3, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x800, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x00000000, RESOLVED_BUS = SLMB
 PARAMETER C_HIGHADDR = 0x00003fff, DT = std_logic_vector(0 to 31), BUS = SLMB:SLMB1:SLMB2:SLMB3, ADDRESS = HIGH, PAIR = C_BASEADDR, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x00003fff, RESOLVED_BUS = SLMB
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_MASK = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_0, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK1 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_1, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 1), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK2 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_2, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 2), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK3 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_3, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 3), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_ABus:LMB1_ABus:LMB2_ABus:LMB3_ABus:BRAM_Addr_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_WriteDBus:LMB_BE:Sl_DBus:LMB1_WriteDBus:LMB1_BE:Sl1_DBus:LMB2_WriteDBus:LMB2_BE:Sl2_DBus:LMB3_WriteDBus:LMB3_BE:Sl3_DBus:BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_ECC = 0, DT = integer, RANGE = (0:1), AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_INTERCONNECT:C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_WRITE_ACCESS, MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 0, DT = integer, RANGE = (0:2), VALUES = (0=None, 1=PLBv46, 2=AXI), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_SPLB_CTRL_BASEADDR:C_SPLB_CTRL_HIGHADDR:C_SPLB_CTRL_AWIDTH:C_SPLB_CTRL_DWIDTH:C_SPLB_CTRL_P2P:C_SPLB_CTRL_MID_WIDTH:C_SPLB_CTRL_NUM_MASTERS:C_SPLB_CTRL_SUPPORT_BURSTS:C_SPLB_CTRL_NATIVE_DWIDTH:C_SPLB_CTRL_CLK_FREQ_HZ:C_S_AXI_CTRL_ACLK_FREQ_HZ:C_S_AXI_CTRL_BASEADDR:C_S_AXI_CTRL_HIGHADDR:C_S_AXI_CTRL_ADDR_WIDTH:C_S_AXI_CTRL_DATA_WIDTH:C_S_AXI_CTRL_PROTOCOL, MPD_VALUE = 0
 PARAMETER C_FAULT_INJECT = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0 && C_WRITE_ACCESS != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_CE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_UE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_STATUS_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_REGISTER = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_RESET_VALUE = 1, DT = integer, RANGE = (0:1), VALUES = (0=0, 1=1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_CE_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:31), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_WRITE_ACCESS = 2, DT = integer, RANGE = (0:2), VALUES = (0=NONE,1=WORD_ONLY,2=FULL), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT, MPD_VALUE = 2
 PARAMETER C_NUM_LMB = 1, DT = integer, RANGE = (1:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MASK1:C_MASK2:C_MASK3, MPD_VALUE = 1
 PARAMETER C_SPLB_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = BASE, PAIR = C_SPLB_CTRL_HIGHADDR, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = HIGH, PAIR = C_SPLB_CTRL_BASEADDR, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_AWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_BE:SPLB_CTRL_PLB_wrDBus:SPLB_CTRL_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_P2P = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_Sl_MBusy:SPLB_CTRL_Sl_MWrErr:SPLB_CTRL_Sl_MRdErr:SPLB_CTRL_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_HIGHADDR, ADDRESS = BASE, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_BASEADDR, ADDRESS = HIGH, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_AWADDR:S_AXI_CTRL_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_WDATA:S_AXI_CTRL_WSTRB:S_AXI_CTRL_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER HW_VER = 3.10.c
 BUS_INTERFACE SLMB = microblaze_1_ilmb, BUS_STD = LMB, BUS_TYPE = SLAVE
 BUS_INTERFACE BRAM_PORT = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block, BUS_STD = XIL_BRAM, BUS_TYPE = INITIATOR
 PORT LMB_Rst = LMB_Rst, DIR = I, SIGIS = RST, BUS = SLMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB, DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB, DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Ready = Sl_Ready, DIR = O, BUS = SLMB, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Wait = Sl_Wait, DIR = O, BUS = SLMB, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_UE = Sl_UE, DIR = O, BUS = SLMB, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_CE = Sl_CE, DIR = O, BUS = SLMB, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB1_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_Ready = Sl_Ready, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_Wait = Sl_Wait, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_UE = Sl_UE, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_CE = Sl_CE, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_Ready = Sl_Ready, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_Wait = Sl_Wait, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_UE = Sl_UE, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_CE = Sl_CE, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_Ready = Sl_Ready, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_Wait = Sl_Wait, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_UE = Sl_UE, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_CE = Sl_CE, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT BRAM_Rst_A = BRAM_Rst, DIR = O, SIGIS = RST, BUS = BRAM_PORT, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Clk_A = BRAM_Clk, DIR = O, SIGIS = CLK, BUS = BRAM_PORT, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_EN_A = BRAM_EN, DIR = O, BUS = BRAM_PORT, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_WEN_A = BRAM_WEN, DIR = O, VEC = [0:((C_LMB_DWIDTH+8*C_ECC)/8)-1], BUS = BRAM_PORT, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Addr_A = BRAM_Addr, DIR = O, VEC = [0:C_LMB_AWIDTH-1], BUS = BRAM_PORT, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Din_A = BRAM_Din, DIR = I, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Dout_A = BRAM_Dout, DIR = O, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT SPLB_CTRL_PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_CTRL_MID_WIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_CTRL_DWIDTH/8)-1)], BUS = SPLB_CTRL, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB_CTRL, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wait = Sl_wait, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_abort = PLB_abort, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB_CTRL, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARESETN = ARESETN, DIR = I, BUS = S_AXI_CTRL, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT == 2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WSTRB = WSTRB, DIR = I, BUS = S_AXI_CTRL, VEC = [((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_1_dlmb
 PARAMETER C_LMB_NUM_SLAVES = 4, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_DBus:Sl_Ready:Sl_Wait:Sl_UE:Sl_CE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_ABus:LMB_ABus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_DBus:M_BE:Sl_DBus:LMB_ReadDBus:LMB_WriteDBus:LMB_BE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_EXT_RESET_HIGH = 1, DT = integer, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0
 PORT SYS_Rst = proc_sys_reset_0_BUS_STRUCT_RESET, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_Rst = LMB_Rst, DIR = O, SIGIS = RST, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ABus = M_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ReadStrobe = M_ReadStrobe, DIR = I, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_WriteStrobe = M_WriteStrobe, DIR = I, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AddrStrobe = M_AddrStrobe, DIR = I, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_DBus = M_DBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_BE = M_BE, DIR = I, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_DBus = Sl_DBus, DIR = I, VEC = [0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1], INITIALVAL = VCC, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Ready = Sl_Ready, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = VCC, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Wait = Sl_Wait, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_UE = Sl_UE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_CE = Sl_CE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ABus = LMB_ABus, DIR = O, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = O, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = O, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = O, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadDBus = LMB_ReadDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Ready = LMB_Ready, DIR = O, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Wait = LMB_Wait, DIR = O, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_UE = LMB_UE, DIR = O, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_CE = LMB_CE, DIR = O, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_BE = LMB_BE, DIR = O, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_1_d_bram_ctrl
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_CTRL_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_BASEADDR = 0x00000000, DT = std_logic_vector(0 to 31), BUS = SLMB:SLMB1:SLMB2:SLMB3, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x800, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x00000000, RESOLVED_BUS = SLMB
 PARAMETER C_HIGHADDR = 0x00003fff, DT = std_logic_vector(0 to 31), BUS = SLMB:SLMB1:SLMB2:SLMB3, ADDRESS = HIGH, PAIR = C_BASEADDR, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x00003fff, RESOLVED_BUS = SLMB
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_MASK = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_0, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK1 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_1, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 1), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK2 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_2, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 2), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK3 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_3, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 3), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_ABus:LMB1_ABus:LMB2_ABus:LMB3_ABus:BRAM_Addr_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_WriteDBus:LMB_BE:Sl_DBus:LMB1_WriteDBus:LMB1_BE:Sl1_DBus:LMB2_WriteDBus:LMB2_BE:Sl2_DBus:LMB3_WriteDBus:LMB3_BE:Sl3_DBus:BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_ECC = 0, DT = integer, RANGE = (0:1), AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_INTERCONNECT:C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_WRITE_ACCESS, MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 0, DT = integer, RANGE = (0:2), VALUES = (0=None, 1=PLBv46, 2=AXI), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_SPLB_CTRL_BASEADDR:C_SPLB_CTRL_HIGHADDR:C_SPLB_CTRL_AWIDTH:C_SPLB_CTRL_DWIDTH:C_SPLB_CTRL_P2P:C_SPLB_CTRL_MID_WIDTH:C_SPLB_CTRL_NUM_MASTERS:C_SPLB_CTRL_SUPPORT_BURSTS:C_SPLB_CTRL_NATIVE_DWIDTH:C_SPLB_CTRL_CLK_FREQ_HZ:C_S_AXI_CTRL_ACLK_FREQ_HZ:C_S_AXI_CTRL_BASEADDR:C_S_AXI_CTRL_HIGHADDR:C_S_AXI_CTRL_ADDR_WIDTH:C_S_AXI_CTRL_DATA_WIDTH:C_S_AXI_CTRL_PROTOCOL, MPD_VALUE = 0
 PARAMETER C_FAULT_INJECT = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0 && C_WRITE_ACCESS != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_CE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_UE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_STATUS_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_REGISTER = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_RESET_VALUE = 1, DT = integer, RANGE = (0:1), VALUES = (0=0, 1=1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_CE_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:31), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_WRITE_ACCESS = 2, DT = integer, RANGE = (0:2), VALUES = (0=NONE,1=WORD_ONLY,2=FULL), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT, MPD_VALUE = 2
 PARAMETER C_NUM_LMB = 1, DT = integer, RANGE = (1:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MASK1:C_MASK2:C_MASK3, MPD_VALUE = 1
 PARAMETER C_SPLB_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = BASE, PAIR = C_SPLB_CTRL_HIGHADDR, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = HIGH, PAIR = C_SPLB_CTRL_BASEADDR, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_AWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_BE:SPLB_CTRL_PLB_wrDBus:SPLB_CTRL_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_P2P = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_Sl_MBusy:SPLB_CTRL_Sl_MWrErr:SPLB_CTRL_Sl_MRdErr:SPLB_CTRL_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_HIGHADDR, ADDRESS = BASE, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_BASEADDR, ADDRESS = HIGH, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_AWADDR:S_AXI_CTRL_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_WDATA:S_AXI_CTRL_WSTRB:S_AXI_CTRL_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER HW_VER = 3.10.c
 BUS_INTERFACE SLMB = microblaze_1_dlmb, BUS_STD = LMB, BUS_TYPE = SLAVE
 BUS_INTERFACE BRAM_PORT = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block, BUS_STD = XIL_BRAM, BUS_TYPE = INITIATOR
 PORT LMB_Rst = LMB_Rst, DIR = I, SIGIS = RST, BUS = SLMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB, DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB, DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Ready = Sl_Ready, DIR = O, BUS = SLMB, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Wait = Sl_Wait, DIR = O, BUS = SLMB, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_UE = Sl_UE, DIR = O, BUS = SLMB, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_CE = Sl_CE, DIR = O, BUS = SLMB, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB1_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_Ready = Sl_Ready, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_Wait = Sl_Wait, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_UE = Sl_UE, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_CE = Sl_CE, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_Ready = Sl_Ready, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_Wait = Sl_Wait, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_UE = Sl_UE, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_CE = Sl_CE, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_Ready = Sl_Ready, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_Wait = Sl_Wait, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_UE = Sl_UE, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_CE = Sl_CE, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT BRAM_Rst_A = BRAM_Rst, DIR = O, SIGIS = RST, BUS = BRAM_PORT, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Clk_A = BRAM_Clk, DIR = O, SIGIS = CLK, BUS = BRAM_PORT, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_EN_A = BRAM_EN, DIR = O, BUS = BRAM_PORT, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_WEN_A = BRAM_WEN, DIR = O, VEC = [0:((C_LMB_DWIDTH+8*C_ECC)/8)-1], BUS = BRAM_PORT, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Addr_A = BRAM_Addr, DIR = O, VEC = [0:C_LMB_AWIDTH-1], BUS = BRAM_PORT, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Din_A = BRAM_Din, DIR = I, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Dout_A = BRAM_Dout, DIR = O, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT SPLB_CTRL_PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_CTRL_MID_WIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_CTRL_DWIDTH/8)-1)], BUS = SPLB_CTRL, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB_CTRL, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wait = Sl_wait, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_abort = PLB_abort, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB_CTRL, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARESETN = ARESETN, DIR = I, BUS = S_AXI_CTRL, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT == 2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WSTRB = WSTRB, DIR = I, BUS = S_AXI_CTRL, VEC = [((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_1_bram_block
 PARAMETER C_MEMSIZE = 2048, DT = integer, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2048
 PARAMETER C_PORT_DWIDTH = 32, DT = integer, BUS = PORTA:PORTB, RANGE = (32, 40, 64, 72, 128, 144, 256, 512, 1024), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = BRAM_Din_A:BRAM_Dout_A:BRAM_Din_B:BRAM_Dout_B, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = PORTA:PORTB
 PARAMETER C_PORT_AWIDTH = 32, DT = integer, BUS = PORTA:PORTB, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = BRAM_Addr_A:BRAM_Addr_B, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = PORTA:PORTB
 PARAMETER C_NUM_WE = 4, DT = integer, RANGE = (1, 2, 4, 5, 8, 9, 16, 18, 32, 64, 128), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_WEN_B, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_FAMILY = virtex2, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex2
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block, BUS_STD = XIL_BRAM, BUS_TYPE = TARGET
 BUS_INTERFACE PORTB = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block, BUS_STD = XIL_BRAM, BUS_TYPE = TARGET
 PORT BRAM_Rst_A = BRAM_Rst, DIR = I, BUS = PORTA, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Clk_A = BRAM_Clk, DIR = I, BUS = PORTA, SIGIS = CLK, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_EN_A = BRAM_EN, DIR = I, BUS = PORTA, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_WEN_A = BRAM_WEN, DIR = I, VEC = [0:C_NUM_WE-1], BUS = PORTA, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Addr_A = BRAM_Addr, DIR = I, VEC = [0:C_PORT_AWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Din_A = BRAM_Din, DIR = O, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Dout_A = BRAM_Dout, DIR = I, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Rst_B = BRAM_Rst, DIR = I, BUS = PORTB, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Clk_B = BRAM_Clk, DIR = I, BUS = PORTB, SIGIS = CLK, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_EN_B = BRAM_EN, DIR = I, BUS = PORTB, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_WEN_B = BRAM_WEN, DIR = I, VEC = [0:C_NUM_WE-1], BUS = PORTB, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Addr_B = BRAM_Addr, DIR = I, VEC = [0:C_PORT_AWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Din_B = BRAM_Din, DIR = O, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Dout_B = BRAM_Dout, DIR = I, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_1
 PARAMETER C_INTERCONNECT_M_AXI_DP_BASE_ID = 0b0000000000000000, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 16, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0b0000000000000000, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing AWVALID to arbiter until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing ARVALID to arbiter until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_WRITE_ISSUING = 1, RANGE = (1:32), ASSOCIATION = MASTER, DESC = Write Transaction Issuing Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT >= 2), DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_READ_ISSUING = 1, RANGE = (1:32), ASSOCIATION = MASTER, DESC = Read Transaction Issuing Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT >= 2), DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_SINGLE_THREAD = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Accept only one ID thread at a time, LONG_DESC = Transaction requests are withheld from AW/AR channel arbitration as long as there are any outstanding transactions from the same master with a different ID value., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_DP_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_IP_BASE_ID = 0x00, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 8, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0x00, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_WRITE_ISSUING = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Issuance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_READ_ISSUING = 1, RANGE = (1, 2, 4, 8, 16, 32), ASSOCIATION = MASTER, DESC = Read Transaction Issuance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.01.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT >= 2), DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_IP_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_DC_BASE_ID = 0b0000000000000000, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 16, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0b0000000000000000, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing AWVALID to arbiter until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing ARVALID to arbiter until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_WRITE_ISSUING = 32, ASSOCIATION = MASTER, DESC = Write Transaction Issuing Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), DT = integer, RANGE = (1, 2, 4, 8, 16, 32), BUS = M_AXI_DC:M_ACE_DC, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_READ_ISSUING = 2, ASSOCIATION = MASTER, DESC = Read Transaction Issuing Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), DT = integer, RANGE = (1, 2), BUS = M_AXI_DC:M_ACE_DC, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_SINGLE_THREAD = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Accept only one ID thread at a time, LONG_DESC = Transaction requests are withheld from AW/AR channel arbitration as long as there are any outstanding transactions from the same master with a different ID value., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_DC_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_IC_BASE_ID = 0b0000000000000000, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 16, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0b0000000000000000, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing AWVALID to arbiter until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing ARVALID to arbiter until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_WRITE_ISSUING = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Issuing Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING = 2, ASSOCIATION = MASTER, DESC = Read Transaction Issuing Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), DT = integer, RANGE = (1, 2, 4, 8), BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = NON_HDL, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_m_axi_ic_read_issuing, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_SINGLE_THREAD = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Accept only one ID thread at a time, LONG_DESC = Transaction requests are withheld from AW/AR channel arbitration as long as there are any outstanding transactions from the same master with a different ID value., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_IC_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_SCO = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_FREQ = 0, DT = integer, IO_IS = clk_freq, CLK_PORT = CLK, CLK_UNIT = HZ, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_DATA_SIZE = 32, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_DYNAMIC_BUS_SIZING = 1, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_INSTANCE = microblaze, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = microblaze
 PARAMETER C_AVOID_PRIMITIVES = 0, DT = integer, RANGE = (0:3), VALUES = (0=NONE, 1=SRL16, 2=LUTRAM, 3=BOTH), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FAULT_TOLERANT = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_fault_tolerant, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ECC_USE_CE_EXCEPTION:C_ICACHE_DATA_WIDTH:C_DCACHE_USE_WRITEBACK:C_DCACHE_DATA_WIDTH, MPD_VALUE = 0
 PARAMETER C_ECC_USE_CE_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FAULT_TOLERANT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_LOCKSTEP_SLAVE = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ENDIANNESS = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, VALUES = (0=BIG, 1=LITTLE), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_endianness, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_AREA_OPTIMIZED = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT != 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_USE_STACK_PROTECTION:C_ICACHE_VICTIMS:C_ICACHE_STREAMS:C_ICACHE_DATA_WIDTH:C_DCACHE_VICTIMS:C_DCACHE_DATA_WIDTH:C_USE_MMU:C_MMU_DTLB_SIZE:C_MMU_ITLB_SIZE:C_MMU_TLB_ACCESS:C_MMU_ZONES:C_MMU_PRIVILEGED_INSTR:C_USE_BRANCH_TARGET_CACHE:C_BRANCH_TARGET_CACHE_SIZE, MPD_VALUE = 0
 PARAMETER C_OPTIMIZATION = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 2, DT = integer, RANGE = (1:3), VALUES = (1=PLBv46, 2=AXI, 3=ACE), AFFECTS_PORTS_VEC = M_AXI_IC_RRESP:M_AXI_DC_RRESP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_AREA_OPTIMIZED:C_M_AXI_DP_EXCLUSIVE_ACCESS:C_M_AXI_I_BUS_EXCEPTION:C_M_AXI_D_BUS_EXCEPTION:C_IPLB_BUS_EXCEPTION:C_DPLB_BUS_EXCEPTION:C_ICACHE_INTERFACE:C_ICACHE_VICTIMS:C_ICACHE_STREAMS:C_ICACHE_DATA_WIDTH:C_M_AXI_IC_USER_VALUE:C_DCACHE_INTERFACE:C_DCACHE_USE_WRITEBACK:C_DCACHE_DATA_WIDTH:C_M_AXI_DC_EXCLUSIVE_ACCESS:C_M_AXI_DC_USER_VALUE, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_STREAM_INTERCONNECT = 0, DT = integer, RANGE = (0,1), VALUES = (0=FSL, 1=AXI), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_BASE_VECTORS = 0x00000000, DT = std_logic_vector, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_DPLB_DWIDTH = 32, DT = integer, RANGE = (32,64,128), BUS = DPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = DPLB_M_BE:DPLB_M_wrDBus:DPLB_MRdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_DPLB_NATIVE_DWIDTH = 32, DT = integer, RANGE = (32:32), ASSIGNMENT = CONSTANT, BUS = DPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_DPLB_BURST_EN = 0, DT = integer, RANGE = (0:0), ASSIGNMENT = CONSTANT, BUS = DPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_DPLB_P2P = 0, DT = integer, RANGE = (0:1), BUS = DPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_IPLB_DWIDTH = 32, DT = integer, RANGE = (32,64,128), BUS = IPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = IPLB_M_BE:IPLB_M_wrDBus:IPLB_MRdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_IPLB_NATIVE_DWIDTH = 32, DT = integer, RANGE = (32:32), ASSIGNMENT = CONSTANT, BUS = IPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_IPLB_BURST_EN = 0, DT = integer, RANGE = (0:0), ASSIGNMENT = CONSTANT, BUS = IPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_IPLB_P2P = 0, DT = integer, RANGE = (0:1), BUS = IPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DP_AWID:M_AXI_DP_BID:M_AXI_DP_ARID:M_AXI_DP_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_SUPPORTS_WRITE = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_DATA_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DP, AFFECTS_PORTS_VEC = M_AXI_DP_WDATA:M_AXI_DP_WSTRB:M_AXI_DP_RDATA, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DP_AWADDR:M_AXI_DP_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_PROTOCOL = AXI4LITE, DT = string, TYPE = NON_HDL, ASSIGNMENT = UPDATE, BUS = M_AXI_DP, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_dp_protocol, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_EXCLUSIVE_ACCESS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_IP_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IP_AWID:M_AXI_IP_BID:M_AXI_IP_ARID:M_AXI_IP_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_WRITE = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_DATA_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IP, AFFECTS_PORTS_VEC = M_AXI_IP_WDATA:M_AXI_IP_WSTRB:M_AXI_IP_RDATA, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IP_AWADDR:M_AXI_IP_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_PROTOCOL = AXI4LITE, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_IP, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_D_AXI = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_axi, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_D_PLB = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_plb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_D_LMB = 1, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_lmb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_I_AXI = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_axi, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_I_PLB = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_plb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_I_LMB = 1, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_lmb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_USE_MSR_INSTR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_USE_PCMP_INSTR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_USE_BARREL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_USE_DIV = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DIV_ZERO_EXCEPTION, MPD_VALUE = 0
 PARAMETER C_USE_HW_MUL = 1, DT = integer, VALUES = (0= NONE, 1= MUL32, 2= MUL64), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_USE_FPU = 0, DT = integer, VALUES = (0= NONE, 1= BASIC, 2= EXTENDED), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_FPU_EXCEPTION, MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_USE_REORDER_INSTR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_UNALIGNED_EXCEPTIONS = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ILL_OPCODE_EXCEPTION = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_I_BUS_EXCEPTION = 1, DT = integer, RANGE = (0,1), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_M_AXI_D_BUS_EXCEPTION = 1, DT = integer, RANGE = (0,1), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_IPLB_BUS_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DPLB_BUS_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DIV_ZERO_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_DIV == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FPU_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_FPU >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FSL_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FSL_LINKS >= 1 && C_USE_EXTENDED_FSL_INSTR >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_USE_STACK_PROTECTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_MMU == 0 || C_AREA_OPTIMIZED == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_PVR = 0, DT = integer, VALUES = (0= NONE, 1= BASIC, 2= FULL), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_PVR_USER1 = 0x00, DT = std_logic_vector(0 to 7), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 8, MPD_VALUE = 0x00
 PARAMETER C_PVR_USER2 = 0x00000000, DT = std_logic_vector(0 to 31), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_DEBUG_ENABLED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 1, DT = integer, RANGE = (0:8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 0, DT = integer, RANGE = (0:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 0, DT = integer, RANGE = (0:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INTERRUPT_IS_EDGE = 0, DT = integer, RANGE = (0:1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_interrupt_edge, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_EDGE_IS_POSITIVE = 1, DT = integer, RANGE = (0:1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_edge_positive, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_RESET_MSR = 0x00000000, DT = std_logic_vector, VALUES = (0x0000= NONE, 0x0020= ICE, 0x0080= DCE, 0x00a0= ICE_DCE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_OPCODE_0x0_ILLEGAL = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FSL_LINKS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FSL_EXCEPTION:C_USE_EXTENDED_FSL_INSTR, MPD_VALUE = 0
 PARAMETER C_FSL_DATA_SIZE = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = FSL0_S_DATA:FSL0_M_DATA:FSL1_S_DATA:FSL1_M_DATA:FSL2_S_DATA:FSL2_M_DATA:FSL3_S_DATA:FSL3_M_DATA:FSL4_S_DATA:FSL4_M_DATA:FSL5_S_DATA:FSL5_M_DATA:FSL6_S_DATA:FSL6_M_DATA:FSL7_S_DATA:FSL7_M_DATA:FSL8_S_DATA:FSL8_M_DATA:FSL9_S_DATA:FSL9_M_DATA:FSL10_S_DATA:FSL10_M_DATA:FSL11_S_DATA:FSL11_M_DATA:FSL12_S_DATA:FSL12_M_DATA:FSL13_S_DATA:FSL13_M_DATA:FSL14_S_DATA:FSL14_M_DATA:FSL15_S_DATA:FSL15_M_DATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_USE_EXTENDED_FSL_INSTR = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FSL_LINKS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FSL_EXCEPTION, MPD_VALUE = 0
 PARAMETER C_M0_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M0_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S0_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S0_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M1_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M1_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S1_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S1_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M2_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M2_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S2_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S2_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M3_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M3_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S3_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S3_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M4_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M4_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S4_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S4_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M5_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M5_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S5_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S5_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M6_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M6_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S6_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S6_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M7_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M7_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S7_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S7_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M8_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M8_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S8_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S8_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M9_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M9_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S9_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S9_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M10_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M10_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S10_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S10_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M11_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M11_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S11_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S11_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M12_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M12_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S12_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S12_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M13_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M13_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S13_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S13_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M14_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M14_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S14_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S14_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M15_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M15_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S15_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S15_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M0_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M0_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S0_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S0_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M1_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M1_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S1_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S1_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M2_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M2_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S2_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S2_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M3_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M3_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S3_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S3_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M4_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M4_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S4_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S4_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M5_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M5_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S5_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S5_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M6_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M6_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S6_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S6_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M7_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M7_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S7_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S7_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M8_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M8_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S8_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S8_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M9_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M9_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S9_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S9_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M10_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M10_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S10_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S10_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M11_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M11_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S11_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S11_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M12_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M12_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S12_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S12_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M13_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M13_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S13_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S13_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M14_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M14_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S14_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S14_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M15_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M15_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S15_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S15_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_ICACHE_BASEADDR = 0xa8000000, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_baseaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, MHS_VALUE = 0xa8000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_highaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x3FFFFFFF, MHS_VALUE = 0xafffffff
 PARAMETER C_USE_ICACHE = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ALLOW_ICACHE_WR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ADDR_TAG_BITS = 17, DT = integer, RANGE = (0:25), ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_tag_bits, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 17
 PARAMETER C_CACHE_BYTE_SIZE = 8192, DT = integer, VALUES = (64= 64B, 128= 128B, 256= 256B, 512= 512B, 1024= 1kB, 2048= 2kB,4096= 4kB,8192= 8kB,16384= 16kB,32768= 32kB,65536= 64kB), RANGE = (64,128,256,512,1024,2048,4096,8192,16384,32768,65536), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ICACHE_FORCE_TAG_LUTRAM:C_ICACHE_DATA_WIDTH, MPD_VALUE = 8192, MHS_VALUE = 8192
 PARAMETER C_ICACHE_USE_FSL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_cache_use_fsl, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ICACHE_LINE_LEN = 4, DT = integer, RANGE = (4, 8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ICACHE_FORCE_TAG_LUTRAM:C_ICACHE_DATA_WIDTH, MPD_VALUE = 4
 PARAMETER C_ICACHE_ALWAYS_USED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ICACHE_INTERFACE = 0, DT = integer, RANGE = (0,1), VALUES = (0=IXCL, 1=IXCL2), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_VICTIMS = 0, DT = integer, RANGE = (0,2,4,8), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT != 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_STREAMS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT != 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_FORCE_TAG_LUTRAM = 0, DT = integer, RANGE = (0:1), ISVALID = (C_CACHE_BYTE_SIZE <= (2048 * C_ICACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_DATA_WIDTH = 0, DT = integer, RANGE = (0:2), VALUES = (0=32-bit, 1=Full Cacheline, 2=512-bit), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT >= 2 && C_FAULT_TOLERANT == 0 && C_CACHE_BYTE_SIZE >= (2048 * C_ICACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_IC_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = UPDATE, TYPE = NON_HDL, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_ic_supports_threads, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWID:M_AXI_IC_BID:M_AXI_IC_ARID:M_AXI_IC_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_SUPPORTS_WRITE = 0, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_DATA_WIDTH = 32, DT = integer, RANGE = (32, 128, 256, 512), BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_ic_data_width, AFFECTS_PORTS_VEC = M_AXI_IC_WDATA:M_AXI_IC_WSTRB:M_AXI_IC_RDATA:M_AXI_IC_CDDATA, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWADDR:M_AXI_IC_ARADDR:M_AXI_IC_ACADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_PROTOCOL = AXI4, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_IC:M_ACE_IC, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_USER_VALUE = 0b11111, DT = integer, RANGE = (0:31), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0b11111
 PARAMETER C_M_AXI_IC_SUPPORTS_USER_SIGNALS = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_AWUSER_WIDTH = 5, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_ARUSER_WIDTH = 5, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_ARUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_WUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_WUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_RUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_RUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_BUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_BUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_DCACHE_BASEADDR = 0xa8000000, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_baseaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, MHS_VALUE = 0xa8000000
 PARAMETER C_DCACHE_HIGHADDR = 0xafffffff, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_highaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x3FFFFFFF, MHS_VALUE = 0xafffffff
 PARAMETER C_USE_DCACHE = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ALLOW_DCACHE_WR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DCACHE_ADDR_TAG = 17, DT = integer, RANGE = (0:25), ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_tag_bits, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 17
 PARAMETER C_DCACHE_BYTE_SIZE = 8192, DT = integer, VALUES = (64= 64B, 128= 128B, 256= 256B, 512= 512B, 1024= 1kB, 2048= 2kB,4096= 4kB,8192= 8kB,16384= 16kB,32768= 32kB,65536= 64kB), RANGE = (64,128,256,512,1024,2048,4096,8192,16384,32768,65536), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCACHE_FORCE_TAG_LUTRAM:C_DCACHE_DATA_WIDTH, MPD_VALUE = 8192, MHS_VALUE = 8192
 PARAMETER C_DCACHE_USE_FSL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_cache_use_fsl, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DCACHE_LINE_LEN = 4, DT = integer, RANGE = (4, 8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCACHE_FORCE_TAG_LUTRAM:C_DCACHE_DATA_WIDTH, MPD_VALUE = 4
 PARAMETER C_DCACHE_ALWAYS_USED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_DCACHE_INTERFACE = 0, DT = integer, RANGE = (0,1), VALUES = (0=DXCL, 1=DXCL2), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_dcache_interface, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_USE_WRITEBACK = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FAULT_TOLERANT == 0 && C_INTERCONNECT != 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCACHE_VICTIMS:C_DCACHE_DATA_WIDTH, MPD_VALUE = 0
 PARAMETER C_DCACHE_VICTIMS = 0, DT = integer, RANGE = (0,2,4,8), ISVALID = (C_AREA_OPTIMIZED != 1 && C_DCACHE_USE_WRITEBACK == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_FORCE_TAG_LUTRAM = 0, DT = integer, RANGE = (0:1), ISVALID = (C_DCACHE_BYTE_SIZE <= (2048 * C_DCACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_DATA_WIDTH = 0, DT = integer, RANGE = (0:2), VALUES = (0=32-bit, 1=Full Cacheline, 2=512-bit), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT >= 2 && C_FAULT_TOLERANT == 0 && C_DCACHE_USE_WRITEBACK == 1 && C_DCACHE_BYTE_SIZE >= (2048 * C_DCACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_DC_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = UPDATE, TYPE = NON_HDL, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_dc_supports_threads, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWID:M_AXI_DC_BID:M_AXI_DC_ARID:M_AXI_DC_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_SUPPORTS_WRITE = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_DATA_WIDTH = 32, DT = integer, RANGE = (32, 128, 256, 512), BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_dc_data_width, AFFECTS_PORTS_VEC = M_AXI_DC_WDATA:M_AXI_DC_WSTRB:M_AXI_DC_RDATA:M_AXI_DC_CDDATA, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWADDR:M_AXI_DC_ARADDR:M_AXI_DC_ACADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_PROTOCOL = AXI4, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_DC:M_ACE_DC, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_EXCLUSIVE_ACCESS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_DC_USER_VALUE = 0b11111, DT = integer, RANGE = (0:31), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0b11111
 PARAMETER C_M_AXI_DC_SUPPORTS_USER_SIGNALS = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_AWUSER_WIDTH = 5, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_ARUSER_WIDTH = 5, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_ARUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_WUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_WUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_RUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_RUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_BUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_BUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_USE_MMU = 0, DT = integer, VALUES = (0= NONE, 1=USERMODE, 2=PROTECTION, 3=VIRTUAL), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_USE_STACK_PROTECTION:C_MMU_DTLB_SIZE:C_MMU_ITLB_SIZE:C_MMU_TLB_ACCESS:C_MMU_ZONES:C_MMU_PRIVILEGED_INSTR, MPD_VALUE = 0
 PARAMETER C_MMU_DTLB_SIZE = 4, DT = integer, VALUES = (1= 1, 2= 2, 4= 4, 8= 8), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_MMU_ITLB_SIZE = 2, DT = integer, VALUES = (1= 1, 2= 2, 4= 4, 8= 8), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2
 PARAMETER C_MMU_TLB_ACCESS = 3, DT = integer, VALUES = (0=MINIMAL, 1=READ, 2=WRITE, 3=FULL), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3
 PARAMETER C_MMU_ZONES = 16, DT = integer, RANGE = (0:16), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MMU_PRIVILEGED_INSTR = 0, DT = integer, VALUES = (0=FULL_PROTECTION, 1=ALLOW_STREAM_INSTR), ISVALID = (C_USE_MMU >= 1 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_INTERRUPT = 0, DT = integer, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_interrupt, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_EXT_BRK = 0, DT = integer, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_ext_brk, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_EXT_NM_BRK = 0, DT = integer, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_ext_nm_brk, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_BRANCH_TARGET_CACHE = 0, DT = integer, RANGE = (0:1), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_BRANCH_TARGET_CACHE_SIZE = 0, DT = integer, VALUES = (0=DEFAULT, 1=   8 ENTRIES, 2=  16 ENTRIES, 3=  32 ENTRIES, 4=  64 ENTRIES, 5= 512 ENTRIES, 6=1024 ENTRIES, 7=2048 ENTRIES), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_PC_WIDTH = 32, DT = integer, RANGE = (4:32), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pc_width, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER HW_VER = 8.50.c
 BUS_INTERFACE DLMB = microblaze_1_dlmb, BUS_STD = LMB, BUS_TYPE = MASTER, SHARES_ADDR = DPLB
 BUS_INTERFACE ILMB = microblaze_1_ilmb, BUS_STD = LMB, BUS_TYPE = MASTER, SHARES_ADDR = IPLB
 BUS_INTERFACE M_AXI_DP = axi4lite_0, BUS_STD = AXI, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT >= 2), ADDR_TYPE = PROCESSOR
 BUS_INTERFACE M_AXI_DC = axi4_0, BUS_STD = AXI, BUS_TYPE = MASTER, EXCLUDE_BUSIF = M_ACE_DC, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), ADDR_TYPE = PROCESSOR
 BUS_INTERFACE M_AXI_IC = axi4_0, BUS_STD = AXI, BUS_TYPE = MASTER, EXCLUDE_BUSIF = M_ACE_IC, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), ADDR_TYPE = PROCESSOR
 BUS_INTERFACE DEBUG = microblaze_1_debug, BUS_STD = XIL_MBDEBUG3, BUS_TYPE = TARGET
 PORT CLK = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, BUS = DPLB:IPLB:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = DLMB:ILMB:M_AXI_DP:M_AXI_DC:M_AXI_IC
 PORT RESET = LMB_Rst, DIR = I, SIGIS = RST, BUS = DLMB:ILMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB:ILMB
 PORT MB_RESET = proc_sys_reset_0_MB_Reset, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_MB_Reset
 PORT INTERRUPT = Interrupt, DIR = I, LEVEL = HIGH, SIGIS = INTERRUPT, BUS = INTERRUPT, DEFAULT = Interrupt, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SENSITIVITY = LEVEL_HIGH, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT INTERRUPT_ADDRESS = Interrupt_Address, DIR = I, VEC = [0:31], BUS = INTERRUPT, DEFAULT = Interrupt_Address, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT INTERRUPT_ACK = Interrupt_Ack, DIR = O, VEC = [0:1], BUS = INTERRUPT, DEFAULT = Interrupt_Ack, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT EXT_BRK = Ext_BRK, DIR = I, DEFAULT = Ext_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT EXT_NM_BRK = Ext_NM_BRK, DIR = I, DEFAULT = Ext_NM_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT INSTR = LMB_ReadDBus, DIR = I, VEC = [0:31], BUS = ILMB, DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IREADY = LMB_Ready, DIR = I, BUS = ILMB, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IWAIT = LMB_Wait, DIR = I, BUS = ILMB, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT ICE = LMB_CE, DIR = I, BUS = ILMB, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IUE = LMB_UE, DIR = I, BUS = ILMB, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT INSTR_ADDR = M_ABus, DIR = O, VEC = [0:31], BUS = ILMB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IFETCH = M_ReadStrobe, DIR = O, BUS = ILMB, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT I_AS = M_AddrStrobe, DIR = O, BUS = ILMB, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IPLB_M_ABort = M_ABort, DIR = O, BUS = IPLB, DEFAULT = M_ABort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_ABus = M_ABus, DIR = O, VEC = [0:31], BUS = IPLB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_UABus = M_UABus, DIR = O, VEC = [0:31], BUS = IPLB, DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_BE = M_BE, DIR = O, VEC = [0:(C_IPLB_DWIDTH-1)/8], BUS = IPLB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_busLock = M_busLock, DIR = O, BUS = IPLB, DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_lockErr = M_lockErr, DIR = O, BUS = IPLB, DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_MSize = M_MSize, DIR = O, VEC = [0:1], BUS = IPLB, DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_priority = M_priority, DIR = O, VEC = [0:1], BUS = IPLB, DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_rdBurst = M_rdBurst, DIR = O, BUS = IPLB, DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_request = M_request, DIR = O, BUS = IPLB, DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_RNW = M_RNW, DIR = O, BUS = IPLB, DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_size = M_size, DIR = O, VEC = [0:3], BUS = IPLB, DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_TAttribute = M_TAttribute, DIR = O, VEC = [0:15], BUS = IPLB, DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_type = M_type, DIR = O, VEC = [0:2], BUS = IPLB, DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_wrBurst = M_wrBurst, DIR = O, BUS = IPLB, DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_wrDBus = M_wrDBus, DIR = O, VEC = [0:C_IPLB_DWIDTH-1], BUS = IPLB, DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MBusy = PLB_MBusy, DIR = I, BUS = IPLB, DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdErr = PLB_MRdErr, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MWrErr = PLB_MWrErr, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MIRQ = PLB_MIRQ, DIR = I, BUS = IPLB, DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MWrBTerm = PLB_MWrBTerm, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MWrDAck = PLB_MWrDAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MAddrAck = PLB_MAddrAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdBTerm = PLB_MRdBTerm, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdDAck = PLB_MRdDAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdDBus = PLB_MRdDBus, DIR = I, VEC = [0:C_IPLB_DWIDTH-1], BUS = IPLB, DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdWdAddr = PLB_MRdWdAddr, DIR = I, VEC = [0:3], BUS = IPLB, DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRearbitrate = PLB_MRearbitrate, DIR = I, BUS = IPLB, DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MSSize = PLB_MSSize, DIR = I, VEC = [0:1], BUS = IPLB, DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MTimeout = PLB_MTimeout, DIR = I, BUS = IPLB, DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DATA_READ = LMB_ReadDBus, DIR = I, VEC = [0:31], BUS = DLMB, DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DREADY = LMB_Ready, DIR = I, BUS = DLMB, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DWAIT = LMB_Wait, DIR = I, BUS = DLMB, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DCE = LMB_CE, DIR = I, BUS = DLMB, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DUE = LMB_UE, DIR = I, BUS = DLMB, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DATA_WRITE = M_DBus, DIR = O, VEC = [0:31], BUS = DLMB, DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DATA_ADDR = M_ABus, DIR = O, VEC = [0:31], BUS = DLMB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT D_AS = M_AddrStrobe, DIR = O, BUS = DLMB, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT READ_STROBE = M_ReadStrobe, DIR = O, BUS = DLMB, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT WRITE_STROBE = M_WriteStrobe, DIR = O, BUS = DLMB, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT BYTE_ENABLE = M_BE, DIR = O, VEC = [0:3], BUS = DLMB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DPLB_M_ABort = M_ABort, DIR = O, BUS = DPLB, DEFAULT = M_ABort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_ABus = M_ABus, DIR = O, VEC = [0:31], BUS = DPLB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_UABus = M_UABus, DIR = O, VEC = [0:31], BUS = DPLB, DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_BE = M_BE, DIR = O, VEC = [0:(C_DPLB_DWIDTH-1)/8], BUS = DPLB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_busLock = M_busLock, DIR = O, BUS = DPLB, DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_lockErr = M_lockErr, DIR = O, BUS = DPLB, DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_MSize = M_MSize, DIR = O, VEC = [0:1], BUS = DPLB, DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_priority = M_priority, DIR = O, VEC = [0:1], BUS = DPLB, DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_rdBurst = M_rdBurst, DIR = O, BUS = DPLB, DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_request = M_request, DIR = O, BUS = DPLB, DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_RNW = M_RNW, DIR = O, BUS = DPLB, DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_size = M_size, DIR = O, VEC = [0:3], BUS = DPLB, DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_TAttribute = M_TAttribute, DIR = O, VEC = [0:15], BUS = DPLB, DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_type = M_type, DIR = O, VEC = [0:2], BUS = DPLB, DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_wrBurst = M_wrBurst, DIR = O, BUS = DPLB, DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_wrDBus = M_wrDBus, DIR = O, VEC = [0:C_DPLB_DWIDTH-1], BUS = DPLB, DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MBusy = PLB_MBusy, DIR = I, BUS = DPLB, DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdErr = PLB_MRdErr, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MWrErr = PLB_MWrErr, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MIRQ = PLB_MIRQ, DIR = I, BUS = DPLB, DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MWrBTerm = PLB_MWrBTerm, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MWrDAck = PLB_MWrDAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MAddrAck = PLB_MAddrAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdBTerm = PLB_MRdBTerm, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdDAck = PLB_MRdDAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdDBus = PLB_MRdDBus, DIR = I, VEC = [0:C_DPLB_DWIDTH-1], BUS = DPLB, DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdWdAddr = PLB_MRdWdAddr, DIR = I, VEC = [0:3], BUS = DPLB, DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRearbitrate = PLB_MRearbitrate, DIR = I, BUS = DPLB, DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MSSize = PLB_MSSize, DIR = I, VEC = [0:1], BUS = DPLB, DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MTimeout = PLB_MTimeout, DIR = I, BUS = DPLB, DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWID = AWID, DIR = O, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_IP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IP, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_IP, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWVALID = AWVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWREADY = AWREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_IP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_IP_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WLAST = WLAST, DIR = O, BUS = M_AXI_IP, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WVALID = WVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WREADY = WREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BID = BID, DIR = I, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BVALID = BVALID, DIR = I, BUS = M_AXI_IP, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BREADY = BREADY, DIR = O, BUS = M_AXI_IP, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARID = ARID, DIR = O, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_IP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IP, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_IP, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARVALID = ARVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARREADY = ARREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RID = RID, DIR = I, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_IP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RLAST = RLAST, DIR = I, BUS = M_AXI_IP, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RVALID = RVALID, DIR = I, BUS = M_AXI_IP, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RREADY = RREADY, DIR = O, BUS = M_AXI_IP, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWID = AWID, DIR = O, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_DP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DP, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_DP, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWVALID = AWVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWREADY = AWREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_DP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_DP_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WLAST = WLAST, DIR = O, BUS = M_AXI_DP, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WVALID = WVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WREADY = WREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_BID = BID, DIR = I, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_BVALID = BVALID, DIR = I, BUS = M_AXI_DP, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_BREADY = BREADY, DIR = O, BUS = M_AXI_DP, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARID = ARID, DIR = O, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_DP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DP, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_DP, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARVALID = ARVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARREADY = ARREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RID = RID, DIR = I, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_DP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RLAST = RLAST, DIR = I, BUS = M_AXI_DP, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RVALID = RVALID, DIR = I, BUS = M_AXI_DP, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RREADY = RREADY, DIR = O, BUS = M_AXI_DP, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_IC_AWID = AWID, DIR = O, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_IC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWVALID = AWVALID, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWREADY = AWREADY, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWUSER = AWUSER, DIR = O, VEC = [(C_M_AXI_IC_AWUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWDOMAIN = AWDOMAIN, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = AWDOMAIN, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWSNOOP = AWSNOOP, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [2:0], DEFAULT = AWSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWBAR = AWBAR, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = AWBAR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_IC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_IC_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WLAST = WLAST, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WVALID = WVALID, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WREADY = WREADY, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WUSER = WUSER, DIR = O, VEC = [(C_M_AXI_IC_WUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BID = BID, DIR = I, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BVALID = BVALID, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BREADY = BREADY, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BUSER = BUSER, DIR = I, VEC = [(C_M_AXI_IC_BUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WACK = WACK, DIR = O, BUS = M_ACE_IC, DEFAULT = WACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARID = ARID, DIR = O, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_IC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARVALID = ARVALID, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARREADY = ARREADY, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARUSER = ARUSER, DIR = O, VEC = [(C_M_AXI_IC_ARUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARDOMAIN = ARDOMAIN, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = ARDOMAIN, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARSNOOP = ARSNOOP, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [3:0], DEFAULT = ARSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARBAR = ARBAR, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = ARBAR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RID = RID, DIR = I, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_IC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RRESP = RRESP, DIR = I, VEC = [1+2*((C_INTERCONNECT-1)/2):0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RLAST = RLAST, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RVALID = RVALID, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RREADY = RREADY, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RUSER = RUSER, DIR = I, VEC = [(C_M_AXI_IC_RUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, ISVALID = (C_M_AXI_IC_SUPPORTS_USER_SIGNALS == 1), DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RACK = RACK, DIR = O, BUS = M_ACE_IC, DEFAULT = RACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACVALID = ACVALID, DIR = I, BUS = M_ACE_IC, DEFAULT = ACVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACADDR = ACADDR, DIR = I, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [(C_M_AXI_IC_ADDR_WIDTH-1):0], DEFAULT = ACADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACSNOOP = ACSNOOP, DIR = I, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [3:0], DEFAULT = ACSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACPROT = ACPROT, DIR = I, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [2:0], DEFAULT = ACPROT, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACREADY = ACREADY, DIR = O, BUS = M_ACE_IC, DEFAULT = ACREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CRREADY = CRREADY, DIR = I, BUS = M_ACE_IC, DEFAULT = CRREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CRVALID = CRVALID, DIR = O, BUS = M_ACE_IC, DEFAULT = CRVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CRRESP = CRRESP, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [4:0], DEFAULT = CRRESP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CDVALID = CDVALID, DIR = O, BUS = M_ACE_IC, DEFAULT = CDVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CDREADY = CDREADY, DIR = I, BUS = M_ACE_IC, DEFAULT = CDREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CDDATA = CDDATA, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [(C_M_AXI_IC_DATA_WIDTH-1):0], DEFAULT = CDDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CDLAST = CDLAST, DIR = O, BUS = M_ACE_IC, DEFAULT = CDLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWID = AWID, DIR = O, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_DC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWVALID = AWVALID, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWREADY = AWREADY, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWUSER = AWUSER, DIR = O, VEC = [(C_M_AXI_DC_AWUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWDOMAIN = AWDOMAIN, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = AWDOMAIN, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWSNOOP = AWSNOOP, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [2:0], DEFAULT = AWSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWBAR = AWBAR, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = AWBAR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_DC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_DC_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WLAST = WLAST, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WVALID = WVALID, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WREADY = WREADY, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WUSER = WUSER, DIR = O, VEC = [(C_M_AXI_DC_WUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BID = BID, DIR = I, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BVALID = BVALID, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BREADY = BREADY, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BUSER = BUSER, DIR = I, VEC = [(C_M_AXI_DC_BUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WACK = WACK, DIR = O, BUS = M_ACE_DC, DEFAULT = WACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARID = ARID, DIR = O, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_DC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARVALID = ARVALID, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARREADY = ARREADY, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARUSER = ARUSER, DIR = O, VEC = [(C_M_AXI_DC_ARUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARDOMAIN = ARDOMAIN, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = ARDOMAIN, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARSNOOP = ARSNOOP, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [3:0], DEFAULT = ARSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARBAR = ARBAR, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = ARBAR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RID = RID, DIR = I, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_DC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RRESP = RRESP, DIR = I, VEC = [1+2*((C_INTERCONNECT-1)/2):0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RLAST = RLAST, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RVALID = RVALID, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RREADY = RREADY, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RUSER = RUSER, DIR = I, VEC = [(C_M_AXI_DC_RUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RACK = RACK, DIR = O, BUS = M_ACE_DC, DEFAULT = RACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACVALID = ACVALID, DIR = I, BUS = M_ACE_DC, DEFAULT = ACVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACADDR = ACADDR, DIR = I, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [(C_M_AXI_DC_ADDR_WIDTH-1):0], DEFAULT = ACADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACSNOOP = ACSNOOP, DIR = I, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [3:0], DEFAULT = ACSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACPROT = ACPROT, DIR = I, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [2:0], DEFAULT = ACPROT, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACREADY = ACREADY, DIR = O, BUS = M_ACE_DC, DEFAULT = ACREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CRREADY = CRREADY, DIR = I, BUS = M_ACE_DC, DEFAULT = CRREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CRVALID = CRVALID, DIR = O, BUS = M_ACE_DC, DEFAULT = CRVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CRRESP = CRRESP, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [4:0], DEFAULT = CRRESP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CDVALID = CDVALID, DIR = O, BUS = M_ACE_DC, DEFAULT = CDVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CDREADY = CDREADY, DIR = I, BUS = M_ACE_DC, DEFAULT = CDREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CDDATA = CDDATA, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [(C_M_AXI_DC_DATA_WIDTH-1):0], DEFAULT = CDDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CDLAST = CDLAST, DIR = O, BUS = M_ACE_DC, DEFAULT = CDLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DBG_CLK = Dbg_Clk, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_TDI = Dbg_TDI, DIR = I, BUS = DEBUG, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_TDO = Dbg_TDO, DIR = O, BUS = DEBUG, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_REG_EN = Dbg_Reg_En, DIR = I, VEC = [0:7], BUS = DEBUG, DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_SHIFT = Dbg_Shift, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_CAPTURE = Dbg_Capture, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_UPDATE = Dbg_Update, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DEBUG_RST = Debug_Rst, DIR = I, SIGIS = RST, BUS = DEBUG, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT Trace_Instruction = Trace_Instruction, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Instruction, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Valid_Instr = Trace_Valid_Instr, DIR = O, BUS = TRACE, DEFAULT = Trace_Valid_Instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_PC = Trace_PC, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_PC, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Reg_Write = Trace_Reg_Write, DIR = O, BUS = TRACE, DEFAULT = Trace_Reg_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Reg_Addr = Trace_Reg_Addr, DIR = O, VEC = [0:4], BUS = TRACE, DEFAULT = Trace_Reg_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MSR_Reg = Trace_MSR_Reg, DIR = O, VEC = [0:14], BUS = TRACE, DEFAULT = Trace_MSR_Reg, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_PID_Reg = Trace_PID_Reg, DIR = O, VEC = [0:7], BUS = TRACE, DEFAULT = Trace_PID_Reg, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_New_Reg_Value = Trace_New_Reg_Value, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_New_Reg_Value, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Exception_Taken = Trace_Exception_Taken, DIR = O, BUS = TRACE, DEFAULT = Trace_Exception_Taken, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Exception_Kind = Trace_Exception_Kind, DIR = O, VEC = [0:4], BUS = TRACE, DEFAULT = Trace_Exception_Kind, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Jump_Taken = Trace_Jump_Taken, DIR = O, BUS = TRACE, DEFAULT = Trace_Jump_Taken, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Delay_Slot = Trace_Delay_Slot, DIR = O, BUS = TRACE, DEFAULT = Trace_Delay_Slot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Address = Trace_Data_Address, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Data_Address, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Access = Trace_Data_Access, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Access, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Read = Trace_Data_Read, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Write = Trace_Data_Write, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Write_Value = Trace_Data_Write_Value, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Data_Write_Value, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Byte_Enable = Trace_Data_Byte_Enable, DIR = O, VEC = [0:3], BUS = TRACE, DEFAULT = Trace_Data_Byte_Enable, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Req = Trace_DCache_Req, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Hit = Trace_DCache_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Rdy = Trace_DCache_Rdy, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Rdy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Read = Trace_DCache_Read, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Req = Trace_ICache_Req, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Hit = Trace_ICache_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Rdy = Trace_ICache_Rdy, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Rdy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_OF_PipeRun = Trace_OF_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_OF_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_EX_PipeRun = Trace_EX_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_EX_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MEM_PipeRun = Trace_MEM_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_MEM_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MB_Halted = Trace_MB_Halted, DIR = O, BUS = TRACE, DEFAULT = Trace_MB_Halted, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Jump_Hit = Trace_Jump_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_Jump_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_READ = FSL_S_Read, DIR = O, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_READ = FSL_S_Read, DIR = O, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_READ = FSL_S_Read, DIR = O, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_READ = FSL_S_Read, DIR = O, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_READ = FSL_S_Read, DIR = O, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_READ = FSL_S_Read, DIR = O, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_READ = FSL_S_Read, DIR = O, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_READ = FSL_S_Read, DIR = O, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_READ = FSL_S_Read, DIR = O, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_READ = FSL_S_Read, DIR = O, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_READ = FSL_S_Read, DIR = O, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_READ = FSL_S_Read, DIR = O, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_READ = FSL_S_Read, DIR = O, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_READ = FSL_S_Read, DIR = O, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_READ = FSL_S_Read, DIR = O, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_READ = FSL_S_Read, DIR = O, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TLAST = TLAST, BUS = M0_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TDATA = TDATA, BUS = M0_AXIS, DIR = O, VEC = [C_M0_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TVALID = TVALID, BUS = M0_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TREADY = TREADY, BUS = M0_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TLAST = TLAST, BUS = S0_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TDATA = TDATA, BUS = S0_AXIS, DIR = I, VEC = [C_S0_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TVALID = TVALID, BUS = S0_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TREADY = TREADY, BUS = S0_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TLAST = TLAST, BUS = M1_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TDATA = TDATA, BUS = M1_AXIS, DIR = O, VEC = [C_M1_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TVALID = TVALID, BUS = M1_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TREADY = TREADY, BUS = M1_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TLAST = TLAST, BUS = S1_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TDATA = TDATA, BUS = S1_AXIS, DIR = I, VEC = [C_S1_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TVALID = TVALID, BUS = S1_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TREADY = TREADY, BUS = S1_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TLAST = TLAST, BUS = M2_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TDATA = TDATA, BUS = M2_AXIS, DIR = O, VEC = [C_M2_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TVALID = TVALID, BUS = M2_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TREADY = TREADY, BUS = M2_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TLAST = TLAST, BUS = S2_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TDATA = TDATA, BUS = S2_AXIS, DIR = I, VEC = [C_S2_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TVALID = TVALID, BUS = S2_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TREADY = TREADY, BUS = S2_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TLAST = TLAST, BUS = M3_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TDATA = TDATA, BUS = M3_AXIS, DIR = O, VEC = [C_M3_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TVALID = TVALID, BUS = M3_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TREADY = TREADY, BUS = M3_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TLAST = TLAST, BUS = S3_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TDATA = TDATA, BUS = S3_AXIS, DIR = I, VEC = [C_S3_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TVALID = TVALID, BUS = S3_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TREADY = TREADY, BUS = S3_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TLAST = TLAST, BUS = M4_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TDATA = TDATA, BUS = M4_AXIS, DIR = O, VEC = [C_M4_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TVALID = TVALID, BUS = M4_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TREADY = TREADY, BUS = M4_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TLAST = TLAST, BUS = S4_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TDATA = TDATA, BUS = S4_AXIS, DIR = I, VEC = [C_S4_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TVALID = TVALID, BUS = S4_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TREADY = TREADY, BUS = S4_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TLAST = TLAST, BUS = M5_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TDATA = TDATA, BUS = M5_AXIS, DIR = O, VEC = [C_M5_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TVALID = TVALID, BUS = M5_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TREADY = TREADY, BUS = M5_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TLAST = TLAST, BUS = S5_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TDATA = TDATA, BUS = S5_AXIS, DIR = I, VEC = [C_S5_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TVALID = TVALID, BUS = S5_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TREADY = TREADY, BUS = S5_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TLAST = TLAST, BUS = M6_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TDATA = TDATA, BUS = M6_AXIS, DIR = O, VEC = [C_M6_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TVALID = TVALID, BUS = M6_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TREADY = TREADY, BUS = M6_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TLAST = TLAST, BUS = S6_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TDATA = TDATA, BUS = S6_AXIS, DIR = I, VEC = [C_S6_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TVALID = TVALID, BUS = S6_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TREADY = TREADY, BUS = S6_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TLAST = TLAST, BUS = M7_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TDATA = TDATA, BUS = M7_AXIS, DIR = O, VEC = [C_M7_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TVALID = TVALID, BUS = M7_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TREADY = TREADY, BUS = M7_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TLAST = TLAST, BUS = S7_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TDATA = TDATA, BUS = S7_AXIS, DIR = I, VEC = [C_S7_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TVALID = TVALID, BUS = S7_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TREADY = TREADY, BUS = S7_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TLAST = TLAST, BUS = M8_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TDATA = TDATA, BUS = M8_AXIS, DIR = O, VEC = [C_M8_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TVALID = TVALID, BUS = M8_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TREADY = TREADY, BUS = M8_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TLAST = TLAST, BUS = S8_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TDATA = TDATA, BUS = S8_AXIS, DIR = I, VEC = [C_S8_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TVALID = TVALID, BUS = S8_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TREADY = TREADY, BUS = S8_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TLAST = TLAST, BUS = M9_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TDATA = TDATA, BUS = M9_AXIS, DIR = O, VEC = [C_M9_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TVALID = TVALID, BUS = M9_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TREADY = TREADY, BUS = M9_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TLAST = TLAST, BUS = S9_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TDATA = TDATA, BUS = S9_AXIS, DIR = I, VEC = [C_S9_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TVALID = TVALID, BUS = S9_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TREADY = TREADY, BUS = S9_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TLAST = TLAST, BUS = M10_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TDATA = TDATA, BUS = M10_AXIS, DIR = O, VEC = [C_M10_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TVALID = TVALID, BUS = M10_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TREADY = TREADY, BUS = M10_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TLAST = TLAST, BUS = S10_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TDATA = TDATA, BUS = S10_AXIS, DIR = I, VEC = [C_S10_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TVALID = TVALID, BUS = S10_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TREADY = TREADY, BUS = S10_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TLAST = TLAST, BUS = M11_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TDATA = TDATA, BUS = M11_AXIS, DIR = O, VEC = [C_M11_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TVALID = TVALID, BUS = M11_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TREADY = TREADY, BUS = M11_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TLAST = TLAST, BUS = S11_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TDATA = TDATA, BUS = S11_AXIS, DIR = I, VEC = [C_S11_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TVALID = TVALID, BUS = S11_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TREADY = TREADY, BUS = S11_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TLAST = TLAST, BUS = M12_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TDATA = TDATA, BUS = M12_AXIS, DIR = O, VEC = [C_M12_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TVALID = TVALID, BUS = M12_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TREADY = TREADY, BUS = M12_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TLAST = TLAST, BUS = S12_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TDATA = TDATA, BUS = S12_AXIS, DIR = I, VEC = [C_S12_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TVALID = TVALID, BUS = S12_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TREADY = TREADY, BUS = S12_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TLAST = TLAST, BUS = M13_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TDATA = TDATA, BUS = M13_AXIS, DIR = O, VEC = [C_M13_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TVALID = TVALID, BUS = M13_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TREADY = TREADY, BUS = M13_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TLAST = TLAST, BUS = S13_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TDATA = TDATA, BUS = S13_AXIS, DIR = I, VEC = [C_S13_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TVALID = TVALID, BUS = S13_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TREADY = TREADY, BUS = S13_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TLAST = TLAST, BUS = M14_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TDATA = TDATA, BUS = M14_AXIS, DIR = O, VEC = [C_M14_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TVALID = TVALID, BUS = M14_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TREADY = TREADY, BUS = M14_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TLAST = TLAST, BUS = S14_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TDATA = TDATA, BUS = S14_AXIS, DIR = I, VEC = [C_S14_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TVALID = TVALID, BUS = S14_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TREADY = TREADY, BUS = S14_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TLAST = TLAST, BUS = M15_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TDATA = TDATA, BUS = M15_AXIS, DIR = O, VEC = [C_M15_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TVALID = TVALID, BUS = M15_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TREADY = TREADY, BUS = M15_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TLAST = TLAST, BUS = S15_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TDATA = TDATA, BUS = S15_AXIS, DIR = I, VEC = [C_S15_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TVALID = TVALID, BUS = S15_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TREADY = TREADY, BUS = S15_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = IXCL, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_READ = FSL_S_Read, DIR = O, BUS = IXCL, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_DATA = FSL_S_Data, DIR = I, VEC = [0:31], BUS = IXCL, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_CONTROL = FSL_S_Control, DIR = I, BUS = IXCL, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_EXISTS = FSL_S_Exists, DIR = I, BUS = IXCL, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = IXCL, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_WRITE = FSL_M_Write, DIR = O, BUS = IXCL, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_DATA = FSL_M_Data, DIR = O, VEC = [0:31], BUS = IXCL, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_CONTROL = FSL_M_Control, DIR = O, BUS = IXCL, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_FULL = FSL_M_Full, DIR = I, BUS = IXCL, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = DXCL, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_READ = FSL_S_Read, DIR = O, BUS = DXCL, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_DATA = FSL_S_Data, DIR = I, VEC = [0:31], BUS = DXCL, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_CONTROL = FSL_S_Control, DIR = I, BUS = DXCL, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_EXISTS = FSL_S_Exists, DIR = I, BUS = DXCL, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = DXCL, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_WRITE = FSL_M_Write, DIR = O, BUS = DXCL, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_DATA = FSL_M_Data, DIR = O, VEC = [0:31], BUS = DXCL, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_CONTROL = FSL_M_Control, DIR = O, BUS = DXCL, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_FULL = FSL_M_Full, DIR = I, BUS = DXCL, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex6
 PARAMETER C_INSTANCE = axi_intc_inst, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = axi_intc_inst
 PARAMETER C_BASEADDR = 0x41200000, DT = std_logic_vector(31 downto 0), ADDR_TYPE = REGISTER, ASSIGNMENT = REQUIRE, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = S_AXI, MIN_SIZE = 0x1000, TYPE = NON_HDL, BITWIDTH = 32, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x41200000, RESOLVED_BUS = S_AXI
 PARAMETER C_HIGHADDR = 0x4120ffff, DT = std_logic_vector(31 downto 0), ADDR_TYPE = REGISTER, ASSIGNMENT = REQUIRE, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = S_AXI, TYPE = NON_HDL, BITWIDTH = 32, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x4120ffff, MIN_SIZE = 0x1000, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDR_WIDTH = 9, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 9, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S_AXI_WDATA:S_AXI_WSTRB:S_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S_AXI
 PARAMETER C_NUM_INTR_INPUTS = 2, DT = INTEGER, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_num_intr_inputs, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_num_intr_inputs, RANGE = (1:32), AFFECTS_PORTS_VEC = Intr, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_NUM_SW_INTR = 0, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0:32 - C_NUM_INTR_INPUTS), DESC = Number of software interrupts, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , MPD_VALUE = 0
 PARAMETER C_KIND_OF_INTR = 0xffffffff, DT = std_logic_vector(31 downto 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_kind_of_intr, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0xffffffff
 PARAMETER C_KIND_OF_EDGE = 0xffffffff, DT = std_logic_vector(31 downto 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_kind_of_edge, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0xffffffff
 PARAMETER C_KIND_OF_LVL = 0xffffffff, DT = std_logic_vector(31 downto 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_kind_of_lvl, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0xffffffff
 PARAMETER C_HAS_IPR = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Interrupt Pending Register, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_HAS_SIE = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Set Interrupt Enables, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_HAS_CIE = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Clear Interrupt Enables, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_HAS_IVR = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Interrupt Vector Register, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_IRQ_IS_LEVEL = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), VALUES = (0 = Edge, 1 = Level ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_IRQ_ACTIVE = 1, DT = std_logic, RANGE = (0,1), VALUES = (0 = Falling/Low, 1 = Rising/High ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DISABLE_SYNCHRONIZERS = 0, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), VALUES = (0 = enable synchronizers, 1 = disable synchronizers), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MB_CLK_NOT_CONNECTED = 0, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), VALUES = (0 = processor clock is connected, 1 = processor clock is NOT connected), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_HAS_FAST = 0, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Include Fast Interrupt Logic, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = S_AXI
 PARAMETER C_IVAR_RESET_VALUE = 0x00000010, DT = std_logic_vector(31 downto 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_base_vectors, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000010
 PARAMETER C_ENABLE_ASYNC = 0, DT = INTEGER, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_EN_CASCADE_MODE = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, PERMIT = BASE_USER, RANGE = (0,1), DESC = Enable Cascade Mode, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_check_cascade_parameters, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_CASCADE_MASTER = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, PERMIT = BASE_USER, RANGE = (0,1), DESC = Cascade Master Mode, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER HW_VER = 1.04.a
 BUS_INTERFACE S_AXI = axi4lite_0, BUS_STD = AXI, BUS_TYPE = SLAVE, ADDR_TYPE = REGISTER
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt, BUS_STD = XIL_MBINTERRUPT, BUS_TYPE = INITIATOR
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, BUS = S_AXI, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARESETN = ARESETN, DIR = I, SIGIS = RST, BUS = S_AXI, DEFAULT = ARESETN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [8:0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [1:0], BUS = S_AXI, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [8:0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [1:0], BUS = S_AXI, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT Intr = axi_timer_0_Interrupt & RS232_0_Interrupt, DIR = I, VEC = [(C_NUM_INTR_INPUTS-1):0], SIGIS = INTERRUPT, ENDIAN = LITTLE, PERMIT = BASE_USER, DESC = 'Interrupt Inputs', DEFAULT = , ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SENSITIVITY = EDGE_RISING, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = axi_timer_0_Interrupt & RS232_0_Interrupt
 PORT Irq = Interrupt, DIR = O, SIGIS = INTERRUPT, BUS = INTERRUPT, PERMIT = BASE_USER, DESC = 'Interrupt Request Output', DEFAULT = Interrupt, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SENSITIVITY = EDGE_RISING, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = INTERRUPT
 PORT Interrupt_address = Interrupt_Address, DIR = O, VEC = [31:0], ENDIAN = LITTLE, BUS = INTERRUPT, PERMIT = BASE_USER, DESC = 'Interrupt Vector Address Output', DEFAULT = Interrupt_Address, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = INTERRUPT
 PORT Processor_ack = Interrupt_Ack, DIR = I, VEC = [1:0], ENDIAN = LITTLE, BUS = INTERRUPT, PERMIT = BASE_USER, DESC = 'Interrupt Acknowledgement Input', DEFAULT = Interrupt_Ack, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = INTERRUPT
 PORT Interrupt_address_in = Interrupt_address_in, DIR = I, VEC = [31:0], ENDIAN = LITTLE, ISVALID = (C_EN_CASCADE_MODE == 1 && C_HAS_FAST == 1), PERMIT = BASE_USER, DESC = 'Interrupt_Address_from_downstream_core', DEFAULT = Interrupt_address_in, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Processor_ack_out = Processor_ack_out, DIR = O, VEC = [1:0], ENDIAN = LITTLE, ISVALID = (C_EN_CASCADE_MODE == 1 && C_HAS_FAST == 1), PERMIT = BASE_USER, DESC = 'Interrupt_Ack_to_downstream_core', DEFAULT = Processor_ack_out, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER C_LMB_NUM_SLAVES = 4, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_DBus:Sl_Ready:Sl_Wait:Sl_UE:Sl_CE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_ABus:LMB_ABus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_DBus:M_BE:Sl_DBus:LMB_ReadDBus:LMB_WriteDBus:LMB_BE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_EXT_RESET_HIGH = 1, DT = integer, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0
 PORT SYS_Rst = proc_sys_reset_0_BUS_STRUCT_RESET, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_Rst = LMB_Rst, DIR = O, SIGIS = RST, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ABus = M_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ReadStrobe = M_ReadStrobe, DIR = I, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_WriteStrobe = M_WriteStrobe, DIR = I, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AddrStrobe = M_AddrStrobe, DIR = I, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_DBus = M_DBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_BE = M_BE, DIR = I, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_DBus = Sl_DBus, DIR = I, VEC = [0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1], INITIALVAL = VCC, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Ready = Sl_Ready, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = VCC, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Wait = Sl_Wait, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_UE = Sl_UE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_CE = Sl_CE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ABus = LMB_ABus, DIR = O, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = O, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = O, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = O, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadDBus = LMB_ReadDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Ready = LMB_Ready, DIR = O, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Wait = LMB_Wait, DIR = O, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_UE = LMB_UE, DIR = O, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_CE = LMB_CE, DIR = O, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_BE = LMB_BE, DIR = O, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_CTRL_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_BASEADDR = 0x00000000, DT = std_logic_vector(0 to 31), BUS = SLMB:SLMB1:SLMB2:SLMB3, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x800, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x00000000, RESOLVED_BUS = SLMB
 PARAMETER C_HIGHADDR = 0x00003fff, DT = std_logic_vector(0 to 31), BUS = SLMB:SLMB1:SLMB2:SLMB3, ADDRESS = HIGH, PAIR = C_BASEADDR, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x00003fff, RESOLVED_BUS = SLMB
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_MASK = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_0, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK1 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_1, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 1), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK2 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_2, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 2), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK3 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_3, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 3), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_ABus:LMB1_ABus:LMB2_ABus:LMB3_ABus:BRAM_Addr_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_WriteDBus:LMB_BE:Sl_DBus:LMB1_WriteDBus:LMB1_BE:Sl1_DBus:LMB2_WriteDBus:LMB2_BE:Sl2_DBus:LMB3_WriteDBus:LMB3_BE:Sl3_DBus:BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_ECC = 0, DT = integer, RANGE = (0:1), AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_INTERCONNECT:C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_WRITE_ACCESS, MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 0, DT = integer, RANGE = (0:2), VALUES = (0=None, 1=PLBv46, 2=AXI), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_SPLB_CTRL_BASEADDR:C_SPLB_CTRL_HIGHADDR:C_SPLB_CTRL_AWIDTH:C_SPLB_CTRL_DWIDTH:C_SPLB_CTRL_P2P:C_SPLB_CTRL_MID_WIDTH:C_SPLB_CTRL_NUM_MASTERS:C_SPLB_CTRL_SUPPORT_BURSTS:C_SPLB_CTRL_NATIVE_DWIDTH:C_SPLB_CTRL_CLK_FREQ_HZ:C_S_AXI_CTRL_ACLK_FREQ_HZ:C_S_AXI_CTRL_BASEADDR:C_S_AXI_CTRL_HIGHADDR:C_S_AXI_CTRL_ADDR_WIDTH:C_S_AXI_CTRL_DATA_WIDTH:C_S_AXI_CTRL_PROTOCOL, MPD_VALUE = 0
 PARAMETER C_FAULT_INJECT = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0 && C_WRITE_ACCESS != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_CE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_UE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_STATUS_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_REGISTER = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_RESET_VALUE = 1, DT = integer, RANGE = (0:1), VALUES = (0=0, 1=1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_CE_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:31), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_WRITE_ACCESS = 2, DT = integer, RANGE = (0:2), VALUES = (0=NONE,1=WORD_ONLY,2=FULL), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT, MPD_VALUE = 2
 PARAMETER C_NUM_LMB = 1, DT = integer, RANGE = (1:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MASK1:C_MASK2:C_MASK3, MPD_VALUE = 1
 PARAMETER C_SPLB_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = BASE, PAIR = C_SPLB_CTRL_HIGHADDR, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = HIGH, PAIR = C_SPLB_CTRL_BASEADDR, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_AWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_BE:SPLB_CTRL_PLB_wrDBus:SPLB_CTRL_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_P2P = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_Sl_MBusy:SPLB_CTRL_Sl_MWrErr:SPLB_CTRL_Sl_MRdErr:SPLB_CTRL_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_HIGHADDR, ADDRESS = BASE, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_BASEADDR, ADDRESS = HIGH, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_AWADDR:S_AXI_CTRL_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_WDATA:S_AXI_CTRL_WSTRB:S_AXI_CTRL_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER HW_VER = 3.10.c
 BUS_INTERFACE SLMB = microblaze_0_ilmb, BUS_STD = LMB, BUS_TYPE = SLAVE
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block, BUS_STD = XIL_BRAM, BUS_TYPE = INITIATOR
 PORT LMB_Rst = LMB_Rst, DIR = I, SIGIS = RST, BUS = SLMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB, DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB, DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Ready = Sl_Ready, DIR = O, BUS = SLMB, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Wait = Sl_Wait, DIR = O, BUS = SLMB, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_UE = Sl_UE, DIR = O, BUS = SLMB, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_CE = Sl_CE, DIR = O, BUS = SLMB, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB1_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_Ready = Sl_Ready, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_Wait = Sl_Wait, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_UE = Sl_UE, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_CE = Sl_CE, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_Ready = Sl_Ready, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_Wait = Sl_Wait, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_UE = Sl_UE, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_CE = Sl_CE, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_Ready = Sl_Ready, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_Wait = Sl_Wait, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_UE = Sl_UE, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_CE = Sl_CE, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT BRAM_Rst_A = BRAM_Rst, DIR = O, SIGIS = RST, BUS = BRAM_PORT, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Clk_A = BRAM_Clk, DIR = O, SIGIS = CLK, BUS = BRAM_PORT, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_EN_A = BRAM_EN, DIR = O, BUS = BRAM_PORT, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_WEN_A = BRAM_WEN, DIR = O, VEC = [0:((C_LMB_DWIDTH+8*C_ECC)/8)-1], BUS = BRAM_PORT, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Addr_A = BRAM_Addr, DIR = O, VEC = [0:C_LMB_AWIDTH-1], BUS = BRAM_PORT, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Din_A = BRAM_Din, DIR = I, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Dout_A = BRAM_Dout, DIR = O, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT SPLB_CTRL_PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_CTRL_MID_WIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_CTRL_DWIDTH/8)-1)], BUS = SPLB_CTRL, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB_CTRL, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wait = Sl_wait, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_abort = PLB_abort, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB_CTRL, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARESETN = ARESETN, DIR = I, BUS = S_AXI_CTRL, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT == 2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WSTRB = WSTRB, DIR = I, BUS = S_AXI_CTRL, VEC = [((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER C_LMB_NUM_SLAVES = 4, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_DBus:Sl_Ready:Sl_Wait:Sl_UE:Sl_CE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_ABus:LMB_ABus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_DBus:M_BE:Sl_DBus:LMB_ReadDBus:LMB_WriteDBus:LMB_BE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_EXT_RESET_HIGH = 1, DT = integer, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0
 PORT SYS_Rst = proc_sys_reset_0_BUS_STRUCT_RESET, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_Rst = LMB_Rst, DIR = O, SIGIS = RST, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ABus = M_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ReadStrobe = M_ReadStrobe, DIR = I, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_WriteStrobe = M_WriteStrobe, DIR = I, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AddrStrobe = M_AddrStrobe, DIR = I, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_DBus = M_DBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_BE = M_BE, DIR = I, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_DBus = Sl_DBus, DIR = I, VEC = [0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1], INITIALVAL = VCC, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Ready = Sl_Ready, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = VCC, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Wait = Sl_Wait, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_UE = Sl_UE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_CE = Sl_CE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ABus = LMB_ABus, DIR = O, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = O, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = O, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = O, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadDBus = LMB_ReadDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Ready = LMB_Ready, DIR = O, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Wait = LMB_Wait, DIR = O, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_UE = LMB_UE, DIR = O, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_CE = LMB_CE, DIR = O, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_BE = LMB_BE, DIR = O, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_CTRL_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_BASEADDR = 0x00000000, DT = std_logic_vector(0 to 31), BUS = SLMB:SLMB1:SLMB2:SLMB3, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x800, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x00000000, RESOLVED_BUS = SLMB
 PARAMETER C_HIGHADDR = 0x00003fff, DT = std_logic_vector(0 to 31), BUS = SLMB:SLMB1:SLMB2:SLMB3, ADDRESS = HIGH, PAIR = C_BASEADDR, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x00003fff, RESOLVED_BUS = SLMB
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_MASK = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_0, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK1 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_1, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 1), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK2 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_2, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 2), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_MASK3 = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask_3, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_LMB > 3), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_ABus:LMB1_ABus:LMB2_ABus:LMB3_ABus:BRAM_Addr_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_WriteDBus:LMB_BE:Sl_DBus:LMB1_WriteDBus:LMB1_BE:Sl1_DBus:LMB2_WriteDBus:LMB2_BE:Sl2_DBus:LMB3_WriteDBus:LMB3_BE:Sl3_DBus:BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_ECC = 0, DT = integer, RANGE = (0:1), AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_INTERCONNECT:C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_WRITE_ACCESS, MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 0, DT = integer, RANGE = (0:2), VALUES = (0=None, 1=PLBv46, 2=AXI), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_SPLB_CTRL_BASEADDR:C_SPLB_CTRL_HIGHADDR:C_SPLB_CTRL_AWIDTH:C_SPLB_CTRL_DWIDTH:C_SPLB_CTRL_P2P:C_SPLB_CTRL_MID_WIDTH:C_SPLB_CTRL_NUM_MASTERS:C_SPLB_CTRL_SUPPORT_BURSTS:C_SPLB_CTRL_NATIVE_DWIDTH:C_SPLB_CTRL_CLK_FREQ_HZ:C_S_AXI_CTRL_ACLK_FREQ_HZ:C_S_AXI_CTRL_BASEADDR:C_S_AXI_CTRL_HIGHADDR:C_S_AXI_CTRL_ADDR_WIDTH:C_S_AXI_CTRL_DATA_WIDTH:C_S_AXI_CTRL_PROTOCOL, MPD_VALUE = 0
 PARAMETER C_FAULT_INJECT = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0 && C_WRITE_ACCESS != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_CE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_UE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_STATUS_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_REGISTER = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_RESET_VALUE = 1, DT = integer, RANGE = (0:1), VALUES = (0=0, 1=1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_CE_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:31), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_WRITE_ACCESS = 2, DT = integer, RANGE = (0:2), VALUES = (0=NONE,1=WORD_ONLY,2=FULL), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT, MPD_VALUE = 2
 PARAMETER C_NUM_LMB = 1, DT = integer, RANGE = (1:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MASK1:C_MASK2:C_MASK3, MPD_VALUE = 1
 PARAMETER C_SPLB_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = BASE, PAIR = C_SPLB_CTRL_HIGHADDR, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = HIGH, PAIR = C_SPLB_CTRL_BASEADDR, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_AWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_BE:SPLB_CTRL_PLB_wrDBus:SPLB_CTRL_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_P2P = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_Sl_MBusy:SPLB_CTRL_Sl_MWrErr:SPLB_CTRL_Sl_MRdErr:SPLB_CTRL_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_HIGHADDR, ADDRESS = BASE, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_BASEADDR, ADDRESS = HIGH, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_AWADDR:S_AXI_CTRL_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_WDATA:S_AXI_CTRL_WSTRB:S_AXI_CTRL_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER HW_VER = 3.10.c
 BUS_INTERFACE SLMB = microblaze_0_dlmb, BUS_STD = LMB, BUS_TYPE = SLAVE
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block, BUS_STD = XIL_BRAM, BUS_TYPE = INITIATOR
 PORT LMB_Rst = LMB_Rst, DIR = I, SIGIS = RST, BUS = SLMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB, DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB, DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Ready = Sl_Ready, DIR = O, BUS = SLMB, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Wait = Sl_Wait, DIR = O, BUS = SLMB, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_UE = Sl_UE, DIR = O, BUS = SLMB, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_CE = Sl_CE, DIR = O, BUS = SLMB, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB1_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB1_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_Ready = Sl_Ready, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_Wait = Sl_Wait, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_UE = Sl_UE, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_CE = Sl_CE, DIR = O, BUS = SLMB1, ISVALID = (C_NUM_LMB >= 2), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB2_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_Ready = Sl_Ready, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_Wait = Sl_Wait, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_UE = Sl_UE, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl2_CE = Sl_CE, DIR = O, BUS = SLMB2, ISVALID = (C_NUM_LMB >= 3), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT LMB3_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_Ready = Sl_Ready, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_Wait = Sl_Wait, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_UE = Sl_UE, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl3_CE = Sl_CE, DIR = O, BUS = SLMB3, ISVALID = (C_NUM_LMB >= 4), DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT BRAM_Rst_A = BRAM_Rst, DIR = O, SIGIS = RST, BUS = BRAM_PORT, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Clk_A = BRAM_Clk, DIR = O, SIGIS = CLK, BUS = BRAM_PORT, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_EN_A = BRAM_EN, DIR = O, BUS = BRAM_PORT, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_WEN_A = BRAM_WEN, DIR = O, VEC = [0:((C_LMB_DWIDTH+8*C_ECC)/8)-1], BUS = BRAM_PORT, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Addr_A = BRAM_Addr, DIR = O, VEC = [0:C_LMB_AWIDTH-1], BUS = BRAM_PORT, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Din_A = BRAM_Din, DIR = I, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Dout_A = BRAM_Dout, DIR = O, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT SPLB_CTRL_PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_CTRL_MID_WIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_CTRL_DWIDTH/8)-1)], BUS = SPLB_CTRL, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB_CTRL, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wait = Sl_wait, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_abort = PLB_abort, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB_CTRL, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARESETN = ARESETN, DIR = I, BUS = S_AXI_CTRL, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT == 2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WSTRB = WSTRB, DIR = I, BUS = S_AXI_CTRL, VEC = [((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER C_MEMSIZE = 2048, DT = integer, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2048
 PARAMETER C_PORT_DWIDTH = 32, DT = integer, BUS = PORTA:PORTB, RANGE = (32, 40, 64, 72, 128, 144, 256, 512, 1024), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = BRAM_Din_A:BRAM_Dout_A:BRAM_Din_B:BRAM_Dout_B, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = PORTA:PORTB
 PARAMETER C_PORT_AWIDTH = 32, DT = integer, BUS = PORTA:PORTB, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = BRAM_Addr_A:BRAM_Addr_B, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = PORTA:PORTB
 PARAMETER C_NUM_WE = 4, DT = integer, RANGE = (1, 2, 4, 5, 8, 9, 16, 18, 32, 64, 128), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_WEN_B, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_FAMILY = virtex2, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex2
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block, BUS_STD = XIL_BRAM, BUS_TYPE = TARGET
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block, BUS_STD = XIL_BRAM, BUS_TYPE = TARGET
 PORT BRAM_Rst_A = BRAM_Rst, DIR = I, BUS = PORTA, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Clk_A = BRAM_Clk, DIR = I, BUS = PORTA, SIGIS = CLK, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_EN_A = BRAM_EN, DIR = I, BUS = PORTA, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_WEN_A = BRAM_WEN, DIR = I, VEC = [0:C_NUM_WE-1], BUS = PORTA, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Addr_A = BRAM_Addr, DIR = I, VEC = [0:C_PORT_AWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Din_A = BRAM_Din, DIR = O, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Dout_A = BRAM_Dout, DIR = I, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Rst_B = BRAM_Rst, DIR = I, BUS = PORTB, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Clk_B = BRAM_Clk, DIR = I, BUS = PORTB, SIGIS = CLK, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_EN_B = BRAM_EN, DIR = I, BUS = PORTB, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_WEN_B = BRAM_WEN, DIR = I, VEC = [0:C_NUM_WE-1], BUS = PORTB, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Addr_B = BRAM_Addr, DIR = I, VEC = [0:C_PORT_AWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Din_B = BRAM_Din, DIR = O, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Dout_B = BRAM_Dout, DIR = I, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_INTERCONNECT_M_AXI_DP_BASE_ID = 0b0000000000000000, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 16, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0b0000000000000000, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing AWVALID to arbiter until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing ARVALID to arbiter until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_WRITE_ISSUING = 1, RANGE = (1:32), ASSOCIATION = MASTER, DESC = Write Transaction Issuing Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT >= 2), DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_READ_ISSUING = 1, RANGE = (1:32), ASSOCIATION = MASTER, DESC = Read Transaction Issuing Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT >= 2), DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_INTERCONNECT_M_AXI_DP_SINGLE_THREAD = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Accept only one ID thread at a time, LONG_DESC = Transaction requests are withheld from AW/AR channel arbitration as long as there are any outstanding transactions from the same master with a different ID value., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_DP_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_IP_BASE_ID = 0x00, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 8, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0x00, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_WRITE_ISSUING = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Issuance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT >= 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_READ_ISSUING = 1, RANGE = (1, 2, 4, 8, 16, 32), ASSOCIATION = MASTER, DESC = Read Transaction Issuance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.01.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT >= 2), DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_IP_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_DC_BASE_ID = 0b0000000000000000, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 16, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0b0000000000000000, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing AWVALID to arbiter until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing ARVALID to arbiter until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_WRITE_ISSUING = 32, ASSOCIATION = MASTER, DESC = Write Transaction Issuing Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), DT = integer, RANGE = (1, 2, 4, 8, 16, 32), BUS = M_AXI_DC:M_ACE_DC, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_READ_ISSUING = 2, ASSOCIATION = MASTER, DESC = Read Transaction Issuing Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), DT = integer, RANGE = (1, 2), BUS = M_AXI_DC:M_ACE_DC, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_INTERCONNECT_M_AXI_DC_SINGLE_THREAD = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Accept only one ID thread at a time, LONG_DESC = Transaction requests are withheld from AW/AR channel arbitration as long as there are any outstanding transactions from the same master with a different ID value., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_DC_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_IC_BASE_ID = 0b0000000000000000, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 16, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0b0000000000000000, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing AWVALID to arbiter until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing ARVALID to arbiter until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_WRITE_ISSUING = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Issuing Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING = 2, ASSOCIATION = MASTER, DESC = Read Transaction Issuing Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., AXI_VER = 1.06.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), DT = integer, RANGE = (1, 2, 4, 8), BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = NON_HDL, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_m_axi_ic_read_issuing, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_INTERCONNECT_M_AXI_IC_SINGLE_THREAD = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Accept only one ID thread at a time, LONG_DESC = Transaction requests are withheld from AW/AR channel arbitration as long as there are any outstanding transactions from the same master with a different ID value., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.06.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_IC_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_SCO = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_FREQ = 0, DT = integer, IO_IS = clk_freq, CLK_PORT = CLK, CLK_UNIT = HZ, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_DATA_SIZE = 32, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_DYNAMIC_BUS_SIZING = 1, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_INSTANCE = microblaze, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = microblaze
 PARAMETER C_AVOID_PRIMITIVES = 0, DT = integer, RANGE = (0:3), VALUES = (0=NONE, 1=SRL16, 2=LUTRAM, 3=BOTH), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FAULT_TOLERANT = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_fault_tolerant, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ECC_USE_CE_EXCEPTION:C_ICACHE_DATA_WIDTH:C_DCACHE_USE_WRITEBACK:C_DCACHE_DATA_WIDTH, MPD_VALUE = 0
 PARAMETER C_ECC_USE_CE_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FAULT_TOLERANT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_LOCKSTEP_SLAVE = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ENDIANNESS = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, VALUES = (0=BIG, 1=LITTLE), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_endianness, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_AREA_OPTIMIZED = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT != 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_USE_STACK_PROTECTION:C_ICACHE_VICTIMS:C_ICACHE_STREAMS:C_ICACHE_DATA_WIDTH:C_DCACHE_VICTIMS:C_DCACHE_DATA_WIDTH:C_USE_MMU:C_MMU_DTLB_SIZE:C_MMU_ITLB_SIZE:C_MMU_TLB_ACCESS:C_MMU_ZONES:C_MMU_PRIVILEGED_INSTR:C_USE_BRANCH_TARGET_CACHE:C_BRANCH_TARGET_CACHE_SIZE, MPD_VALUE = 0
 PARAMETER C_OPTIMIZATION = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 2, DT = integer, RANGE = (1:3), VALUES = (1=PLBv46, 2=AXI, 3=ACE), AFFECTS_PORTS_VEC = M_AXI_IC_RRESP:M_AXI_DC_RRESP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_AREA_OPTIMIZED:C_M_AXI_DP_EXCLUSIVE_ACCESS:C_M_AXI_I_BUS_EXCEPTION:C_M_AXI_D_BUS_EXCEPTION:C_IPLB_BUS_EXCEPTION:C_DPLB_BUS_EXCEPTION:C_ICACHE_INTERFACE:C_ICACHE_VICTIMS:C_ICACHE_STREAMS:C_ICACHE_DATA_WIDTH:C_M_AXI_IC_USER_VALUE:C_DCACHE_INTERFACE:C_DCACHE_USE_WRITEBACK:C_DCACHE_DATA_WIDTH:C_M_AXI_DC_EXCLUSIVE_ACCESS:C_M_AXI_DC_USER_VALUE, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_STREAM_INTERCONNECT = 0, DT = integer, RANGE = (0,1), VALUES = (0=FSL, 1=AXI), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_BASE_VECTORS = 0x00000000, DT = std_logic_vector, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_DPLB_DWIDTH = 32, DT = integer, RANGE = (32,64,128), BUS = DPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = DPLB_M_BE:DPLB_M_wrDBus:DPLB_MRdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_DPLB_NATIVE_DWIDTH = 32, DT = integer, RANGE = (32:32), ASSIGNMENT = CONSTANT, BUS = DPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_DPLB_BURST_EN = 0, DT = integer, RANGE = (0:0), ASSIGNMENT = CONSTANT, BUS = DPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_DPLB_P2P = 0, DT = integer, RANGE = (0:1), BUS = DPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_IPLB_DWIDTH = 32, DT = integer, RANGE = (32,64,128), BUS = IPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = IPLB_M_BE:IPLB_M_wrDBus:IPLB_MRdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_IPLB_NATIVE_DWIDTH = 32, DT = integer, RANGE = (32:32), ASSIGNMENT = CONSTANT, BUS = IPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_IPLB_BURST_EN = 0, DT = integer, RANGE = (0:0), ASSIGNMENT = CONSTANT, BUS = IPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_IPLB_P2P = 0, DT = integer, RANGE = (0:1), BUS = IPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DP_AWID:M_AXI_DP_BID:M_AXI_DP_ARID:M_AXI_DP_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_SUPPORTS_WRITE = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_DATA_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DP, AFFECTS_PORTS_VEC = M_AXI_DP_WDATA:M_AXI_DP_WSTRB:M_AXI_DP_RDATA, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DP_AWADDR:M_AXI_DP_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_PROTOCOL = AXI4LITE, DT = string, TYPE = NON_HDL, ASSIGNMENT = UPDATE, BUS = M_AXI_DP, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_dp_protocol, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = M_AXI_DP
 PARAMETER C_M_AXI_DP_EXCLUSIVE_ACCESS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_IP_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IP_AWID:M_AXI_IP_BID:M_AXI_IP_ARID:M_AXI_IP_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_WRITE = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_DATA_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IP, AFFECTS_PORTS_VEC = M_AXI_IP_WDATA:M_AXI_IP_WSTRB:M_AXI_IP_RDATA, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IP_AWADDR:M_AXI_IP_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_PROTOCOL = AXI4LITE, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_IP, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_D_AXI = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_axi, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_D_PLB = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_plb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_D_LMB = 1, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_lmb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_I_AXI = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_axi, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_I_PLB = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_plb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_I_LMB = 1, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_lmb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_USE_MSR_INSTR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_USE_PCMP_INSTR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_USE_BARREL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_USE_DIV = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DIV_ZERO_EXCEPTION, MPD_VALUE = 0
 PARAMETER C_USE_HW_MUL = 1, DT = integer, VALUES = (0= NONE, 1= MUL32, 2= MUL64), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_USE_FPU = 0, DT = integer, VALUES = (0= NONE, 1= BASIC, 2= EXTENDED), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_FPU_EXCEPTION, MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_USE_REORDER_INSTR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_UNALIGNED_EXCEPTIONS = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ILL_OPCODE_EXCEPTION = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_I_BUS_EXCEPTION = 1, DT = integer, RANGE = (0,1), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_M_AXI_D_BUS_EXCEPTION = 1, DT = integer, RANGE = (0,1), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_IPLB_BUS_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DPLB_BUS_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DIV_ZERO_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_DIV == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FPU_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_FPU >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FSL_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FSL_LINKS >= 1 && C_USE_EXTENDED_FSL_INSTR >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_USE_STACK_PROTECTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_MMU == 0 || C_AREA_OPTIMIZED == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_PVR = 0, DT = integer, VALUES = (0= NONE, 1= BASIC, 2= FULL), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_PVR_USER1 = 0x00, DT = std_logic_vector(0 to 7), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 8, MPD_VALUE = 0x00
 PARAMETER C_PVR_USER2 = 0x00000000, DT = std_logic_vector(0 to 31), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_DEBUG_ENABLED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 2, DT = integer, RANGE = (0:8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 0, DT = integer, RANGE = (0:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 0, DT = integer, RANGE = (0:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INTERRUPT_IS_EDGE = 0, DT = integer, RANGE = (0:1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_interrupt_edge, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_EDGE_IS_POSITIVE = 1, DT = integer, RANGE = (0:1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_edge_positive, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_RESET_MSR = 0x00000000, DT = std_logic_vector, VALUES = (0x0000= NONE, 0x0020= ICE, 0x0080= DCE, 0x00a0= ICE_DCE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_OPCODE_0x0_ILLEGAL = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FSL_LINKS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FSL_EXCEPTION:C_USE_EXTENDED_FSL_INSTR, MPD_VALUE = 0
 PARAMETER C_FSL_DATA_SIZE = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = FSL0_S_DATA:FSL0_M_DATA:FSL1_S_DATA:FSL1_M_DATA:FSL2_S_DATA:FSL2_M_DATA:FSL3_S_DATA:FSL3_M_DATA:FSL4_S_DATA:FSL4_M_DATA:FSL5_S_DATA:FSL5_M_DATA:FSL6_S_DATA:FSL6_M_DATA:FSL7_S_DATA:FSL7_M_DATA:FSL8_S_DATA:FSL8_M_DATA:FSL9_S_DATA:FSL9_M_DATA:FSL10_S_DATA:FSL10_M_DATA:FSL11_S_DATA:FSL11_M_DATA:FSL12_S_DATA:FSL12_M_DATA:FSL13_S_DATA:FSL13_M_DATA:FSL14_S_DATA:FSL14_M_DATA:FSL15_S_DATA:FSL15_M_DATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_USE_EXTENDED_FSL_INSTR = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FSL_LINKS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FSL_EXCEPTION, MPD_VALUE = 0
 PARAMETER C_M0_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M0_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S0_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S0_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M1_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M1_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S1_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S1_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M2_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M2_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S2_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S2_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M3_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M3_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S3_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S3_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M4_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M4_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S4_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S4_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M5_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M5_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S5_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S5_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M6_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M6_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S6_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S6_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M7_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M7_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S7_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S7_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M8_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M8_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S8_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S8_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M9_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M9_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S9_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S9_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M10_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M10_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S10_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S10_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M11_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M11_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S11_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S11_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M12_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M12_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S12_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S12_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M13_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M13_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S13_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S13_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M14_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M14_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S14_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S14_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M15_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M15_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S15_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S15_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M0_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M0_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S0_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S0_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M1_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M1_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S1_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S1_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M2_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M2_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S2_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S2_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M3_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M3_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S3_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S3_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M4_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M4_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S4_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S4_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M5_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M5_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S5_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S5_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M6_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M6_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S6_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S6_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M7_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M7_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S7_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S7_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M8_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M8_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S8_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S8_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M9_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M9_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S9_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S9_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M10_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M10_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S10_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S10_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M11_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M11_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S11_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S11_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M12_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M12_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S12_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S12_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M13_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M13_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S13_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S13_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M14_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M14_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S14_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S14_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M15_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M15_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S15_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S15_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_ICACHE_BASEADDR = 0xa8000000, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_baseaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, MHS_VALUE = 0xa8000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_highaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x3FFFFFFF, MHS_VALUE = 0xafffffff
 PARAMETER C_USE_ICACHE = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ALLOW_ICACHE_WR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ADDR_TAG_BITS = 17, DT = integer, RANGE = (0:25), ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_tag_bits, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 17
 PARAMETER C_CACHE_BYTE_SIZE = 8192, DT = integer, VALUES = (64= 64B, 128= 128B, 256= 256B, 512= 512B, 1024= 1kB, 2048= 2kB,4096= 4kB,8192= 8kB,16384= 16kB,32768= 32kB,65536= 64kB), RANGE = (64,128,256,512,1024,2048,4096,8192,16384,32768,65536), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ICACHE_FORCE_TAG_LUTRAM:C_ICACHE_DATA_WIDTH, MPD_VALUE = 8192, MHS_VALUE = 8192
 PARAMETER C_ICACHE_USE_FSL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_cache_use_fsl, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ICACHE_LINE_LEN = 4, DT = integer, RANGE = (4, 8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ICACHE_FORCE_TAG_LUTRAM:C_ICACHE_DATA_WIDTH, MPD_VALUE = 4
 PARAMETER C_ICACHE_ALWAYS_USED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ICACHE_INTERFACE = 0, DT = integer, RANGE = (0,1), VALUES = (0=IXCL, 1=IXCL2), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_VICTIMS = 0, DT = integer, RANGE = (0,2,4,8), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT != 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_STREAMS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT != 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_FORCE_TAG_LUTRAM = 0, DT = integer, RANGE = (0:1), ISVALID = (C_CACHE_BYTE_SIZE <= (2048 * C_ICACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_DATA_WIDTH = 0, DT = integer, RANGE = (0:2), VALUES = (0=32-bit, 1=Full Cacheline, 2=512-bit), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT >= 2 && C_FAULT_TOLERANT == 0 && C_CACHE_BYTE_SIZE >= (2048 * C_ICACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_IC_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = UPDATE, TYPE = NON_HDL, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_ic_supports_threads, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWID:M_AXI_IC_BID:M_AXI_IC_ARID:M_AXI_IC_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_SUPPORTS_WRITE = 0, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_DATA_WIDTH = 32, DT = integer, RANGE = (32, 128, 256, 512), BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_ic_data_width, AFFECTS_PORTS_VEC = M_AXI_IC_WDATA:M_AXI_IC_WSTRB:M_AXI_IC_RDATA:M_AXI_IC_CDDATA, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWADDR:M_AXI_IC_ARADDR:M_AXI_IC_ACADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_PROTOCOL = AXI4, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_IC:M_ACE_IC, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_USER_VALUE = 0b11111, DT = integer, RANGE = (0:31), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0b11111
 PARAMETER C_M_AXI_IC_SUPPORTS_USER_SIGNALS = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_AWUSER_WIDTH = 5, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_ARUSER_WIDTH = 5, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_ARUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_WUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_WUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_RUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_RUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_M_AXI_IC_BUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC:M_ACE_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_BUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_IC
 PARAMETER C_DCACHE_BASEADDR = 0xa8000000, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_baseaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, MHS_VALUE = 0xa8000000
 PARAMETER C_DCACHE_HIGHADDR = 0xafffffff, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_highaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x3FFFFFFF, MHS_VALUE = 0xafffffff
 PARAMETER C_USE_DCACHE = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ALLOW_DCACHE_WR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DCACHE_ADDR_TAG = 17, DT = integer, RANGE = (0:25), ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_tag_bits, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 17
 PARAMETER C_DCACHE_BYTE_SIZE = 8192, DT = integer, VALUES = (64= 64B, 128= 128B, 256= 256B, 512= 512B, 1024= 1kB, 2048= 2kB,4096= 4kB,8192= 8kB,16384= 16kB,32768= 32kB,65536= 64kB), RANGE = (64,128,256,512,1024,2048,4096,8192,16384,32768,65536), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCACHE_FORCE_TAG_LUTRAM:C_DCACHE_DATA_WIDTH, MPD_VALUE = 8192, MHS_VALUE = 8192
 PARAMETER C_DCACHE_USE_FSL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_cache_use_fsl, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DCACHE_LINE_LEN = 4, DT = integer, RANGE = (4, 8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCACHE_FORCE_TAG_LUTRAM:C_DCACHE_DATA_WIDTH, MPD_VALUE = 4
 PARAMETER C_DCACHE_ALWAYS_USED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_DCACHE_INTERFACE = 0, DT = integer, RANGE = (0,1), VALUES = (0=DXCL, 1=DXCL2), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_dcache_interface, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_USE_WRITEBACK = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FAULT_TOLERANT == 0 && C_INTERCONNECT != 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCACHE_VICTIMS:C_DCACHE_DATA_WIDTH, MPD_VALUE = 0
 PARAMETER C_DCACHE_VICTIMS = 0, DT = integer, RANGE = (0,2,4,8), ISVALID = (C_AREA_OPTIMIZED != 1 && C_DCACHE_USE_WRITEBACK == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_FORCE_TAG_LUTRAM = 0, DT = integer, RANGE = (0:1), ISVALID = (C_DCACHE_BYTE_SIZE <= (2048 * C_DCACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_DATA_WIDTH = 0, DT = integer, RANGE = (0:2), VALUES = (0=32-bit, 1=Full Cacheline, 2=512-bit), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT >= 2 && C_FAULT_TOLERANT == 0 && C_DCACHE_USE_WRITEBACK == 1 && C_DCACHE_BYTE_SIZE >= (2048 * C_DCACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_DC_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = UPDATE, TYPE = NON_HDL, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_dc_supports_threads, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWID:M_AXI_DC_BID:M_AXI_DC_ARID:M_AXI_DC_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_SUPPORTS_WRITE = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_DATA_WIDTH = 32, DT = integer, RANGE = (32, 128, 256, 512), BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_dc_data_width, AFFECTS_PORTS_VEC = M_AXI_DC_WDATA:M_AXI_DC_WSTRB:M_AXI_DC_RDATA:M_AXI_DC_CDDATA, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWADDR:M_AXI_DC_ARADDR:M_AXI_DC_ACADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_PROTOCOL = AXI4, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_DC:M_ACE_DC, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_EXCLUSIVE_ACCESS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_DC_USER_VALUE = 0b11111, DT = integer, RANGE = (0:31), ISVALID = (C_INTERCONNECT >= 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0b11111
 PARAMETER C_M_AXI_DC_SUPPORTS_USER_SIGNALS = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_AWUSER_WIDTH = 5, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_ARUSER_WIDTH = 5, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_ARUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_WUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_WUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_RUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_RUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_M_AXI_DC_BUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC:M_ACE_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_BUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = M_AXI_DC
 PARAMETER C_USE_MMU = 0, DT = integer, VALUES = (0= NONE, 1=USERMODE, 2=PROTECTION, 3=VIRTUAL), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_USE_STACK_PROTECTION:C_MMU_DTLB_SIZE:C_MMU_ITLB_SIZE:C_MMU_TLB_ACCESS:C_MMU_ZONES:C_MMU_PRIVILEGED_INSTR, MPD_VALUE = 0
 PARAMETER C_MMU_DTLB_SIZE = 4, DT = integer, VALUES = (1= 1, 2= 2, 4= 4, 8= 8), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_MMU_ITLB_SIZE = 2, DT = integer, VALUES = (1= 1, 2= 2, 4= 4, 8= 8), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2
 PARAMETER C_MMU_TLB_ACCESS = 3, DT = integer, VALUES = (0=MINIMAL, 1=READ, 2=WRITE, 3=FULL), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3
 PARAMETER C_MMU_ZONES = 16, DT = integer, RANGE = (0:16), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MMU_PRIVILEGED_INSTR = 0, DT = integer, VALUES = (0=FULL_PROTECTION, 1=ALLOW_STREAM_INSTR), ISVALID = (C_USE_MMU >= 1 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_INTERRUPT = 0, DT = integer, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_interrupt, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_EXT_BRK = 0, DT = integer, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_ext_brk, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_EXT_NM_BRK = 0, DT = integer, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_ext_nm_brk, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_BRANCH_TARGET_CACHE = 0, DT = integer, RANGE = (0:1), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_BRANCH_TARGET_CACHE_SIZE = 0, DT = integer, VALUES = (0=DEFAULT, 1=   8 ENTRIES, 2=  16 ENTRIES, 3=  32 ENTRIES, 4=  64 ENTRIES, 5= 512 ENTRIES, 6=1024 ENTRIES, 7=2048 ENTRIES), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_PC_WIDTH = 32, DT = integer, RANGE = (4:32), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pc_width, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER HW_VER = 8.50.c
 BUS_INTERFACE DLMB = microblaze_0_dlmb, BUS_STD = LMB, BUS_TYPE = MASTER, SHARES_ADDR = DPLB
 BUS_INTERFACE ILMB = microblaze_0_ilmb, BUS_STD = LMB, BUS_TYPE = MASTER, SHARES_ADDR = IPLB
 BUS_INTERFACE M_AXI_DP = axi4lite_0, BUS_STD = AXI, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT >= 2), ADDR_TYPE = PROCESSOR
 BUS_INTERFACE M_AXI_DC = axi4_0, BUS_STD = AXI, BUS_TYPE = MASTER, EXCLUDE_BUSIF = M_ACE_DC, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), ADDR_TYPE = PROCESSOR
 BUS_INTERFACE M_AXI_IC = axi4_0, BUS_STD = AXI, BUS_TYPE = MASTER, EXCLUDE_BUSIF = M_ACE_IC, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), ADDR_TYPE = PROCESSOR
 BUS_INTERFACE DEBUG = microblaze_0_debug, BUS_STD = XIL_MBDEBUG3, BUS_TYPE = TARGET
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt, BUS_STD = XIL_MBINTERRUPT, BUS_TYPE = TARGET
 PORT CLK = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, BUS = DPLB:IPLB:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = DLMB:ILMB:M_AXI_DP:M_AXI_DC:M_AXI_IC
 PORT RESET = LMB_Rst, DIR = I, SIGIS = RST, BUS = DLMB:ILMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB:ILMB
 PORT MB_RESET = proc_sys_reset_0_MB_Reset, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_MB_Reset
 PORT INTERRUPT = Interrupt, DIR = I, LEVEL = HIGH, SIGIS = INTERRUPT, BUS = INTERRUPT, DEFAULT = Interrupt, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SENSITIVITY = LEVEL_HIGH, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = INTERRUPT
 PORT INTERRUPT_ADDRESS = Interrupt_Address, DIR = I, VEC = [0:31], BUS = INTERRUPT, DEFAULT = Interrupt_Address, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = INTERRUPT
 PORT INTERRUPT_ACK = Interrupt_Ack, DIR = O, VEC = [0:1], BUS = INTERRUPT, DEFAULT = Interrupt_Ack, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = INTERRUPT
 PORT EXT_BRK = Ext_BRK, DIR = I, DEFAULT = Ext_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT EXT_NM_BRK = Ext_NM_BRK, DIR = I, DEFAULT = Ext_NM_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT INSTR = LMB_ReadDBus, DIR = I, VEC = [0:31], BUS = ILMB, DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IREADY = LMB_Ready, DIR = I, BUS = ILMB, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IWAIT = LMB_Wait, DIR = I, BUS = ILMB, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT ICE = LMB_CE, DIR = I, BUS = ILMB, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IUE = LMB_UE, DIR = I, BUS = ILMB, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT INSTR_ADDR = M_ABus, DIR = O, VEC = [0:31], BUS = ILMB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IFETCH = M_ReadStrobe, DIR = O, BUS = ILMB, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT I_AS = M_AddrStrobe, DIR = O, BUS = ILMB, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IPLB_M_ABort = M_ABort, DIR = O, BUS = IPLB, DEFAULT = M_ABort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_ABus = M_ABus, DIR = O, VEC = [0:31], BUS = IPLB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_UABus = M_UABus, DIR = O, VEC = [0:31], BUS = IPLB, DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_BE = M_BE, DIR = O, VEC = [0:(C_IPLB_DWIDTH-1)/8], BUS = IPLB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_busLock = M_busLock, DIR = O, BUS = IPLB, DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_lockErr = M_lockErr, DIR = O, BUS = IPLB, DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_MSize = M_MSize, DIR = O, VEC = [0:1], BUS = IPLB, DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_priority = M_priority, DIR = O, VEC = [0:1], BUS = IPLB, DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_rdBurst = M_rdBurst, DIR = O, BUS = IPLB, DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_request = M_request, DIR = O, BUS = IPLB, DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_RNW = M_RNW, DIR = O, BUS = IPLB, DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_size = M_size, DIR = O, VEC = [0:3], BUS = IPLB, DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_TAttribute = M_TAttribute, DIR = O, VEC = [0:15], BUS = IPLB, DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_type = M_type, DIR = O, VEC = [0:2], BUS = IPLB, DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_wrBurst = M_wrBurst, DIR = O, BUS = IPLB, DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_M_wrDBus = M_wrDBus, DIR = O, VEC = [0:C_IPLB_DWIDTH-1], BUS = IPLB, DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MBusy = PLB_MBusy, DIR = I, BUS = IPLB, DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdErr = PLB_MRdErr, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MWrErr = PLB_MWrErr, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MIRQ = PLB_MIRQ, DIR = I, BUS = IPLB, DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MWrBTerm = PLB_MWrBTerm, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MWrDAck = PLB_MWrDAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MAddrAck = PLB_MAddrAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdBTerm = PLB_MRdBTerm, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdDAck = PLB_MRdDAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdDBus = PLB_MRdDBus, DIR = I, VEC = [0:C_IPLB_DWIDTH-1], BUS = IPLB, DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRdWdAddr = PLB_MRdWdAddr, DIR = I, VEC = [0:3], BUS = IPLB, DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MRearbitrate = PLB_MRearbitrate, DIR = I, BUS = IPLB, DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MSSize = PLB_MSSize, DIR = I, VEC = [0:1], BUS = IPLB, DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT IPLB_MTimeout = PLB_MTimeout, DIR = I, BUS = IPLB, DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DATA_READ = LMB_ReadDBus, DIR = I, VEC = [0:31], BUS = DLMB, DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DREADY = LMB_Ready, DIR = I, BUS = DLMB, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DWAIT = LMB_Wait, DIR = I, BUS = DLMB, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DCE = LMB_CE, DIR = I, BUS = DLMB, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DUE = LMB_UE, DIR = I, BUS = DLMB, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DATA_WRITE = M_DBus, DIR = O, VEC = [0:31], BUS = DLMB, DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DATA_ADDR = M_ABus, DIR = O, VEC = [0:31], BUS = DLMB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT D_AS = M_AddrStrobe, DIR = O, BUS = DLMB, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT READ_STROBE = M_ReadStrobe, DIR = O, BUS = DLMB, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT WRITE_STROBE = M_WriteStrobe, DIR = O, BUS = DLMB, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT BYTE_ENABLE = M_BE, DIR = O, VEC = [0:3], BUS = DLMB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DPLB_M_ABort = M_ABort, DIR = O, BUS = DPLB, DEFAULT = M_ABort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_ABus = M_ABus, DIR = O, VEC = [0:31], BUS = DPLB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_UABus = M_UABus, DIR = O, VEC = [0:31], BUS = DPLB, DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_BE = M_BE, DIR = O, VEC = [0:(C_DPLB_DWIDTH-1)/8], BUS = DPLB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_busLock = M_busLock, DIR = O, BUS = DPLB, DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_lockErr = M_lockErr, DIR = O, BUS = DPLB, DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_MSize = M_MSize, DIR = O, VEC = [0:1], BUS = DPLB, DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_priority = M_priority, DIR = O, VEC = [0:1], BUS = DPLB, DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_rdBurst = M_rdBurst, DIR = O, BUS = DPLB, DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_request = M_request, DIR = O, BUS = DPLB, DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_RNW = M_RNW, DIR = O, BUS = DPLB, DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_size = M_size, DIR = O, VEC = [0:3], BUS = DPLB, DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_TAttribute = M_TAttribute, DIR = O, VEC = [0:15], BUS = DPLB, DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_type = M_type, DIR = O, VEC = [0:2], BUS = DPLB, DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_wrBurst = M_wrBurst, DIR = O, BUS = DPLB, DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_M_wrDBus = M_wrDBus, DIR = O, VEC = [0:C_DPLB_DWIDTH-1], BUS = DPLB, DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MBusy = PLB_MBusy, DIR = I, BUS = DPLB, DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdErr = PLB_MRdErr, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MWrErr = PLB_MWrErr, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MIRQ = PLB_MIRQ, DIR = I, BUS = DPLB, DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MWrBTerm = PLB_MWrBTerm, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MWrDAck = PLB_MWrDAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MAddrAck = PLB_MAddrAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdBTerm = PLB_MRdBTerm, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdDAck = PLB_MRdDAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdDBus = PLB_MRdDBus, DIR = I, VEC = [0:C_DPLB_DWIDTH-1], BUS = DPLB, DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRdWdAddr = PLB_MRdWdAddr, DIR = I, VEC = [0:3], BUS = DPLB, DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MRearbitrate = PLB_MRearbitrate, DIR = I, BUS = DPLB, DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MSSize = PLB_MSSize, DIR = I, VEC = [0:1], BUS = DPLB, DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DPLB_MTimeout = PLB_MTimeout, DIR = I, BUS = DPLB, DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWID = AWID, DIR = O, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_IP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IP, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_IP, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWVALID = AWVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWREADY = AWREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_IP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_IP_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WLAST = WLAST, DIR = O, BUS = M_AXI_IP, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WVALID = WVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WREADY = WREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BID = BID, DIR = I, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BVALID = BVALID, DIR = I, BUS = M_AXI_IP, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BREADY = BREADY, DIR = O, BUS = M_AXI_IP, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARID = ARID, DIR = O, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_IP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IP, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_IP, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARVALID = ARVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARREADY = ARREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RID = RID, DIR = I, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_IP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RLAST = RLAST, DIR = I, BUS = M_AXI_IP, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RVALID = RVALID, DIR = I, BUS = M_AXI_IP, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RREADY = RREADY, DIR = O, BUS = M_AXI_IP, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWID = AWID, DIR = O, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_DP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DP, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_DP, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWVALID = AWVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_AWREADY = AWREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_DP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_DP_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WLAST = WLAST, DIR = O, BUS = M_AXI_DP, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WVALID = WVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_WREADY = WREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_BID = BID, DIR = I, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_BVALID = BVALID, DIR = I, BUS = M_AXI_DP, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_BREADY = BREADY, DIR = O, BUS = M_AXI_DP, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARID = ARID, DIR = O, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_DP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DP, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_DP, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARVALID = ARVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_ARREADY = ARREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RID = RID, DIR = I, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_DP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RLAST = RLAST, DIR = I, BUS = M_AXI_DP, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RVALID = RVALID, DIR = I, BUS = M_AXI_DP, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_DP_RREADY = RREADY, DIR = O, BUS = M_AXI_DP, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DP
 PORT M_AXI_IC_AWID = AWID, DIR = O, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_IC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWVALID = AWVALID, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWREADY = AWREADY, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWUSER = AWUSER, DIR = O, VEC = [(C_M_AXI_IC_AWUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_AWDOMAIN = AWDOMAIN, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = AWDOMAIN, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWSNOOP = AWSNOOP, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [2:0], DEFAULT = AWSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWBAR = AWBAR, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = AWBAR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_IC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_IC_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WLAST = WLAST, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WVALID = WVALID, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WREADY = WREADY, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WUSER = WUSER, DIR = O, VEC = [(C_M_AXI_IC_WUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BID = BID, DIR = I, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BVALID = BVALID, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BREADY = BREADY, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_BUSER = BUSER, DIR = I, VEC = [(C_M_AXI_IC_BUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_WACK = WACK, DIR = O, BUS = M_ACE_IC, DEFAULT = WACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARID = ARID, DIR = O, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_IC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARVALID = ARVALID, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARREADY = ARREADY, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARUSER = ARUSER, DIR = O, VEC = [(C_M_AXI_IC_ARUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_ARDOMAIN = ARDOMAIN, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = ARDOMAIN, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARSNOOP = ARSNOOP, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [3:0], DEFAULT = ARSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARBAR = ARBAR, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = ARBAR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RID = RID, DIR = I, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_IC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RRESP = RRESP, DIR = I, VEC = [1+2*((C_INTERCONNECT-1)/2):0], BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RLAST = RLAST, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RVALID = RVALID, DIR = I, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RREADY = RREADY, DIR = O, BUS = M_AXI_IC:M_ACE_IC, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RUSER = RUSER, DIR = I, VEC = [(C_M_AXI_IC_RUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, ISVALID = (C_M_AXI_IC_SUPPORTS_USER_SIGNALS == 1), DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_IC
 PORT M_AXI_IC_RACK = RACK, DIR = O, BUS = M_ACE_IC, DEFAULT = RACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACVALID = ACVALID, DIR = I, BUS = M_ACE_IC, DEFAULT = ACVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACADDR = ACADDR, DIR = I, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [(C_M_AXI_IC_ADDR_WIDTH-1):0], DEFAULT = ACADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACSNOOP = ACSNOOP, DIR = I, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [3:0], DEFAULT = ACSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACPROT = ACPROT, DIR = I, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [2:0], DEFAULT = ACPROT, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ACREADY = ACREADY, DIR = O, BUS = M_ACE_IC, DEFAULT = ACREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CRREADY = CRREADY, DIR = I, BUS = M_ACE_IC, DEFAULT = CRREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CRVALID = CRVALID, DIR = O, BUS = M_ACE_IC, DEFAULT = CRVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CRRESP = CRRESP, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [4:0], DEFAULT = CRRESP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CDVALID = CDVALID, DIR = O, BUS = M_ACE_IC, DEFAULT = CDVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CDREADY = CDREADY, DIR = I, BUS = M_ACE_IC, DEFAULT = CDREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CDDATA = CDDATA, DIR = O, BUS = M_ACE_IC, ENDIAN = LITTLE, VEC = [(C_M_AXI_IC_DATA_WIDTH-1):0], DEFAULT = CDDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_CDLAST = CDLAST, DIR = O, BUS = M_ACE_IC, DEFAULT = CDLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWID = AWID, DIR = O, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_DC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWVALID = AWVALID, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWREADY = AWREADY, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWUSER = AWUSER, DIR = O, VEC = [(C_M_AXI_DC_AWUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_AWDOMAIN = AWDOMAIN, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = AWDOMAIN, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWSNOOP = AWSNOOP, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [2:0], DEFAULT = AWSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWBAR = AWBAR, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = AWBAR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_DC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_DC_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WLAST = WLAST, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WVALID = WVALID, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WREADY = WREADY, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WUSER = WUSER, DIR = O, VEC = [(C_M_AXI_DC_WUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BID = BID, DIR = I, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BVALID = BVALID, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BREADY = BREADY, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_BUSER = BUSER, DIR = I, VEC = [(C_M_AXI_DC_BUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_WACK = WACK, DIR = O, BUS = M_ACE_DC, DEFAULT = WACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARID = ARID, DIR = O, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_DC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARVALID = ARVALID, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARREADY = ARREADY, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARUSER = ARUSER, DIR = O, VEC = [(C_M_AXI_DC_ARUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_ARDOMAIN = ARDOMAIN, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = ARDOMAIN, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARSNOOP = ARSNOOP, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [3:0], DEFAULT = ARSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARBAR = ARBAR, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [1:0], DEFAULT = ARBAR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RID = RID, DIR = I, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_DC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RRESP = RRESP, DIR = I, VEC = [1+2*((C_INTERCONNECT-1)/2):0], BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RLAST = RLAST, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RVALID = RVALID, DIR = I, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RREADY = RREADY, DIR = O, BUS = M_AXI_DC:M_ACE_DC, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RUSER = RUSER, DIR = I, VEC = [(C_M_AXI_DC_RUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = M_AXI_DC
 PORT M_AXI_DC_RACK = RACK, DIR = O, BUS = M_ACE_DC, DEFAULT = RACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACVALID = ACVALID, DIR = I, BUS = M_ACE_DC, DEFAULT = ACVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACADDR = ACADDR, DIR = I, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [(C_M_AXI_DC_ADDR_WIDTH-1):0], DEFAULT = ACADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACSNOOP = ACSNOOP, DIR = I, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [3:0], DEFAULT = ACSNOOP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACPROT = ACPROT, DIR = I, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [2:0], DEFAULT = ACPROT, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ACREADY = ACREADY, DIR = O, BUS = M_ACE_DC, DEFAULT = ACREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CRREADY = CRREADY, DIR = I, BUS = M_ACE_DC, DEFAULT = CRREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CRVALID = CRVALID, DIR = O, BUS = M_ACE_DC, DEFAULT = CRVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CRRESP = CRRESP, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [4:0], DEFAULT = CRRESP, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CDVALID = CDVALID, DIR = O, BUS = M_ACE_DC, DEFAULT = CDVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CDREADY = CDREADY, DIR = I, BUS = M_ACE_DC, DEFAULT = CDREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CDDATA = CDDATA, DIR = O, BUS = M_ACE_DC, ENDIAN = LITTLE, VEC = [(C_M_AXI_DC_DATA_WIDTH-1):0], DEFAULT = CDDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_CDLAST = CDLAST, DIR = O, BUS = M_ACE_DC, DEFAULT = CDLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DBG_CLK = Dbg_Clk, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_TDI = Dbg_TDI, DIR = I, BUS = DEBUG, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_TDO = Dbg_TDO, DIR = O, BUS = DEBUG, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_REG_EN = Dbg_Reg_En, DIR = I, VEC = [0:7], BUS = DEBUG, DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_SHIFT = Dbg_Shift, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_CAPTURE = Dbg_Capture, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_UPDATE = Dbg_Update, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DEBUG_RST = Debug_Rst, DIR = I, SIGIS = RST, BUS = DEBUG, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT Trace_Instruction = Trace_Instruction, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Instruction, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Valid_Instr = Trace_Valid_Instr, DIR = O, BUS = TRACE, DEFAULT = Trace_Valid_Instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_PC = Trace_PC, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_PC, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Reg_Write = Trace_Reg_Write, DIR = O, BUS = TRACE, DEFAULT = Trace_Reg_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Reg_Addr = Trace_Reg_Addr, DIR = O, VEC = [0:4], BUS = TRACE, DEFAULT = Trace_Reg_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MSR_Reg = Trace_MSR_Reg, DIR = O, VEC = [0:14], BUS = TRACE, DEFAULT = Trace_MSR_Reg, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_PID_Reg = Trace_PID_Reg, DIR = O, VEC = [0:7], BUS = TRACE, DEFAULT = Trace_PID_Reg, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_New_Reg_Value = Trace_New_Reg_Value, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_New_Reg_Value, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Exception_Taken = Trace_Exception_Taken, DIR = O, BUS = TRACE, DEFAULT = Trace_Exception_Taken, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Exception_Kind = Trace_Exception_Kind, DIR = O, VEC = [0:4], BUS = TRACE, DEFAULT = Trace_Exception_Kind, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Jump_Taken = Trace_Jump_Taken, DIR = O, BUS = TRACE, DEFAULT = Trace_Jump_Taken, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Delay_Slot = Trace_Delay_Slot, DIR = O, BUS = TRACE, DEFAULT = Trace_Delay_Slot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Address = Trace_Data_Address, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Data_Address, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Access = Trace_Data_Access, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Access, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Read = Trace_Data_Read, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Write = Trace_Data_Write, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Write_Value = Trace_Data_Write_Value, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Data_Write_Value, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Byte_Enable = Trace_Data_Byte_Enable, DIR = O, VEC = [0:3], BUS = TRACE, DEFAULT = Trace_Data_Byte_Enable, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Req = Trace_DCache_Req, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Hit = Trace_DCache_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Rdy = Trace_DCache_Rdy, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Rdy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Read = Trace_DCache_Read, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Req = Trace_ICache_Req, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Hit = Trace_ICache_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Rdy = Trace_ICache_Rdy, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Rdy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_OF_PipeRun = Trace_OF_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_OF_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_EX_PipeRun = Trace_EX_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_EX_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MEM_PipeRun = Trace_MEM_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_MEM_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MB_Halted = Trace_MB_Halted, DIR = O, BUS = TRACE, DEFAULT = Trace_MB_Halted, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Jump_Hit = Trace_Jump_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_Jump_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_READ = FSL_S_Read, DIR = O, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_READ = FSL_S_Read, DIR = O, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_READ = FSL_S_Read, DIR = O, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_READ = FSL_S_Read, DIR = O, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_READ = FSL_S_Read, DIR = O, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_READ = FSL_S_Read, DIR = O, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_READ = FSL_S_Read, DIR = O, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_READ = FSL_S_Read, DIR = O, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_READ = FSL_S_Read, DIR = O, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_READ = FSL_S_Read, DIR = O, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_READ = FSL_S_Read, DIR = O, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_READ = FSL_S_Read, DIR = O, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_READ = FSL_S_Read, DIR = O, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_READ = FSL_S_Read, DIR = O, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_READ = FSL_S_Read, DIR = O, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_READ = FSL_S_Read, DIR = O, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TLAST = TLAST, BUS = M0_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TDATA = TDATA, BUS = M0_AXIS, DIR = O, VEC = [C_M0_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TVALID = TVALID, BUS = M0_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TREADY = TREADY, BUS = M0_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TLAST = TLAST, BUS = S0_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TDATA = TDATA, BUS = S0_AXIS, DIR = I, VEC = [C_S0_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TVALID = TVALID, BUS = S0_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TREADY = TREADY, BUS = S0_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TLAST = TLAST, BUS = M1_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TDATA = TDATA, BUS = M1_AXIS, DIR = O, VEC = [C_M1_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TVALID = TVALID, BUS = M1_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TREADY = TREADY, BUS = M1_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TLAST = TLAST, BUS = S1_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TDATA = TDATA, BUS = S1_AXIS, DIR = I, VEC = [C_S1_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TVALID = TVALID, BUS = S1_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TREADY = TREADY, BUS = S1_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TLAST = TLAST, BUS = M2_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TDATA = TDATA, BUS = M2_AXIS, DIR = O, VEC = [C_M2_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TVALID = TVALID, BUS = M2_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TREADY = TREADY, BUS = M2_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TLAST = TLAST, BUS = S2_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TDATA = TDATA, BUS = S2_AXIS, DIR = I, VEC = [C_S2_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TVALID = TVALID, BUS = S2_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TREADY = TREADY, BUS = S2_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TLAST = TLAST, BUS = M3_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TDATA = TDATA, BUS = M3_AXIS, DIR = O, VEC = [C_M3_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TVALID = TVALID, BUS = M3_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TREADY = TREADY, BUS = M3_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TLAST = TLAST, BUS = S3_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TDATA = TDATA, BUS = S3_AXIS, DIR = I, VEC = [C_S3_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TVALID = TVALID, BUS = S3_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TREADY = TREADY, BUS = S3_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TLAST = TLAST, BUS = M4_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TDATA = TDATA, BUS = M4_AXIS, DIR = O, VEC = [C_M4_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TVALID = TVALID, BUS = M4_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TREADY = TREADY, BUS = M4_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TLAST = TLAST, BUS = S4_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TDATA = TDATA, BUS = S4_AXIS, DIR = I, VEC = [C_S4_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TVALID = TVALID, BUS = S4_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TREADY = TREADY, BUS = S4_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TLAST = TLAST, BUS = M5_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TDATA = TDATA, BUS = M5_AXIS, DIR = O, VEC = [C_M5_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TVALID = TVALID, BUS = M5_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TREADY = TREADY, BUS = M5_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TLAST = TLAST, BUS = S5_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TDATA = TDATA, BUS = S5_AXIS, DIR = I, VEC = [C_S5_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TVALID = TVALID, BUS = S5_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TREADY = TREADY, BUS = S5_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TLAST = TLAST, BUS = M6_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TDATA = TDATA, BUS = M6_AXIS, DIR = O, VEC = [C_M6_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TVALID = TVALID, BUS = M6_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TREADY = TREADY, BUS = M6_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TLAST = TLAST, BUS = S6_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TDATA = TDATA, BUS = S6_AXIS, DIR = I, VEC = [C_S6_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TVALID = TVALID, BUS = S6_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TREADY = TREADY, BUS = S6_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TLAST = TLAST, BUS = M7_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TDATA = TDATA, BUS = M7_AXIS, DIR = O, VEC = [C_M7_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TVALID = TVALID, BUS = M7_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TREADY = TREADY, BUS = M7_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TLAST = TLAST, BUS = S7_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TDATA = TDATA, BUS = S7_AXIS, DIR = I, VEC = [C_S7_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TVALID = TVALID, BUS = S7_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TREADY = TREADY, BUS = S7_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TLAST = TLAST, BUS = M8_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TDATA = TDATA, BUS = M8_AXIS, DIR = O, VEC = [C_M8_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TVALID = TVALID, BUS = M8_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TREADY = TREADY, BUS = M8_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TLAST = TLAST, BUS = S8_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TDATA = TDATA, BUS = S8_AXIS, DIR = I, VEC = [C_S8_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TVALID = TVALID, BUS = S8_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TREADY = TREADY, BUS = S8_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TLAST = TLAST, BUS = M9_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TDATA = TDATA, BUS = M9_AXIS, DIR = O, VEC = [C_M9_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TVALID = TVALID, BUS = M9_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TREADY = TREADY, BUS = M9_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TLAST = TLAST, BUS = S9_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TDATA = TDATA, BUS = S9_AXIS, DIR = I, VEC = [C_S9_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TVALID = TVALID, BUS = S9_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TREADY = TREADY, BUS = S9_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TLAST = TLAST, BUS = M10_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TDATA = TDATA, BUS = M10_AXIS, DIR = O, VEC = [C_M10_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TVALID = TVALID, BUS = M10_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TREADY = TREADY, BUS = M10_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TLAST = TLAST, BUS = S10_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TDATA = TDATA, BUS = S10_AXIS, DIR = I, VEC = [C_S10_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TVALID = TVALID, BUS = S10_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TREADY = TREADY, BUS = S10_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TLAST = TLAST, BUS = M11_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TDATA = TDATA, BUS = M11_AXIS, DIR = O, VEC = [C_M11_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TVALID = TVALID, BUS = M11_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TREADY = TREADY, BUS = M11_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TLAST = TLAST, BUS = S11_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TDATA = TDATA, BUS = S11_AXIS, DIR = I, VEC = [C_S11_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TVALID = TVALID, BUS = S11_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TREADY = TREADY, BUS = S11_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TLAST = TLAST, BUS = M12_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TDATA = TDATA, BUS = M12_AXIS, DIR = O, VEC = [C_M12_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TVALID = TVALID, BUS = M12_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TREADY = TREADY, BUS = M12_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TLAST = TLAST, BUS = S12_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TDATA = TDATA, BUS = S12_AXIS, DIR = I, VEC = [C_S12_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TVALID = TVALID, BUS = S12_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TREADY = TREADY, BUS = S12_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TLAST = TLAST, BUS = M13_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TDATA = TDATA, BUS = M13_AXIS, DIR = O, VEC = [C_M13_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TVALID = TVALID, BUS = M13_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TREADY = TREADY, BUS = M13_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TLAST = TLAST, BUS = S13_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TDATA = TDATA, BUS = S13_AXIS, DIR = I, VEC = [C_S13_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TVALID = TVALID, BUS = S13_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TREADY = TREADY, BUS = S13_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TLAST = TLAST, BUS = M14_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TDATA = TDATA, BUS = M14_AXIS, DIR = O, VEC = [C_M14_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TVALID = TVALID, BUS = M14_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TREADY = TREADY, BUS = M14_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TLAST = TLAST, BUS = S14_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TDATA = TDATA, BUS = S14_AXIS, DIR = I, VEC = [C_S14_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TVALID = TVALID, BUS = S14_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TREADY = TREADY, BUS = S14_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TLAST = TLAST, BUS = M15_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TDATA = TDATA, BUS = M15_AXIS, DIR = O, VEC = [C_M15_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TVALID = TVALID, BUS = M15_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TREADY = TREADY, BUS = M15_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TLAST = TLAST, BUS = S15_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TDATA = TDATA, BUS = S15_AXIS, DIR = I, VEC = [C_S15_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TVALID = TVALID, BUS = S15_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TREADY = TREADY, BUS = S15_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = IXCL, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_READ = FSL_S_Read, DIR = O, BUS = IXCL, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_DATA = FSL_S_Data, DIR = I, VEC = [0:31], BUS = IXCL, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_CONTROL = FSL_S_Control, DIR = I, BUS = IXCL, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_EXISTS = FSL_S_Exists, DIR = I, BUS = IXCL, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = IXCL, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_WRITE = FSL_M_Write, DIR = O, BUS = IXCL, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_DATA = FSL_M_Data, DIR = O, VEC = [0:31], BUS = IXCL, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_CONTROL = FSL_M_Control, DIR = O, BUS = IXCL, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_OUT_FULL = FSL_M_Full, DIR = I, BUS = IXCL, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = DXCL, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_READ = FSL_S_Read, DIR = O, BUS = DXCL, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_DATA = FSL_S_Data, DIR = I, VEC = [0:31], BUS = DXCL, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_CONTROL = FSL_S_Control, DIR = I, BUS = DXCL, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_IN_EXISTS = FSL_S_Exists, DIR = I, BUS = DXCL, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = DXCL, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_WRITE = FSL_M_Write, DIR = O, BUS = DXCL, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_DATA = FSL_M_Data, DIR = O, VEC = [0:31], BUS = DXCL, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_CONTROL = FSL_M_Control, DIR = O, BUS = DXCL, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCACHE_FSL_OUT_FULL = FSL_M_Full, DIR = I, BUS = DXCL, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN mailbox
 PARAMETER INSTANCE = mailbox_0
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT_PORT_0 == 2), RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S0_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S1_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_INTERCONNECT_S1_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT_PORT_1 == 2), RESOLVED_BUS = S1_AXI
 PARAMETER C_S1_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S1_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = virtex6, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex6
 PARAMETER C_EXT_RESET_HIGH = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_SPLB0_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB0, ADDRESS = BASE, PAIR = C_SPLB0_HIGHADDR, ISVALID = (C_INTERCONNECT_PORT_0 == 1), MIN_SIZE = 0x100, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB0_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB0, ADDRESS = HIGH, PAIR = C_SPLB0_BASEADDR, ISVALID = (C_INTERCONNECT_PORT_0 == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB0_AWIDTH = 32, DT = INTEGER, BUS = SPLB0, ISVALID = (C_INTERCONNECT_PORT_0 == 1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB0_DWIDTH = 32, DT = INTEGER, BUS = SPLB0, ISVALID = (C_INTERCONNECT_PORT_0 == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB0_BE:PLB0_wrDBus:Sl0_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB0_P2P = 0, DT = INTEGER, BUS = SPLB0, ISVALID = (C_INTERCONNECT_PORT_0 == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB0_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB0, ISVALID = (C_INTERCONNECT_PORT_0 == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB0_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB0_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB0, ISVALID = (C_INTERCONNECT_PORT_0 == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl0_MBusy:Sl0_MWrErr:Sl0_MRdErr:Sl0_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB0_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB0, ISVALID = (C_INTERCONNECT_PORT_0 == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB0_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB0, ISVALID = (C_INTERCONNECT_PORT_0 == 1), RANGE = (32:32), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB0_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB0, ISVALID = (C_INTERCONNECT_PORT_0 == 1), IO_IS = clk_freq, CLK_PORT = SPLB0_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_SPLB1_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB1, ADDRESS = BASE, PAIR = C_SPLB1_HIGHADDR, ISVALID = (C_INTERCONNECT_PORT_1 == 1), MIN_SIZE = 0x100, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB1_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB1, ADDRESS = HIGH, PAIR = C_SPLB1_BASEADDR, ISVALID = (C_INTERCONNECT_PORT_1 == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB1_AWIDTH = 32, DT = INTEGER, BUS = SPLB1, ISVALID = (C_INTERCONNECT_PORT_1 == 1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB1_DWIDTH = 32, DT = INTEGER, BUS = SPLB1, ISVALID = (C_INTERCONNECT_PORT_1 == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB1_BE:PLB1_wrDBus:Sl1_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB1_P2P = 0, DT = INTEGER, BUS = SPLB1, ISVALID = (C_INTERCONNECT_PORT_1 == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB1_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB1, ISVALID = (C_INTERCONNECT_PORT_1 == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB1_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB1_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB1, ISVALID = (C_INTERCONNECT_PORT_1 == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl1_MBusy:Sl1_MWrErr:Sl1_MRdErr:Sl1_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB1_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB1, ISVALID = (C_INTERCONNECT_PORT_1 == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB1_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB1, ISVALID = (C_INTERCONNECT_PORT_1 == 1), RANGE = (32:32), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB1_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB1, ISVALID = (C_INTERCONNECT_PORT_1 == 1), IO_IS = clk_freq, CLK_PORT = SPLB1_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S0_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S0_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S0_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT_PORT_0 == 2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_BASEADDR = 0x43600000, DT = std_logic_vector(31 downto 0), PAIR = C_S0_AXI_HIGHADDR, ADDRESS = BASE, BUS = S0_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x1000, ISVALID = (C_INTERCONNECT_PORT_0 == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x43600000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_HIGHADDR = 0x4360ffff, DT = std_logic_vector(31 downto 0), PAIR = C_S0_AXI_BASEADDR, ADDRESS = HIGH, BUS = S0_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT_PORT_0 == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x4360ffff, MIN_SIZE = 0x1000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S0_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT_PORT_0 == 2), AFFECTS_PORTS_VEC = S0_AXI_AWADDR:S0_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S0_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT_PORT_0 == 2), AFFECTS_PORTS_VEC = S0_AXI_WDATA:S0_AXI_WSTRB:S0_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S0_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT_PORT_0 == 2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = S0_AXI
 PARAMETER C_S1_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S1_AXI, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = S1_AXI_ACLK, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT_PORT_1 == 2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = S1_AXI
 PARAMETER C_S1_AXI_BASEADDR = 0x43800000, DT = std_logic_vector(31 downto 0), PAIR = C_S1_AXI_HIGHADDR, ADDRESS = BASE, BUS = S1_AXI, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x1000, ISVALID = (C_INTERCONNECT_PORT_1 == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x43800000, RESOLVED_BUS = S1_AXI
 PARAMETER C_S1_AXI_HIGHADDR = 0x4380ffff, DT = std_logic_vector(31 downto 0), PAIR = C_S1_AXI_BASEADDR, ADDRESS = HIGH, BUS = S1_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT_PORT_1 == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x4380ffff, MIN_SIZE = 0x1000, RESOLVED_BUS = S1_AXI
 PARAMETER C_S1_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S1_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT_PORT_1 == 2), AFFECTS_PORTS_VEC = S1_AXI_AWADDR:S1_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S1_AXI
 PARAMETER C_S1_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S1_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT_PORT_1 == 2), AFFECTS_PORTS_VEC = S1_AXI_WDATA:S1_AXI_WSTRB:S1_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S1_AXI
 PARAMETER C_S1_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S1_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT_PORT_1 == 2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = S1_AXI
 PARAMETER C_M0_AXIS_DATA_WIDTH = 32, DT = integer, BUS = M0_AXIS, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT_PORT_0 == 4), AFFECTS_PORTS_VEC = M0_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S0_AXIS_DATA_WIDTH = 32, DT = integer, BUS = S0_AXIS, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT_PORT_0 == 4), AFFECTS_PORTS_VEC = S0_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M0_AXIS_PROTOCOL = GENERIC, DT = string, BUS = M0_AXIS, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S0_AXIS_PROTOCOL = GENERIC, DT = string, BUS = S0_AXIS, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M1_AXIS_DATA_WIDTH = 32, DT = integer, BUS = M1_AXIS, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT_PORT_1 == 4), AFFECTS_PORTS_VEC = M1_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S1_AXIS_DATA_WIDTH = 32, DT = integer, BUS = S1_AXIS, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT_PORT_1 == 4), AFFECTS_PORTS_VEC = S1_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M1_AXIS_PROTOCOL = GENERIC, DT = string, BUS = M1_AXIS, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S1_AXIS_PROTOCOL = GENERIC, DT = string, BUS = S1_AXIS, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_ASYNC_CLKS = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_IMPL_STYLE = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FSL_DWIDTH = 32, DT = integer, AFFECTS_PORTS_VEC = FSL0_M_Data:FSL0_S_Data:FSL1_M_Data:FSL1_S_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_INTERCONNECT_PORT_0 = 2, DT = integer, RANGE = (1,2,3,4), VALUES = (1= PLBv46 , 2= AXI4LITE , 3= FSL , 4= AXI4STREAM ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SPLB0_BASEADDR:C_SPLB0_HIGHADDR:C_SPLB0_AWIDTH:C_SPLB0_DWIDTH:C_SPLB0_P2P:C_SPLB0_MID_WIDTH:C_SPLB0_NUM_MASTERS:C_SPLB0_SUPPORT_BURSTS:C_SPLB0_NATIVE_DWIDTH:C_SPLB0_CLK_FREQ_HZ:C_S0_AXI_ACLK_FREQ_HZ:C_S0_AXI_BASEADDR:C_S0_AXI_HIGHADDR:C_S0_AXI_ADDR_WIDTH:C_S0_AXI_DATA_WIDTH:C_S0_AXI_PROTOCOL:C_M0_AXIS_DATA_WIDTH:C_S0_AXIS_DATA_WIDTH, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_INTERCONNECT_PORT_1 = 2, DT = integer, RANGE = (1,2,3,4), VALUES = (1= PLBv46 , 2= AXI4LITE , 3= FSL , 4= AXI4STREAM ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SPLB1_BASEADDR:C_SPLB1_HIGHADDR:C_SPLB1_AWIDTH:C_SPLB1_DWIDTH:C_SPLB1_P2P:C_SPLB1_MID_WIDTH:C_SPLB1_NUM_MASTERS:C_SPLB1_SUPPORT_BURSTS:C_SPLB1_NATIVE_DWIDTH:C_SPLB1_CLK_FREQ_HZ:C_S1_AXI_ACLK_FREQ_HZ:C_S1_AXI_BASEADDR:C_S1_AXI_HIGHADDR:C_S1_AXI_ADDR_WIDTH:C_S1_AXI_DATA_WIDTH:C_S1_AXI_PROTOCOL:C_M1_AXIS_DATA_WIDTH:C_S1_AXIS_DATA_WIDTH, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_MAILBOX_DEPTH = 16, DT = integer, RANGE = (!C_ASYNC_CLKS*16 | C_ASYNC_CLKS*!C_IMPL_STYLE*16 | C_ASYNC_CLKS*C_IMPL_STYLE*512 : !C_ASYNC_CLKS*8192 | C_ASYNC_CLKS*!C_IMPL_STYLE*256 | C_ASYNC_CLKS*C_IMPL_STYLE*8192), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , MPD_VALUE = 16
 PARAMETER C_READ_CLOCK_PERIOD_0 = 0, DT = integer, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_READ_CLOCK_PERIOD_1 = 0, DT = integer, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER HW_VER = 1.01.b
 BUS_INTERFACE S0_AXI = axi4lite_0, BUS_STD = AXI, BUS_TYPE = SLAVE, EXCLUDE_BUSIF = DWFSL0:DRFSL0:SPLB0:M0_AXIS:S0_AXIS, ISVALID = (C_INTERCONNECT_PORT_0 == 2), ADDR_TYPE = REGISTER
 BUS_INTERFACE S1_AXI = axi4lite_0, BUS_STD = AXI, BUS_TYPE = SLAVE, EXCLUDE_BUSIF = DWFSL1:DRFSL1:SPLB1:M1_AXIS:S1_AXIS, ISVALID = (C_INTERCONNECT_PORT_1 == 2), ADDR_TYPE = REGISTER
 PORT SPLB0_Rst = PLB_Rst, DIR = I, BUS = SPLB0, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_0 == 1), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_ABus = PLB_ABus, DIR = I, BUS = SPLB0, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_PAValid = PLB_PAValid, DIR = I, BUS = SPLB0, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_masterID = PLB_masterID, DIR = I, BUS = SPLB0, VEC = [0:(C_SPLB0_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_RNW = PLB_RNW, DIR = I, BUS = SPLB0, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_BE = PLB_BE, DIR = I, BUS = SPLB0, VEC = [0:((C_SPLB0_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_size = PLB_size, DIR = I, BUS = SPLB0, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_type = PLB_type, DIR = I, BUS = SPLB0, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB0, VEC = [0:(C_SPLB0_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_addrAck = Sl_addrAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_SSize = Sl_SSize, DIR = O, BUS = SPLB0, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_wait = Sl_wait, DIR = O, BUS = SPLB0, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB0, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_wrComp = Sl_wrComp, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdComp = Sl_rdComp, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_MBusy = Sl_MBusy, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_UABus = PLB_UABus, DIR = I, BUS = SPLB0, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_SAValid = PLB_SAValid, DIR = I, BUS = SPLB0, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_abort = PLB_abort, DIR = I, BUS = SPLB0, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_busLock = PLB_busLock, DIR = I, BUS = SPLB0, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_MSize = PLB_MSize, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_lockErr = PLB_lockErr, DIR = I, BUS = SPLB0, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_reqPri = PLB_reqPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB0_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB0, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB0, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl0_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Rst = PLB_Rst, DIR = I, BUS = SPLB1, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_1 == 1), DEFAULT = PLB_Rst, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_ABus = PLB_ABus, DIR = I, BUS = SPLB1, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_PAValid = PLB_PAValid, DIR = I, BUS = SPLB1, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_masterID = PLB_masterID, DIR = I, BUS = SPLB1, VEC = [0:(C_SPLB1_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_RNW = PLB_RNW, DIR = I, BUS = SPLB1, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_BE = PLB_BE, DIR = I, BUS = SPLB1, VEC = [0:((C_SPLB1_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_size = PLB_size, DIR = I, BUS = SPLB1, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_type = PLB_type, DIR = I, BUS = SPLB1, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB1, VEC = [0:(C_SPLB1_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_addrAck = Sl_addrAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_SSize = Sl_SSize, DIR = O, BUS = SPLB1, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_wait = Sl_wait, DIR = O, BUS = SPLB1, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB1, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_wrComp = Sl_wrComp, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdComp = Sl_rdComp, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_MBusy = Sl_MBusy, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_UABus = PLB_UABus, DIR = I, BUS = SPLB1, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_SAValid = PLB_SAValid, DIR = I, BUS = SPLB1, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_abort = PLB_abort, DIR = I, BUS = SPLB1, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_busLock = PLB_busLock, DIR = I, BUS = SPLB1, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_MSize = PLB_MSize, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_lockErr = PLB_lockErr, DIR = I, BUS = SPLB1, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_reqPri = PLB_reqPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB1_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB1, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB1, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl1_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL_Rst = FSL_Rst, DIR = O, SIGIS = RST, DEFAULT = FSL_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT FSL0_M_Clk = FSL_M_Clk, DIR = I, BUS = DWFSL0, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_0 == 3), DEFAULT = FSL_M_Clk, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_Data = FSL_M_Data, DIR = I, BUS = DWFSL0, VEC = [0:C_FSL_DWIDTH-1], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_Control = FSL_M_Control, DIR = I, BUS = DWFSL0, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_Write = FSL_M_Write, DIR = I, BUS = DWFSL0, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_Full = FSL_M_Full, DIR = O, BUS = DWFSL0, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Clk = FSL_S_Clk, DIR = I, BUS = DRFSL0, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_0 == 3), DEFAULT = FSL_S_Clk, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Data = FSL_S_Data, DIR = O, BUS = DRFSL0, VEC = [0:C_FSL_DWIDTH-1], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Control = FSL_S_Control, DIR = O, BUS = DRFSL0, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Read = FSL_S_Read, DIR = I, BUS = DRFSL0, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Exists = FSL_S_Exists, DIR = O, BUS = DRFSL0, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Clk = FSL_M_Clk, DIR = I, BUS = DWFSL1, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_1 == 3), DEFAULT = FSL_M_Clk, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Data = FSL_M_Data, DIR = I, BUS = DWFSL1, VEC = [0:C_FSL_DWIDTH-1], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Control = FSL_M_Control, DIR = I, BUS = DWFSL1, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Write = FSL_M_Write, DIR = I, BUS = DWFSL1, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Full = FSL_M_Full, DIR = O, BUS = DWFSL1, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Clk = FSL_S_Clk, DIR = I, BUS = DRFSL1, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_1 == 3), DEFAULT = FSL_S_Clk, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Data = FSL_S_Data, DIR = O, BUS = DRFSL1, VEC = [0:C_FSL_DWIDTH-1], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Control = FSL_S_Control, DIR = O, BUS = DRFSL1, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Read = FSL_S_Read, DIR = I, BUS = DRFSL1, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Exists = FSL_S_Exists, DIR = O, BUS = DRFSL1, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXI_ACLK = clk_50_0000MHzPLL0, DIR = I, BUS = S0_AXI, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_0 == 2), DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_ARESETN = ARESETN, DIR = I, BUS = S0_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_0 == 2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_AWADDR = AWADDR, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_AWVALID = AWVALID, DIR = I, BUS = S0_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_AWREADY = AWREADY, DIR = O, BUS = S0_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_WDATA = WDATA, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_WSTRB = WSTRB, DIR = I, BUS = S0_AXI, VEC = [((C_S0_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_WVALID = WVALID, DIR = I, BUS = S0_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_WREADY = WREADY, DIR = O, BUS = S0_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_BRESP = BRESP, DIR = O, BUS = S0_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_BVALID = BVALID, DIR = O, BUS = S0_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_BREADY = BREADY, DIR = I, BUS = S0_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_ARADDR = ARADDR, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_ARVALID = ARVALID, DIR = I, BUS = S0_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_ARREADY = ARREADY, DIR = O, BUS = S0_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_RDATA = RDATA, DIR = O, BUS = S0_AXI, VEC = [(C_S0_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_RRESP = RRESP, DIR = O, BUS = S0_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_RVALID = RVALID, DIR = O, BUS = S0_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S0_AXI_RREADY = RREADY, DIR = I, BUS = S0_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT S1_AXI_ACLK = clk_50_0000MHzPLL0, DIR = I, BUS = S1_AXI, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_1 == 2), DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_ARESETN = ARESETN, DIR = I, BUS = S1_AXI, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT_PORT_1 == 2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_AWADDR = AWADDR, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_AWVALID = AWVALID, DIR = I, BUS = S1_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_AWREADY = AWREADY, DIR = O, BUS = S1_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_WDATA = WDATA, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_WSTRB = WSTRB, DIR = I, BUS = S1_AXI, VEC = [((C_S1_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_WVALID = WVALID, DIR = I, BUS = S1_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_WREADY = WREADY, DIR = O, BUS = S1_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_BRESP = BRESP, DIR = O, BUS = S1_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_BVALID = BVALID, DIR = O, BUS = S1_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_BREADY = BREADY, DIR = I, BUS = S1_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_ARADDR = ARADDR, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_ARVALID = ARVALID, DIR = I, BUS = S1_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_ARREADY = ARREADY, DIR = O, BUS = S1_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_RDATA = RDATA, DIR = O, BUS = S1_AXI, VEC = [(C_S1_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_RRESP = RRESP, DIR = O, BUS = S1_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_RVALID = RVALID, DIR = O, BUS = S1_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT S1_AXI_RREADY = RREADY, DIR = I, BUS = S1_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S1_AXI
 PORT M0_AXIS_TLAST = TLAST, DIR = O, BUS = M0_AXIS, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TDATA = TDATA, DIR = O, BUS = M0_AXIS, VEC = [C_M0_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TVALID = TVALID, DIR = O, BUS = M0_AXIS, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TREADY = TREADY, DIR = I, BUS = M0_AXIS, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TLAST = TLAST, DIR = I, BUS = S0_AXIS, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TDATA = TDATA, DIR = I, BUS = S0_AXIS, VEC = [C_S0_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TVALID = TVALID, DIR = I, BUS = S0_AXIS, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TREADY = TREADY, DIR = O, BUS = S0_AXIS, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TLAST = TLAST, DIR = O, BUS = M1_AXIS, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TDATA = TDATA, DIR = O, BUS = M1_AXIS, VEC = [C_M1_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TVALID = TVALID, DIR = O, BUS = M1_AXIS, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TREADY = TREADY, DIR = I, BUS = M1_AXIS, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TLAST = TLAST, DIR = I, BUS = S1_AXIS, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TDATA = TDATA, DIR = I, BUS = S1_AXIS, VEC = [C_S1_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TVALID = TVALID, DIR = I, BUS = S1_AXIS, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TREADY = TREADY, DIR = O, BUS = S1_AXIS, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_JTAG_CHAIN, MPD_VALUE = virtex6
 PARAMETER C_JTAG_CHAIN = 2, DT = INTEGER, RANGE = (1:4), VALUES = (1=USER1, 2=USER2, 3=USER3, 4=USER4), ISVALID = (([xstrncmp C_FAMILY  virtex4 ]) || ([xstrncmp C_FAMILY  virtex5 ]) || ([xstrncmp C_FAMILY  spartan6 ]) || ([xstrncmp C_FAMILY  virtex6 ])), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_INTERCONNECT = 2, DT = INTEGER, RANGE = (1,2), VALUES = (1=PLBv46, 2=AXI), ISVALID = (C_USE_UART == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SPLB_AWIDTH:C_SPLB_DWIDTH:C_SPLB_P2P:C_SPLB_MID_WIDTH:C_SPLB_NUM_MASTERS:C_SPLB_NATIVE_DWIDTH:C_SPLB_SUPPORT_BURSTS:C_S_AXI_ADDR_WIDTH:C_S_AXI_DATA_WIDTH:C_S_AXI_PROTOCOL, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_BASEADDR = 0x41400000, DT = STD_LOGIC_VECTOR, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = SPLB:S_AXI, MIN_SIZE = 0x1000, ISVALID = (C_USE_UART == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x41400000, RESOLVED_BUS = S_AXI
 PARAMETER C_HIGHADDR = 0x4140ffff, DT = STD_LOGIC_VECTOR, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = SPLB:S_AXI, ISVALID = (C_USE_UART == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x4140ffff, MIN_SIZE = 0x1000, RESOLVED_BUS = S_AXI
 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 8, RESOLVED_BUS = 
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, ASSIGNEMNT = CONSTANT, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_MB_DBG_PORTS = 2, DT = INTEGER, RANGE = (0:32), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_USE_UART = 1, DT = INTEGER, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_INTERCONNECT:C_BASEADDR:C_HIGHADDR:C_SPLB_AWIDTH:C_SPLB_DWIDTH:C_SPLB_P2P:C_SPLB_MID_WIDTH:C_SPLB_NUM_MASTERS:C_SPLB_NATIVE_DWIDTH:C_SPLB_SUPPORT_BURSTS:C_S_AXI_ADDR_WIDTH:C_S_AXI_DATA_WIDTH:C_S_AXI_PROTOCOL, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_USE_BSCAN = 0, DT = integer, RANGE = (0:2), VALUES = (0=INTERNAL, 1=ICON, 2=EXTERNAL), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_S_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), AFFECTS_PORTS_VEC = S_AXI_AWADDR:S_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), AFFECTS_PORTS_VEC = S_AXI_WDATA:S_AXI_WSTRB:S_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = S_AXI
 PARAMETER HW_VER = 2.10.a
 BUS_INTERFACE S_AXI = axi4lite_0, BUS_STD = AXI, BUS_TYPE = SLAVE, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), ADDR_TYPE = REGISTER
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug, BUS_STD = XIL_MBDEBUG3, BUS_TYPE = INITIATOR, ISVALID = (C_MB_DBG_PORTS >= 1)
 BUS_INTERFACE MBDEBUG_1 = microblaze_1_debug, BUS_STD = XIL_MBDEBUG3, BUS_TYPE = INITIATOR, ISVALID = (C_MB_DBG_PORTS >= 2)
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst, DIR = O, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Ext_BRK = Ext_BRK, DIR = O, DEFAULT = Ext_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Ext_NM_BRK = Ext_NM_BRK, DIR = O, DEFAULT = Ext_NM_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, BUS = S_AXI, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARESETN = ARESETN, DIR = I, SIGIS = RST, BUS = S_AXI, ASSIGNMENT = OPTIONAL, DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWADDR = AWADDR, DIR = I, BUS = S_AXI, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WDATA = WDATA, DIR = I, BUS = S_AXI, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WSTRB = WSTRB, DIR = I, BUS = S_AXI, VEC = [(C_S_AXI_DATA_WIDTH/8-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BRESP = BRESP, DIR = O, BUS = S_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARADDR = ARADDR, DIR = I, BUS = S_AXI, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RDATA = RDATA, DIR = O, BUS = S_AXI, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RRESP = RRESP, DIR = O, BUS = S_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB, VEC = [0:(C_SPLB_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_BE = PLB_BE, DIR = I, BUS = SPLB, VEC = [0:((C_SPLB_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_size = PLB_size, DIR = I, BUS = SPLB, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_type = PLB_type, DIR = I, BUS = SPLB, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB, VEC = [0:(C_SPLB_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_0 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_0, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_TDI_0 = Dbg_TDI, DIR = O, BUS = MBDEBUG_0, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_TDO_0 = Dbg_TDO, DIR = I, BUS = MBDEBUG_0, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Reg_En_0 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_0, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Capture_0 = Dbg_Capture, DIR = O, BUS = MBDEBUG_0, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Shift_0 = Dbg_Shift, DIR = O, BUS = MBDEBUG_0, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Update_0 = Dbg_Update, DIR = O, BUS = MBDEBUG_0, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Rst_0 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_0, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Clk_1 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_1, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_1
 PORT Dbg_TDI_1 = Dbg_TDI, DIR = O, BUS = MBDEBUG_1, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_1
 PORT Dbg_TDO_1 = Dbg_TDO, DIR = I, BUS = MBDEBUG_1, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_1
 PORT Dbg_Reg_En_1 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_1, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_1
 PORT Dbg_Capture_1 = Dbg_Capture, DIR = O, BUS = MBDEBUG_1, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_1
 PORT Dbg_Shift_1 = Dbg_Shift, DIR = O, BUS = MBDEBUG_1, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_1
 PORT Dbg_Update_1 = Dbg_Update, DIR = O, BUS = MBDEBUG_1, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_1
 PORT Dbg_Rst_1 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_1, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_1
 PORT Dbg_Clk_2 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_2, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_2 = Dbg_TDI, DIR = O, BUS = MBDEBUG_2, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_2 = Dbg_TDO, DIR = I, BUS = MBDEBUG_2, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_2 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_2, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_2 = Dbg_Capture, DIR = O, BUS = MBDEBUG_2, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_2 = Dbg_Shift, DIR = O, BUS = MBDEBUG_2, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_2 = Dbg_Update, DIR = O, BUS = MBDEBUG_2, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_2 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_2, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_3 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_3, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_3 = Dbg_TDI, DIR = O, BUS = MBDEBUG_3, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_3 = Dbg_TDO, DIR = I, BUS = MBDEBUG_3, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_3 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_3, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_3 = Dbg_Capture, DIR = O, BUS = MBDEBUG_3, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_3 = Dbg_Shift, DIR = O, BUS = MBDEBUG_3, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_3 = Dbg_Update, DIR = O, BUS = MBDEBUG_3, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_3 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_3, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_4 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_4, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_4 = Dbg_TDI, DIR = O, BUS = MBDEBUG_4, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_4 = Dbg_TDO, DIR = I, BUS = MBDEBUG_4, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_4 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_4, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_4 = Dbg_Capture, DIR = O, BUS = MBDEBUG_4, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_4 = Dbg_Shift, DIR = O, BUS = MBDEBUG_4, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_4 = Dbg_Update, DIR = O, BUS = MBDEBUG_4, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_4 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_4, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_5 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_5, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_5 = Dbg_TDI, DIR = O, BUS = MBDEBUG_5, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_5 = Dbg_TDO, DIR = I, BUS = MBDEBUG_5, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_5 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_5, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_5 = Dbg_Capture, DIR = O, BUS = MBDEBUG_5, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_5 = Dbg_Shift, DIR = O, BUS = MBDEBUG_5, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_5 = Dbg_Update, DIR = O, BUS = MBDEBUG_5, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_5 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_5, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_6 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_6, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_6 = Dbg_TDI, DIR = O, BUS = MBDEBUG_6, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_6 = Dbg_TDO, DIR = I, BUS = MBDEBUG_6, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_6 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_6, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_6 = Dbg_Capture, DIR = O, BUS = MBDEBUG_6, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_6 = Dbg_Shift, DIR = O, BUS = MBDEBUG_6, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_6 = Dbg_Update, DIR = O, BUS = MBDEBUG_6, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_6 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_6, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_7 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_7, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_7 = Dbg_TDI, DIR = O, BUS = MBDEBUG_7, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_7 = Dbg_TDO, DIR = I, BUS = MBDEBUG_7, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_7 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_7, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_7 = Dbg_Capture, DIR = O, BUS = MBDEBUG_7, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_7 = Dbg_Shift, DIR = O, BUS = MBDEBUG_7, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_7 = Dbg_Update, DIR = O, BUS = MBDEBUG_7, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_7 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_7, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_8 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_8, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_8 = Dbg_TDI, DIR = O, BUS = MBDEBUG_8, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_8 = Dbg_TDO, DIR = I, BUS = MBDEBUG_8, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_8 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_8, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_8 = Dbg_Capture, DIR = O, BUS = MBDEBUG_8, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_8 = Dbg_Shift, DIR = O, BUS = MBDEBUG_8, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_8 = Dbg_Update, DIR = O, BUS = MBDEBUG_8, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_8 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_8, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_9 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_9, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_9 = Dbg_TDI, DIR = O, BUS = MBDEBUG_9, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_9 = Dbg_TDO, DIR = I, BUS = MBDEBUG_9, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_9 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_9, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_9 = Dbg_Capture, DIR = O, BUS = MBDEBUG_9, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_9 = Dbg_Shift, DIR = O, BUS = MBDEBUG_9, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_9 = Dbg_Update, DIR = O, BUS = MBDEBUG_9, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_9 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_9, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_10 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_10, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_10 = Dbg_TDI, DIR = O, BUS = MBDEBUG_10, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_10 = Dbg_TDO, DIR = I, BUS = MBDEBUG_10, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_10 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_10, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_10 = Dbg_Capture, DIR = O, BUS = MBDEBUG_10, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_10 = Dbg_Shift, DIR = O, BUS = MBDEBUG_10, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_10 = Dbg_Update, DIR = O, BUS = MBDEBUG_10, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_10 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_10, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_11 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_11, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_11 = Dbg_TDI, DIR = O, BUS = MBDEBUG_11, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_11 = Dbg_TDO, DIR = I, BUS = MBDEBUG_11, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_11 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_11, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_11 = Dbg_Capture, DIR = O, BUS = MBDEBUG_11, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_11 = Dbg_Shift, DIR = O, BUS = MBDEBUG_11, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_11 = Dbg_Update, DIR = O, BUS = MBDEBUG_11, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_11 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_11, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_12 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_12, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_12 = Dbg_TDI, DIR = O, BUS = MBDEBUG_12, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_12 = Dbg_TDO, DIR = I, BUS = MBDEBUG_12, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_12 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_12, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_12 = Dbg_Capture, DIR = O, BUS = MBDEBUG_12, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_12 = Dbg_Shift, DIR = O, BUS = MBDEBUG_12, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_12 = Dbg_Update, DIR = O, BUS = MBDEBUG_12, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_12 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_12, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_13 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_13, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_13 = Dbg_TDI, DIR = O, BUS = MBDEBUG_13, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_13 = Dbg_TDO, DIR = I, BUS = MBDEBUG_13, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_13 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_13, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_13 = Dbg_Capture, DIR = O, BUS = MBDEBUG_13, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_13 = Dbg_Shift, DIR = O, BUS = MBDEBUG_13, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_13 = Dbg_Update, DIR = O, BUS = MBDEBUG_13, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_13 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_13, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_14 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_14, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_14 = Dbg_TDI, DIR = O, BUS = MBDEBUG_14, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_14 = Dbg_TDO, DIR = I, BUS = MBDEBUG_14, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_14 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_14, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_14 = Dbg_Capture, DIR = O, BUS = MBDEBUG_14, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_14 = Dbg_Shift, DIR = O, BUS = MBDEBUG_14, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_14 = Dbg_Update, DIR = O, BUS = MBDEBUG_14, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_14 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_14, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_15 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_15, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_15 = Dbg_TDI, DIR = O, BUS = MBDEBUG_15, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_15 = Dbg_TDO, DIR = I, BUS = MBDEBUG_15, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_15 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_15, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_15 = Dbg_Capture, DIR = O, BUS = MBDEBUG_15, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_15 = Dbg_Shift, DIR = O, BUS = MBDEBUG_15, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_15 = Dbg_Update, DIR = O, BUS = MBDEBUG_15, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_15 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_15, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_16 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_16, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_16 = Dbg_TDI, DIR = O, BUS = MBDEBUG_16, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_16 = Dbg_TDO, DIR = I, BUS = MBDEBUG_16, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_16 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_16, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_16 = Dbg_Capture, DIR = O, BUS = MBDEBUG_16, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_16 = Dbg_Shift, DIR = O, BUS = MBDEBUG_16, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_16 = Dbg_Update, DIR = O, BUS = MBDEBUG_16, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_16 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_16, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_17 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_17, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_17 = Dbg_TDI, DIR = O, BUS = MBDEBUG_17, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_17 = Dbg_TDO, DIR = I, BUS = MBDEBUG_17, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_17 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_17, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_17 = Dbg_Capture, DIR = O, BUS = MBDEBUG_17, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_17 = Dbg_Shift, DIR = O, BUS = MBDEBUG_17, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_17 = Dbg_Update, DIR = O, BUS = MBDEBUG_17, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_17 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_17, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_18 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_18, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_18 = Dbg_TDI, DIR = O, BUS = MBDEBUG_18, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_18 = Dbg_TDO, DIR = I, BUS = MBDEBUG_18, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_18 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_18, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_18 = Dbg_Capture, DIR = O, BUS = MBDEBUG_18, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_18 = Dbg_Shift, DIR = O, BUS = MBDEBUG_18, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_18 = Dbg_Update, DIR = O, BUS = MBDEBUG_18, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_18 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_18, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_19 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_19, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_19 = Dbg_TDI, DIR = O, BUS = MBDEBUG_19, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_19 = Dbg_TDO, DIR = I, BUS = MBDEBUG_19, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_19 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_19, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_19 = Dbg_Capture, DIR = O, BUS = MBDEBUG_19, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_19 = Dbg_Shift, DIR = O, BUS = MBDEBUG_19, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_19 = Dbg_Update, DIR = O, BUS = MBDEBUG_19, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_19 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_19, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_20 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_20, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_20 = Dbg_TDI, DIR = O, BUS = MBDEBUG_20, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_20 = Dbg_TDO, DIR = I, BUS = MBDEBUG_20, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_20 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_20, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_20 = Dbg_Capture, DIR = O, BUS = MBDEBUG_20, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_20 = Dbg_Shift, DIR = O, BUS = MBDEBUG_20, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_20 = Dbg_Update, DIR = O, BUS = MBDEBUG_20, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_20 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_20, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_21 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_21, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_21 = Dbg_TDI, DIR = O, BUS = MBDEBUG_21, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_21 = Dbg_TDO, DIR = I, BUS = MBDEBUG_21, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_21 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_21, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_21 = Dbg_Capture, DIR = O, BUS = MBDEBUG_21, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_21 = Dbg_Shift, DIR = O, BUS = MBDEBUG_21, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_21 = Dbg_Update, DIR = O, BUS = MBDEBUG_21, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_21 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_21, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_22 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_22, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_22 = Dbg_TDI, DIR = O, BUS = MBDEBUG_22, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_22 = Dbg_TDO, DIR = I, BUS = MBDEBUG_22, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_22 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_22, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_22 = Dbg_Capture, DIR = O, BUS = MBDEBUG_22, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_22 = Dbg_Shift, DIR = O, BUS = MBDEBUG_22, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_22 = Dbg_Update, DIR = O, BUS = MBDEBUG_22, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_22 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_22, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_23 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_23, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_23 = Dbg_TDI, DIR = O, BUS = MBDEBUG_23, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_23 = Dbg_TDO, DIR = I, BUS = MBDEBUG_23, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_23 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_23, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_23 = Dbg_Capture, DIR = O, BUS = MBDEBUG_23, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_23 = Dbg_Shift, DIR = O, BUS = MBDEBUG_23, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_23 = Dbg_Update, DIR = O, BUS = MBDEBUG_23, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_23 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_23, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_24 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_24, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_24 = Dbg_TDI, DIR = O, BUS = MBDEBUG_24, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_24 = Dbg_TDO, DIR = I, BUS = MBDEBUG_24, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_24 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_24, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_24 = Dbg_Capture, DIR = O, BUS = MBDEBUG_24, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_24 = Dbg_Shift, DIR = O, BUS = MBDEBUG_24, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_24 = Dbg_Update, DIR = O, BUS = MBDEBUG_24, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_24 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_24, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_25 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_25, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_25 = Dbg_TDI, DIR = O, BUS = MBDEBUG_25, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_25 = Dbg_TDO, DIR = I, BUS = MBDEBUG_25, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_25 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_25, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_25 = Dbg_Capture, DIR = O, BUS = MBDEBUG_25, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_25 = Dbg_Shift, DIR = O, BUS = MBDEBUG_25, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_25 = Dbg_Update, DIR = O, BUS = MBDEBUG_25, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_25 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_25, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_26 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_26, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_26 = Dbg_TDI, DIR = O, BUS = MBDEBUG_26, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_26 = Dbg_TDO, DIR = I, BUS = MBDEBUG_26, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_26 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_26, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_26 = Dbg_Capture, DIR = O, BUS = MBDEBUG_26, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_26 = Dbg_Shift, DIR = O, BUS = MBDEBUG_26, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_26 = Dbg_Update, DIR = O, BUS = MBDEBUG_26, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_26 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_26, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_27 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_27, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_27 = Dbg_TDI, DIR = O, BUS = MBDEBUG_27, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_27 = Dbg_TDO, DIR = I, BUS = MBDEBUG_27, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_27 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_27, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_27 = Dbg_Capture, DIR = O, BUS = MBDEBUG_27, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_27 = Dbg_Shift, DIR = O, BUS = MBDEBUG_27, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_27 = Dbg_Update, DIR = O, BUS = MBDEBUG_27, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_27 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_27, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_28 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_28, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_28 = Dbg_TDI, DIR = O, BUS = MBDEBUG_28, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_28 = Dbg_TDO, DIR = I, BUS = MBDEBUG_28, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_28 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_28, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_28 = Dbg_Capture, DIR = O, BUS = MBDEBUG_28, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_28 = Dbg_Shift, DIR = O, BUS = MBDEBUG_28, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_28 = Dbg_Update, DIR = O, BUS = MBDEBUG_28, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_28 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_28, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_29 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_29, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_29 = Dbg_TDI, DIR = O, BUS = MBDEBUG_29, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_29 = Dbg_TDO, DIR = I, BUS = MBDEBUG_29, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_29 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_29, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_29 = Dbg_Capture, DIR = O, BUS = MBDEBUG_29, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_29 = Dbg_Shift, DIR = O, BUS = MBDEBUG_29, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_29 = Dbg_Update, DIR = O, BUS = MBDEBUG_29, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_29 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_29, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_30 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_30, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_30 = Dbg_TDI, DIR = O, BUS = MBDEBUG_30, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_30 = Dbg_TDO, DIR = I, BUS = MBDEBUG_30, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_30 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_30, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_30 = Dbg_Capture, DIR = O, BUS = MBDEBUG_30, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_30 = Dbg_Shift, DIR = O, BUS = MBDEBUG_30, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_30 = Dbg_Update, DIR = O, BUS = MBDEBUG_30, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_30 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_30, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_31 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_31, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_31 = Dbg_TDI, DIR = O, BUS = MBDEBUG_31, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_31 = Dbg_TDO, DIR = I, BUS = MBDEBUG_31, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_31 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_31, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_31 = Dbg_Capture, DIR = O, BUS = MBDEBUG_31, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_31 = Dbg_Shift, DIR = O, BUS = MBDEBUG_31, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_31 = Dbg_Update, DIR = O, BUS = MBDEBUG_31, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_31 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_31, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_DRCK = DRCK, DIR = O, SIGIS = CLK, BUS = XMTC, DEFAULT = DRCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_RESET = RESET, DIR = O, SIGIS = RST, BUS = XMTC, DEFAULT = RESET, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_SEL = SEL, DIR = O, BUS = XMTC, DEFAULT = SEL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_CAPTURE = CAPTURE, DIR = O, BUS = XMTC, DEFAULT = CAPTURE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_SHIFT = SHIFT, DIR = O, BUS = XMTC, DEFAULT = SHIFT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_UPDATE = UPDATE, DIR = O, BUS = XMTC, DEFAULT = UPDATE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_TDI = TDI, DIR = O, BUS = XMTC, DEFAULT = TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_TDO = TDO, DIR = I, BUS = XMTC, DEFAULT = TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT0_VARIABLE_PHASE:C_CLKOUT1_VARIABLE_PHASE:C_CLKOUT2_VARIABLE_PHASE:C_CLKOUT3_VARIABLE_PHASE:C_CLKOUT4_VARIABLE_PHASE:C_CLKOUT5_VARIABLE_PHASE:C_CLKOUT6_VARIABLE_PHASE:C_CLKOUT7_VARIABLE_PHASE:C_CLKOUT8_VARIABLE_PHASE:C_CLKOUT9_VARIABLE_PHASE:C_CLKOUT10_VARIABLE_PHASE:C_CLKOUT11_VARIABLE_PHASE:C_CLKOUT12_VARIABLE_PHASE:C_CLKOUT13_VARIABLE_PHASE:C_CLKOUT14_VARIABLE_PHASE:C_CLKOUT15_VARIABLE_PHASE:C_CLKFBIN_DESKEW:C_CLKFBOUT_PHASE:C_CLKFBOUT_GROUP:C_PSDONE_GROUP:C_CLK_PRIMITIVE_FEEDBACK_BUF, MPD_VALUE = virtex6
 PARAMETER C_DEVICE = NOT_SET, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_PACKAGE = NOT_SET, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_SPEEDGRADE = NOT_SET, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_CLKIN_FREQ = 50000000, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 50000000
 PARAMETER C_CLKOUT0_FREQ = 650000000, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT1_FREQ:C_CLKOUT1_PHASE:C_CLKOUT1_GROUP:C_CLKOUT1_BUF:C_CLKOUT1_VARIABLE_PHASE, MPD_VALUE = 0, MHS_VALUE = 650000000
 PARAMETER C_CLKOUT0_PHASE = 0, DT = REAL, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT0_VARIABLE_PHASE, MPD_VALUE = NONE, MHS_VALUE = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE, MHS_VALUE = FALSE
 PARAMETER C_CLKOUT0_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT0_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT1_FREQ = 650000000, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT0_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT2_FREQ:C_CLKOUT2_PHASE:C_CLKOUT2_GROUP:C_CLKOUT2_BUF:C_CLKOUT2_VARIABLE_PHASE, MPD_VALUE = 0, MHS_VALUE = 650000000
 PARAMETER C_CLKOUT1_PHASE = 180, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT0_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT0_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT1_VARIABLE_PHASE, MPD_VALUE = NONE, MHS_VALUE = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT0_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE, MHS_VALUE = FALSE
 PARAMETER C_CLKOUT1_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT0_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT1_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT2_FREQ = 50000000, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT1_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT3_FREQ:C_CLKOUT3_PHASE:C_CLKOUT3_GROUP:C_CLKOUT3_BUF:C_CLKOUT3_VARIABLE_PHASE, MPD_VALUE = 0, MHS_VALUE = 50000000
 PARAMETER C_CLKOUT2_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT1_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_CLKOUT2_GROUP = PLL0, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT1_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT2_VARIABLE_PHASE, MPD_VALUE = NONE, MHS_VALUE = PLL0
 PARAMETER C_CLKOUT2_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT1_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE, MHS_VALUE = TRUE
 PARAMETER C_CLKOUT2_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT1_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT2_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT3_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT2_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT4_FREQ:C_CLKOUT4_PHASE:C_CLKOUT4_GROUP:C_CLKOUT4_BUF:C_CLKOUT4_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT3_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT2_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT3_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT2_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT3_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT3_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT2_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT2_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT3_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT4_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT3_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT5_FREQ:C_CLKOUT5_PHASE:C_CLKOUT5_GROUP:C_CLKOUT5_BUF:C_CLKOUT5_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT4_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT3_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT4_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT3_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT4_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT4_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT3_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT4_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT3_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT4_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT5_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT4_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT6_FREQ:C_CLKOUT6_PHASE:C_CLKOUT6_GROUP:C_CLKOUT6_BUF:C_CLKOUT6_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT5_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT4_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT5_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT4_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT5_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT5_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT4_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT5_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT4_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT5_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT6_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT5_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT7_FREQ:C_CLKOUT7_PHASE:C_CLKOUT7_GROUP:C_CLKOUT7_BUF:C_CLKOUT7_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT6_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT5_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT6_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT5_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT6_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT6_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT5_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT6_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT5_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT6_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT7_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT6_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT8_FREQ:C_CLKOUT8_PHASE:C_CLKOUT8_GROUP:C_CLKOUT8_BUF:C_CLKOUT8_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT7_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT6_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT7_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT6_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT7_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT7_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT6_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT7_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT6_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT7_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT8_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT7_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT9_FREQ:C_CLKOUT9_PHASE:C_CLKOUT9_GROUP:C_CLKOUT9_BUF:C_CLKOUT9_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT8_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT7_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT8_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT7_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT8_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT8_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT7_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT8_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT7_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT8_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT9_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT8_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT10_FREQ:C_CLKOUT10_PHASE:C_CLKOUT10_GROUP:C_CLKOUT10_BUF:C_CLKOUT10_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT9_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT8_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT9_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT8_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT9_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT9_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT8_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT9_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT8_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT9_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT10_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT9_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT11_FREQ:C_CLKOUT11_PHASE:C_CLKOUT11_GROUP:C_CLKOUT11_BUF:C_CLKOUT11_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT10_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT9_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT10_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT9_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT10_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT10_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT9_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT10_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT9_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT10_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT11_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT10_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT12_FREQ:C_CLKOUT12_PHASE:C_CLKOUT12_GROUP:C_CLKOUT12_BUF:C_CLKOUT12_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT11_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT10_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT11_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT10_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT11_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT11_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT10_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT11_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT10_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT11_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT12_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT11_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT13_FREQ:C_CLKOUT13_PHASE:C_CLKOUT13_GROUP:C_CLKOUT13_BUF:C_CLKOUT13_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT12_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT11_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT12_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT11_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT12_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT12_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT11_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT12_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT11_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT12_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT13_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT12_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT14_FREQ:C_CLKOUT14_PHASE:C_CLKOUT14_GROUP:C_CLKOUT14_BUF:C_CLKOUT14_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT13_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT12_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT13_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT12_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT13_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT13_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT12_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT13_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT12_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT13_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT14_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT13_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT15_FREQ:C_CLKOUT15_PHASE:C_CLKOUT15_GROUP:C_CLKOUT15_BUF:C_CLKOUT15_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT14_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT13_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT14_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT13_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT14_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT14_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT13_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT14_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT13_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT14_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT15_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT14_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT15_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT14_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT15_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT14_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT15_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT15_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT14_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT15_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT14_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT15_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKFBIN_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKFBIN_DESKEW = NONE, DT = STRING, VALUES = (NONE=NONE, CLKIN=CLKIN, CLKOUT0=CLKOUT0, CLKOUT1=CLKOUT1, CLKOUT2=CLKOUT2, CLKOUT3=CLKOUT3, CLKOUT4=CLKOUT4, CLKOUT5=CLKOUT5, CLKOUT6=CLKOUT6, CLKOUT7=CLKOUT7, CLKOUT8=CLKOUT8, CLKOUT9=CLKOUT9, CLKOUT10=CLKOUT10, CLKOUT11=CLKOUT11, CLKOUT12=CLKOUT12, CLKOUT13=CLKOUT13, CLKOUT14=CLKOUT14, CLKOUT15=CLKOUT15), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NONE
 PARAMETER C_CLKFBOUT_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKFBOUT_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKFBOUT_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL1=PLL1, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NONE
 PARAMETER C_CLKFBOUT_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_PSDONE_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, MMCM0_FB=MMCM0_FB, MMCM1_FB=MMCM1_FB, MMCM2_FB=MMCM2_FB, MMCM3_FB=MMCM3_FB), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NONE
 PARAMETER C_EXT_RESET_HIGH = 0, DT = INTEGER, VALUES = (0=0, 1=1), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER C_CLK_PRIMITIVE_FEEDBACK_BUF = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT0_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000, MHS_VALUE = 0.500000
 PARAMETER C_CLKOUT1_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000, MHS_VALUE = 0.500000
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000, MHS_VALUE = 0.500000
 PARAMETER C_CLKOUT3_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT4_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT5_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT6_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT7_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT8_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT9_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT10_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT11_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT12_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT13_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT14_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT15_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLK_GEN = UPDATE, VALUES = (UPDATE=UPDATE, PASSED=PASSED, FAILED=FAILED), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = UPDATE
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = sys_clk, DIR = I, SIGIS = CLK, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_clk
 PORT CLKOUT0 = clk_650_0000MHzPLL0_nobuf, DIR = O, SIGIS = CLK, CLK_INPORT = CLKIN, CLK_FACTOR = 1.0 * C_CLKOUT0_FREQ / C_CLKIN_FREQ, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_650_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_650_0000MHz180PLL0_nobuf, DIR = O, SIGIS = CLK, CLK_INPORT = CLKIN, CLK_FACTOR = 1.0 * C_CLKOUT1_FREQ / C_CLKIN_FREQ, ISVALID = (C_CLKOUT1_FREQ > 0), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_650_0000MHz180PLL0_nobuf
 PORT CLKOUT2 = clk_50_0000MHzPLL0, DIR = O, SIGIS = CLK, CLK_INPORT = CLKIN, CLK_FACTOR = 1.0 * C_CLKOUT2_FREQ / C_CLKIN_FREQ, ISVALID = (C_CLKOUT2_FREQ > 0), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0
 PORT RST = sys_rst_n, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_rst_n
 PORT LOCKED = proc_sys_reset_0_Dcm_locked, DIR = O, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = S_AXI
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex6
 PARAMETER C_INSTANCE = axi_timer_inst, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = axi_timer_inst
 PARAMETER C_COUNT_WIDTH = 32, DT = INTEGER, RANGE = (8:32), PERMIT = BASE_USER, DESC = Counter Bit Width, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, MHS_VALUE = 32
 PARAMETER C_ONE_TIMER_ONLY = 0, DT = INTEGER, RANGE = (0,1), PERMIT = BASE_USER, DESC = Timer Mode, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_TRIG0_ASSERT = 1, DT = std_logic, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_TRIG1_ASSERT = 1, DT = std_logic, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_GEN0_ASSERT = 1, DT = std_logic, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_GEN1_ASSERT = 1, DT = std_logic, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_BASEADDR = 0x41c00000, DT = std_logic_vector(31 downto 0), PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = S_AXI, MIN_SIZE = 0x1000, ASSIGNMENT = REQUIRE, TYPE = NON_HDL, ADDR_TYPE = REGISTER, BITWIDTH = 32, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x41c00000, RESOLVED_BUS = S_AXI
 PARAMETER C_HIGHADDR = 0x41c0ffff, DT = std_logic_vector(31 downto 0), PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = S_AXI, ASSIGNMENT = REQUIRE, TYPE = NON_HDL, ADDR_TYPE = REGISTER, BITWIDTH = 32, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x41c0ffff, MIN_SIZE = 0x1000, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDR_WIDTH = 5, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S_AXI_WDATA:S_AXI_WSTRB:S_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S_AXI
 PARAMETER HW_VER = 1.03.a
 BUS_INTERFACE S_AXI = axi4lite_0, BUS_STD = AXI, BUS_TYPE = SLAVE, ADDR_TYPE = REGISTER
 PORT GenerateOut0 = axi_timer_0_GenerateOut0_to_chipscope_ila_0, DIR = O, DESC = 'Generate Out 0', DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = axi_timer_0_GenerateOut0_to_chipscope_ila_0
 PORT GenerateOut1 = axi_timer_0_GenerateOut1_to_chipscope_ila_0, DIR = O, DESC = 'Generate Out 1', DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = axi_timer_0_GenerateOut1_to_chipscope_ila_0
 PORT Interrupt = axi_timer_0_Interrupt, DIR = O, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH, INTERRUPT_PRIORITY = HIGH, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = axi_timer_0_Interrupt
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0, DIR = I, BUS = S_AXI, SIGIS = CLK, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARESETN = ARESETN, DIR = I, BUS = S_AXI, SIGIS = RST, DEFAULT = ARESETN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [4:0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [1:0], BUS = S_AXI, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [4:0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [1:0], BUS = S_AXI, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_CTRL_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = rtl, DT = STRING, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = rtl
 PARAMETER C_BASEFAMILY = rtl, DT = STRING, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_basefamily, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = rtl
 PARAMETER C_NUM_SLAVE_SLOTS = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = S_AXI_ARESET_OUT_N:S_AXI_ACLK:S_AXI_AWID:S_AXI_AWADDR:S_AXI_AWLEN:S_AXI_AWSIZE:S_AXI_AWBURST:S_AXI_AWLOCK:S_AXI_AWCACHE:S_AXI_AWPROT:S_AXI_AWQOS:S_AXI_AWUSER:S_AXI_AWVALID:S_AXI_AWREADY:S_AXI_WID:S_AXI_WDATA:S_AXI_WSTRB:S_AXI_WLAST:S_AXI_WUSER:S_AXI_WVALID:S_AXI_WREADY:S_AXI_BID:S_AXI_BRESP:S_AXI_BUSER:S_AXI_BVALID:S_AXI_BREADY:S_AXI_ARID:S_AXI_ARADDR:S_AXI_ARLEN:S_AXI_ARSIZE:S_AXI_ARBURST:S_AXI_ARLOCK:S_AXI_ARCACHE:S_AXI_ARPROT:S_AXI_ARQOS:S_AXI_ARUSER:S_AXI_ARVALID:S_AXI_ARREADY:S_AXI_RID:S_AXI_RDATA:S_AXI_RRESP:S_AXI_RLAST:S_AXI_RUSER:S_AXI_RVALID:S_AXI_RREADY, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_MASTER_SLOTS = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = M_AXI_ARESET_OUT_N:M_AXI_ACLK:M_AXI_AWID:M_AXI_AWADDR:M_AXI_AWLEN:M_AXI_AWSIZE:M_AXI_AWBURST:M_AXI_AWLOCK:M_AXI_AWCACHE:M_AXI_AWPROT:M_AXI_AWREGION:M_AXI_AWQOS:M_AXI_AWUSER:M_AXI_AWVALID:M_AXI_AWREADY:M_AXI_WID:M_AXI_WDATA:M_AXI_WSTRB:M_AXI_WLAST:M_AXI_WUSER:M_AXI_WVALID:M_AXI_WREADY:M_AXI_BID:M_AXI_BRESP:M_AXI_BUSER:M_AXI_BVALID:M_AXI_BREADY:M_AXI_ARID:M_AXI_ARADDR:M_AXI_ARLEN:M_AXI_ARSIZE:M_AXI_ARBURST:M_AXI_ARLOCK:M_AXI_ARCACHE:M_AXI_ARPROT:M_AXI_ARREGION:M_AXI_ARQOS:M_AXI_ARUSER:M_AXI_ARVALID:M_AXI_ARREADY:M_AXI_RID:M_AXI_RDATA:M_AXI_RRESP:M_AXI_RLAST:M_AXI_RUSER:M_AXI_RVALID:M_AXI_RREADY, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_ID_WIDTH = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = S_AXI_AWID:S_AXI_WID:S_AXI_BID:S_AXI_ARID:S_AXI_RID:M_AXI_AWID:M_AXI_WID:M_AXI_BID:M_AXI_ARID:M_AXI_RID:DEBUG_SR_SC_ARADDRCONTROL:DEBUG_SR_SC_AWADDRCONTROL:DEBUG_SR_SC_BRESP:DEBUG_SR_SC_RDATACONTROL:DEBUG_SC_SF_ARADDRCONTROL:DEBUG_SC_SF_AWADDRCONTROL:DEBUG_SC_SF_BRESP:DEBUG_SC_SF_RDATACONTROL:DEBUG_SF_CB_ARADDRCONTROL:DEBUG_SF_CB_AWADDRCONTROL:DEBUG_SF_CB_BRESP:DEBUG_SF_CB_RDATACONTROL:DEBUG_CB_MF_ARADDRCONTROL:DEBUG_CB_MF_AWADDRCONTROL:DEBUG_CB_MF_BRESP:DEBUG_CB_MF_RDATACONTROL:DEBUG_MF_MC_ARADDRCONTROL:DEBUG_MF_MC_AWADDRCONTROL:DEBUG_MF_MC_BRESP:DEBUG_MF_MC_RDATACONTROL:DEBUG_MC_MP_ARADDRCONTROL:DEBUG_MC_MP_AWADDRCONTROL:DEBUG_MC_MP_BRESP:DEBUG_MC_MP_RDATACONTROL:DEBUG_MP_MR_ARADDRCONTROL:DEBUG_MP_MR_AWADDRCONTROL:DEBUG_MP_MR_BRESP:DEBUG_MP_MR_RDATACONTROL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = S_AXI_AWADDR:S_AXI_ARADDR:M_AXI_AWADDR:M_AXI_ARADDR:DEBUG_SR_SC_ARADDR:DEBUG_SR_SC_AWADDR:DEBUG_SC_SF_ARADDR:DEBUG_SC_SF_AWADDR:DEBUG_SF_CB_ARADDR:DEBUG_SF_CB_AWADDR:DEBUG_CB_MF_ARADDR:DEBUG_CB_MF_AWADDR:DEBUG_MF_MC_ARADDR:DEBUG_MF_MC_AWADDR:DEBUG_MC_MP_ARADDR:DEBUG_MC_MP_AWADDR:DEBUG_MP_MR_ARADDR:DEBUG_MP_MR_AWADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_AXI_DATA_MAX_WIDTH = 32, DT = INTEGER, ASSIGNMENT = UPDATE, RANGE = (32, 64, 128, 256, 512, 1024), AFFECTS_PORTS_VEC = S_AXI_WDATA:S_AXI_WSTRB:S_AXI_RDATA:M_AXI_WDATA:M_AXI_WSTRB:M_AXI_RDATA:DEBUG_SR_SC_RDATA:DEBUG_SR_SC_WDATA:DEBUG_SR_SC_WDATACONTROL:DEBUG_SC_SF_RDATA:DEBUG_SC_SF_WDATA:DEBUG_SC_SF_WDATACONTROL:DEBUG_SF_CB_RDATA:DEBUG_SF_CB_WDATA:DEBUG_SF_CB_WDATACONTROL:DEBUG_CB_MF_RDATA:DEBUG_CB_MF_WDATA:DEBUG_CB_MF_WDATACONTROL:DEBUG_MF_MC_RDATA:DEBUG_MF_MC_WDATA:DEBUG_MF_MC_WDATACONTROL:DEBUG_MC_MP_RDATA:DEBUG_MC_MP_WDATA:DEBUG_MC_MP_WDATACONTROL:DEBUG_MP_MR_RDATA:DEBUG_MP_MR_WDATA:DEBUG_MP_MR_WDATACONTROL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_S_AXI_DATA_WIDTH = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000020, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020
 PARAMETER C_M_AXI_DATA_WIDTH = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000020, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32, 64, 128, 256, 512, 1024), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_S_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_BASE_ADDR = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, STRIDE = 256, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16384, MPD_VALUE = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
 PARAMETER C_M_AXI_HIGH_ADDR = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, STRIDE = 256, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16384, MPD_VALUE = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_BASE_ID = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_THREAD_ID_WIDTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_IS_INTERCONNECT = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_S_AXI_ACLK_RATIO = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_S_AXI_IS_ACLK_ASYNC = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_M_AXI_ACLK_RATIO = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_M_AXI_IS_ACLK_ASYNC = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_INTERCONNECT_ACLK_RATIO = 1, DT = INTEGER, RANGE = (1 : 2147483647), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_S_AXI_SUPPORTS_WRITE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_SUPPORTS_READ = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_SUPPORTS_WRITE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_SUPPORTS_READ = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_AXI_SUPPORTS_USER_SIGNALS = 0, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_AXI_AWUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_AWUSER:M_AXI_AWUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_ARUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_ARUSER:M_AXI_ARUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_WUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_WUSER:M_AXI_WUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_RUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_RUSER:M_AXI_RUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_BUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_BUSER:M_AXI_BUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_CONNECTIVITY = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = ffffffff, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
 PARAMETER C_S_AXI_SINGLE_THREAD = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_M_AXI_SUPPORTS_REORDERING = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_SUPPORTS_NARROW_BURST = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_SUPPORTS_NARROW_BURST = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_WRITE_ACCEPTANCE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_S_AXI_READ_ACCEPTANCE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_M_AXI_WRITE_ISSUING = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_M_AXI_READ_ISSUING = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_S_AXI_ARB_PRIORITY = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_SECURE = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_S_AXI_WRITE_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_WRITE_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_WRITE_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_S_AXI_READ_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_READ_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_READ_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_M_AXI_WRITE_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_WRITE_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_WRITE_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_M_AXI_READ_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_READ_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_READ_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_S_AXI_AW_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_AR_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_W_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_R_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_B_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_AW_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_AR_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_W_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_R_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_B_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_INTERCONNECT_R_REGISTER = 0, DT = INTEGER, RANGE = (0, 1, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0, DT = INTEGER, RANGE = (0,1), VALUES = (0= Shared Access (Area optimized) , 1= Crossbar (Performance optimized) ), DESC = Interconnect Architecture, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER C_USE_CTRL_PORT = 0, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S_AXI_CTRL_PROTOCOL:C_S_AXI_CTRL_ADDR_WIDTH:C_S_AXI_CTRL_DATA_WIDTH:C_BASEADDR:C_HIGHADDR, MPD_VALUE = 0
 PARAMETER C_USE_INTERRUPT = 1, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_RANGE_CHECK = 2, DT = INTEGER, VALUES = (2 = AUTOMATIC, 0 = OFF, 1 = ON), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_range_check, DESC = Check for transaction errors (DECERR), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2
 PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, RANGE = (32), ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0), AFFECTS_PORTS_VEC = S_AXI_CTRL_AWADDR:S_AXI_CTRL_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, RANGE = (32), ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0), AFFECTS_PORTS_VEC = S_AXI_CTRL_WDATA:S_AXI_CTRL_RDATA, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_BASEADDR = 0xFFFFFFFF, BUS = S_AXI_CTRL, ADDRESS = BASE, PAIR = C_HIGHADDR, DT = STD_LOGIC_VECTOR, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, ISVALID = (C_USE_CTRL_PORT != 0), ADDR_TYPE = REGISTER, BITWIDTH = 32, DEF_STRIDE_VAL = , STRIDE = 0, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_HIGHADDR = 0x00000000, BUS = S_AXI_CTRL, ADDRESS = HIGH, PAIR = C_BASEADDR, DT = STD_LOGIC_VECTOR, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, ISVALID = (C_USE_CTRL_PORT != 0), ADDR_TYPE = REGISTER, BITWIDTH = 32, DEF_STRIDE_VAL = , STRIDE = 0, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_DEBUG = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, RANGE = (0:1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S_AXI_DEBUG_SLOT:C_M_AXI_DEBUG_SLOT:C_MAX_DEBUG_THREADS, MPD_VALUE = 0
 PARAMETER C_S_AXI_DEBUG_SLOT = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (0:15), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_DEBUG_SLOT = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (0:15), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MAX_DEBUG_THREADS = 1, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (1:256), AFFECTS_PORTS_VEC = DEBUG_AW_TRANS_QUAL:DEBUG_AW_ACCEPT_CNT:DEBUG_AW_ACTIVE_TARGET:DEBUG_AW_ACTIVE_REGION:DEBUG_AR_TRANS_QUAL:DEBUG_AR_ACCEPT_CNT:DEBUG_AR_ACTIVE_TARGET:DEBUG_AR_ACTIVE_REGION:DEBUG_B_TRANS_SEQ:DEBUG_R_BEAT_CNT:DEBUG_R_TRANS_SEQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = OPTIONAL, BUS = S_AXI_CTRL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = 
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_Interconnect_aresetn
 PORT S_AXI_ARESET_OUT_N = ARESETN, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], SIGIS = RST, DEFAULT = ARESETN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARESET_OUT_N = ARESETN, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], SIGIS = RST, DEFAULT = ARESETN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ACLK = ACLK, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], SIGIS = CLK, DEFAULT = ACLK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWID = AWID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWLEN = AWLEN, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*8)-1):0], CONTRIBUTION = 8, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWSIZE = AWSIZE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWBURST = AWBURST, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWLOCK = AWLOCK, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWCACHE = AWCACHE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWPROT = AWPROT, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWQOS = AWQOS, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWUSER = AWUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_AWUSER_WIDTH, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWVALID = AWVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWREADY = AWREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WID = WID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = WID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH/8, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WLAST = WLAST, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WUSER = WUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_WUSER_WIDTH, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WVALID = WVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WREADY = WREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BID = BID, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = BID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BUSER = BUSER, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_BUSER_WIDTH, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BVALID = BVALID, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BREADY = BREADY, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARID = ARID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARLEN = ARLEN, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*8)-1):0], CONTRIBUTION = 8, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARSIZE = ARSIZE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARBURST = ARBURST, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARLOCK = ARLOCK, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARCACHE = ARCACHE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARPROT = ARPROT, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARQOS = ARQOS, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARUSER = ARUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_ARUSER_WIDTH, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARVALID = ARVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARREADY = ARREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RID = RID, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = RID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RLAST = RLAST, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RUSER = RUSER, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_RUSER_WIDTH, DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RVALID = RVALID, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RREADY = RREADY, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ACLK = ACLK, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], SIGIS = CLK, DEFAULT = ACLK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWID = AWID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWADDR = AWADDR, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWLEN = AWLEN, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*8)-1):0], CONTRIBUTION = 8, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWSIZE = AWSIZE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWBURST = AWBURST, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWLOCK = AWLOCK, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWCACHE = AWCACHE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWPROT = AWPROT, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWREGION = AWREGION, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWREGION, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWQOS = AWQOS, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWUSER = AWUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_AWUSER_WIDTH, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWVALID = AWVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWREADY = AWREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WID = WID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = WID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WDATA = WDATA, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WSTRB = WSTRB, DIR = O, VEC = [(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH/8, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WLAST = WLAST, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WUSER = WUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_WUSER_WIDTH, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WVALID = WVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WREADY = WREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BID = BID, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = BID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BRESP = BRESP, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BUSER = BUSER, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_BUSER_WIDTH, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BVALID = BVALID, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BREADY = BREADY, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARID = ARID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARADDR = ARADDR, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARLEN = ARLEN, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*8)-1):0], CONTRIBUTION = 8, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARSIZE = ARSIZE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARBURST = ARBURST, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARLOCK = ARLOCK, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARCACHE = ARCACHE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARPROT = ARPROT, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARREGION = ARREGION, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARREGION, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARQOS = ARQOS, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARUSER = ARUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_ARUSER_WIDTH, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARVALID = ARVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARREADY = ARREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RID = RID, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = RID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RDATA = RDATA, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RRESP = RRESP, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RLAST = RLAST, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RUSER = RUSER, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_RUSER_WIDTH, DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RVALID = RVALID, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RREADY = RREADY, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0], DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0], DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1 : 0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0], DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0], DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1 : 0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_USE_CTRL_PORT != 0), RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_CTRL_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = rtl, DT = STRING, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = rtl
 PARAMETER C_BASEFAMILY = rtl, DT = STRING, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_basefamily, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = rtl
 PARAMETER C_NUM_SLAVE_SLOTS = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = S_AXI_ARESET_OUT_N:S_AXI_ACLK:S_AXI_AWID:S_AXI_AWADDR:S_AXI_AWLEN:S_AXI_AWSIZE:S_AXI_AWBURST:S_AXI_AWLOCK:S_AXI_AWCACHE:S_AXI_AWPROT:S_AXI_AWQOS:S_AXI_AWUSER:S_AXI_AWVALID:S_AXI_AWREADY:S_AXI_WID:S_AXI_WDATA:S_AXI_WSTRB:S_AXI_WLAST:S_AXI_WUSER:S_AXI_WVALID:S_AXI_WREADY:S_AXI_BID:S_AXI_BRESP:S_AXI_BUSER:S_AXI_BVALID:S_AXI_BREADY:S_AXI_ARID:S_AXI_ARADDR:S_AXI_ARLEN:S_AXI_ARSIZE:S_AXI_ARBURST:S_AXI_ARLOCK:S_AXI_ARCACHE:S_AXI_ARPROT:S_AXI_ARQOS:S_AXI_ARUSER:S_AXI_ARVALID:S_AXI_ARREADY:S_AXI_RID:S_AXI_RDATA:S_AXI_RRESP:S_AXI_RLAST:S_AXI_RUSER:S_AXI_RVALID:S_AXI_RREADY, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_MASTER_SLOTS = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = M_AXI_ARESET_OUT_N:M_AXI_ACLK:M_AXI_AWID:M_AXI_AWADDR:M_AXI_AWLEN:M_AXI_AWSIZE:M_AXI_AWBURST:M_AXI_AWLOCK:M_AXI_AWCACHE:M_AXI_AWPROT:M_AXI_AWREGION:M_AXI_AWQOS:M_AXI_AWUSER:M_AXI_AWVALID:M_AXI_AWREADY:M_AXI_WID:M_AXI_WDATA:M_AXI_WSTRB:M_AXI_WLAST:M_AXI_WUSER:M_AXI_WVALID:M_AXI_WREADY:M_AXI_BID:M_AXI_BRESP:M_AXI_BUSER:M_AXI_BVALID:M_AXI_BREADY:M_AXI_ARID:M_AXI_ARADDR:M_AXI_ARLEN:M_AXI_ARSIZE:M_AXI_ARBURST:M_AXI_ARLOCK:M_AXI_ARCACHE:M_AXI_ARPROT:M_AXI_ARREGION:M_AXI_ARQOS:M_AXI_ARUSER:M_AXI_ARVALID:M_AXI_ARREADY:M_AXI_RID:M_AXI_RDATA:M_AXI_RRESP:M_AXI_RLAST:M_AXI_RUSER:M_AXI_RVALID:M_AXI_RREADY, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_ID_WIDTH = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = S_AXI_AWID:S_AXI_WID:S_AXI_BID:S_AXI_ARID:S_AXI_RID:M_AXI_AWID:M_AXI_WID:M_AXI_BID:M_AXI_ARID:M_AXI_RID:DEBUG_SR_SC_ARADDRCONTROL:DEBUG_SR_SC_AWADDRCONTROL:DEBUG_SR_SC_BRESP:DEBUG_SR_SC_RDATACONTROL:DEBUG_SC_SF_ARADDRCONTROL:DEBUG_SC_SF_AWADDRCONTROL:DEBUG_SC_SF_BRESP:DEBUG_SC_SF_RDATACONTROL:DEBUG_SF_CB_ARADDRCONTROL:DEBUG_SF_CB_AWADDRCONTROL:DEBUG_SF_CB_BRESP:DEBUG_SF_CB_RDATACONTROL:DEBUG_CB_MF_ARADDRCONTROL:DEBUG_CB_MF_AWADDRCONTROL:DEBUG_CB_MF_BRESP:DEBUG_CB_MF_RDATACONTROL:DEBUG_MF_MC_ARADDRCONTROL:DEBUG_MF_MC_AWADDRCONTROL:DEBUG_MF_MC_BRESP:DEBUG_MF_MC_RDATACONTROL:DEBUG_MC_MP_ARADDRCONTROL:DEBUG_MC_MP_AWADDRCONTROL:DEBUG_MC_MP_BRESP:DEBUG_MC_MP_RDATACONTROL:DEBUG_MP_MR_ARADDRCONTROL:DEBUG_MP_MR_AWADDRCONTROL:DEBUG_MP_MR_BRESP:DEBUG_MP_MR_RDATACONTROL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = S_AXI_AWADDR:S_AXI_ARADDR:M_AXI_AWADDR:M_AXI_ARADDR:DEBUG_SR_SC_ARADDR:DEBUG_SR_SC_AWADDR:DEBUG_SC_SF_ARADDR:DEBUG_SC_SF_AWADDR:DEBUG_SF_CB_ARADDR:DEBUG_SF_CB_AWADDR:DEBUG_CB_MF_ARADDR:DEBUG_CB_MF_AWADDR:DEBUG_MF_MC_ARADDR:DEBUG_MF_MC_AWADDR:DEBUG_MC_MP_ARADDR:DEBUG_MC_MP_AWADDR:DEBUG_MP_MR_ARADDR:DEBUG_MP_MR_AWADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_AXI_DATA_MAX_WIDTH = 32, DT = INTEGER, ASSIGNMENT = UPDATE, RANGE = (32, 64, 128, 256, 512, 1024), AFFECTS_PORTS_VEC = S_AXI_WDATA:S_AXI_WSTRB:S_AXI_RDATA:M_AXI_WDATA:M_AXI_WSTRB:M_AXI_RDATA:DEBUG_SR_SC_RDATA:DEBUG_SR_SC_WDATA:DEBUG_SR_SC_WDATACONTROL:DEBUG_SC_SF_RDATA:DEBUG_SC_SF_WDATA:DEBUG_SC_SF_WDATACONTROL:DEBUG_SF_CB_RDATA:DEBUG_SF_CB_WDATA:DEBUG_SF_CB_WDATACONTROL:DEBUG_CB_MF_RDATA:DEBUG_CB_MF_WDATA:DEBUG_CB_MF_WDATACONTROL:DEBUG_MF_MC_RDATA:DEBUG_MF_MC_WDATA:DEBUG_MF_MC_WDATACONTROL:DEBUG_MC_MP_RDATA:DEBUG_MC_MP_WDATA:DEBUG_MC_MP_WDATACONTROL:DEBUG_MP_MR_RDATA:DEBUG_MP_MR_WDATA:DEBUG_MP_MR_WDATACONTROL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_S_AXI_DATA_WIDTH = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000020, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020
 PARAMETER C_M_AXI_DATA_WIDTH = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000020, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32, 64, 128, 256, 512, 1024), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_S_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_BASE_ADDR = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, STRIDE = 256, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16384, MPD_VALUE = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
 PARAMETER C_M_AXI_HIGH_ADDR = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, STRIDE = 256, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16384, MPD_VALUE = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_BASE_ID = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_THREAD_ID_WIDTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_IS_INTERCONNECT = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_S_AXI_ACLK_RATIO = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_S_AXI_IS_ACLK_ASYNC = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_M_AXI_ACLK_RATIO = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_M_AXI_IS_ACLK_ASYNC = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_INTERCONNECT_ACLK_RATIO = 1, DT = INTEGER, RANGE = (1 : 2147483647), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_S_AXI_SUPPORTS_WRITE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_SUPPORTS_READ = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_SUPPORTS_WRITE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_SUPPORTS_READ = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_AXI_SUPPORTS_USER_SIGNALS = 0, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_AXI_AWUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_AWUSER:M_AXI_AWUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_ARUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_ARUSER:M_AXI_ARUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_WUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_WUSER:M_AXI_WUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_RUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_RUSER:M_AXI_RUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_BUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE, AFFECTS_PORTS_VEC = S_AXI_BUSER:M_AXI_BUSER, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_AXI_CONNECTIVITY = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = ffffffff, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
 PARAMETER C_S_AXI_SINGLE_THREAD = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_M_AXI_SUPPORTS_REORDERING = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_SUPPORTS_NARROW_BURST = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_SUPPORTS_NARROW_BURST = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_WRITE_ACCEPTANCE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_S_AXI_READ_ACCEPTANCE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_M_AXI_WRITE_ISSUING = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_M_AXI_READ_ISSUING = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000001, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
 PARAMETER C_S_AXI_ARB_PRIORITY = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_SECURE = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_S_AXI_WRITE_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_WRITE_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_WRITE_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_S_AXI_READ_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_READ_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_S_AXI_READ_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_M_AXI_WRITE_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_WRITE_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_WRITE_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_M_AXI_READ_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_READ_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT, DEF_STRIDE_VAL = 1, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b1111111111111111
 PARAMETER C_M_AXI_READ_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 0, STRIDE = 1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 16, MPD_VALUE = 0b0000000000000000
 PARAMETER C_S_AXI_AW_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_AR_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_W_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_R_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_S_AXI_B_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_AW_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_AR_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_W_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_R_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_M_AXI_B_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, DEF_STRIDE_VAL = 00000000, STRIDE = 8, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 512, MPD_VALUE = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_INTERCONNECT_R_REGISTER = 0, DT = INTEGER, RANGE = (0, 1, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1, DT = INTEGER, RANGE = (0,1), VALUES = (0= Shared Access (Area optimized) , 1= Crossbar (Performance optimized) ), DESC = Interconnect Architecture, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_USE_CTRL_PORT = 0, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S_AXI_CTRL_PROTOCOL:C_S_AXI_CTRL_ADDR_WIDTH:C_S_AXI_CTRL_DATA_WIDTH:C_BASEADDR:C_HIGHADDR, MPD_VALUE = 0
 PARAMETER C_USE_INTERRUPT = 1, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_RANGE_CHECK = 2, DT = INTEGER, VALUES = (2 = AUTOMATIC, 0 = OFF, 1 = ON), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_range_check, DESC = Check for transaction errors (DECERR), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2
 PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, RANGE = (32), ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0), AFFECTS_PORTS_VEC = S_AXI_CTRL_AWADDR:S_AXI_CTRL_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, RANGE = (32), ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0), AFFECTS_PORTS_VEC = S_AXI_CTRL_WDATA:S_AXI_CTRL_RDATA, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_BASEADDR = 0xFFFFFFFF, BUS = S_AXI_CTRL, ADDRESS = BASE, PAIR = C_HIGHADDR, DT = STD_LOGIC_VECTOR, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, ISVALID = (C_USE_CTRL_PORT != 0), ADDR_TYPE = REGISTER, BITWIDTH = 32, DEF_STRIDE_VAL = , STRIDE = 0, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_HIGHADDR = 0x00000000, BUS = S_AXI_CTRL, ADDRESS = HIGH, PAIR = C_BASEADDR, DT = STD_LOGIC_VECTOR, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, ISVALID = (C_USE_CTRL_PORT != 0), ADDR_TYPE = REGISTER, BITWIDTH = 32, DEF_STRIDE_VAL = , STRIDE = 0, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_DEBUG = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, RANGE = (0:1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S_AXI_DEBUG_SLOT:C_M_AXI_DEBUG_SLOT:C_MAX_DEBUG_THREADS, MPD_VALUE = 0
 PARAMETER C_S_AXI_DEBUG_SLOT = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (0:15), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_DEBUG_SLOT = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (0:15), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MAX_DEBUG_THREADS = 1, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (1:256), AFFECTS_PORTS_VEC = DEBUG_AW_TRANS_QUAL:DEBUG_AW_ACCEPT_CNT:DEBUG_AW_ACTIVE_TARGET:DEBUG_AW_ACTIVE_REGION:DEBUG_AR_TRANS_QUAL:DEBUG_AR_ACCEPT_CNT:DEBUG_AR_ACTIVE_TARGET:DEBUG_AR_ACTIVE_REGION:DEBUG_B_TRANS_SEQ:DEBUG_R_BEAT_CNT:DEBUG_R_TRANS_SEQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = OPTIONAL, BUS = S_AXI_CTRL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = 
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_Interconnect_aresetn
 PORT S_AXI_ARESET_OUT_N = ARESETN, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], SIGIS = RST, DEFAULT = ARESETN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARESET_OUT_N = ARESETN, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], SIGIS = RST, DEFAULT = ARESETN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ACLK = ACLK, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], SIGIS = CLK, DEFAULT = ACLK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWID = AWID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWLEN = AWLEN, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*8)-1):0], CONTRIBUTION = 8, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWSIZE = AWSIZE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWBURST = AWBURST, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWLOCK = AWLOCK, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWCACHE = AWCACHE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWPROT = AWPROT, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWQOS = AWQOS, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWUSER = AWUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_AWUSER_WIDTH, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWVALID = AWVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_AWREADY = AWREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WID = WID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = WID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH/8, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WLAST = WLAST, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WUSER = WUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_WUSER_WIDTH, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WVALID = WVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_WREADY = WREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BID = BID, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = BID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BUSER = BUSER, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_BUSER_WIDTH, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BVALID = BVALID, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_BREADY = BREADY, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARID = ARID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARLEN = ARLEN, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*8)-1):0], CONTRIBUTION = 8, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARSIZE = ARSIZE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARBURST = ARBURST, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARLOCK = ARLOCK, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARCACHE = ARCACHE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARPROT = ARPROT, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARQOS = ARQOS, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARUSER = ARUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_ARUSER_WIDTH, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARVALID = ARVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARREADY = ARREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RID = RID, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = RID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RLAST = RLAST, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RUSER = RUSER, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_RUSER_WIDTH, DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RVALID = RVALID, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_RREADY = RREADY, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ACLK = ACLK, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], SIGIS = CLK, DEFAULT = ACLK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWID = AWID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWADDR = AWADDR, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWLEN = AWLEN, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*8)-1):0], CONTRIBUTION = 8, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWSIZE = AWSIZE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWBURST = AWBURST, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWLOCK = AWLOCK, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWCACHE = AWCACHE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWPROT = AWPROT, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWREGION = AWREGION, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWREGION, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWQOS = AWQOS, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWUSER = AWUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_AWUSER_WIDTH, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWVALID = AWVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_AWREADY = AWREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WID = WID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = WID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WDATA = WDATA, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WSTRB = WSTRB, DIR = O, VEC = [(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH/8, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WLAST = WLAST, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WUSER = WUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_WUSER_WIDTH, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WVALID = WVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_WREADY = WREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BID = BID, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = BID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BRESP = BRESP, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BUSER = BUSER, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_BUSER_WIDTH, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BVALID = BVALID, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_BREADY = BREADY, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARID = ARID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARADDR = ARADDR, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARLEN = ARLEN, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*8)-1):0], CONTRIBUTION = 8, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARSIZE = ARSIZE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARBURST = ARBURST, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARLOCK = ARLOCK, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARCACHE = ARCACHE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARPROT = ARPROT, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARREGION = ARREGION, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARREGION, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARQOS = ARQOS, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARUSER = ARUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_ARUSER_WIDTH, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARVALID = ARVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_ARREADY = ARREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RID = RID, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH, DEFAULT = RID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RDATA = RDATA, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RRESP = RRESP, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RLAST = RLAST, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RUSER = RUSER, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_RUSER_WIDTH, DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RVALID = RVALID, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AXI_RREADY = RREADY, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0], DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0], DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1 : 0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0], DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0], DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1 : 0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_0
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex6
 PARAMETER C_INSTANCE = axi_uartlite_inst, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = axi_uartlite_inst
 PARAMETER C_S_AXI_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S_AXI, IO_IS = clk_freq, CLK_PORT = S_AXI_ACLK, CLK_UNIT = HZ, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = S_AXI
 PARAMETER C_BASEADDR = 0x40600000, DT = std_logic_vector(31 downto 0), PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = S_AXI, MIN_SIZE = 0x1000, ASSIGNMENT = REQUIRE, TYPE = NON_HDL, ADDR_TYPE = REGISTER, BITWIDTH = 32, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x40600000, RESOLVED_BUS = S_AXI
 PARAMETER C_HIGHADDR = 0x4060ffff, DT = std_logic_vector(31 downto 0), PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = S_AXI, ASSIGNMENT = REQUIRE, TYPE = NON_HDL, ADDR_TYPE = REGISTER, BITWIDTH = 32, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x4060ffff, MIN_SIZE = 0x1000, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDR_WIDTH = 4, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 4, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S_AXI_WDATA:S_AXI_WSTRB:S_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S_AXI
 PARAMETER C_BAUDRATE = 115200, DT = INTEGER, DESC = Baudrate, PERMIT = BASE_USER, VALUES = (110= 110 , 300= 300 , 1200= 1200 , 2400= 2400 , 4800= 4800 , 9600= 9600 , 19200= 19200 , 38400= 38400 , 57600= 57600 , 115200= 115200 , 128000= 128000 , 230400= 230400 , 460800= 460800 , 921600= 921600 ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 9600, MHS_VALUE = 115200
 PARAMETER C_DATA_BITS = 8, DT = INTEGER, RANGE = (5:8), DESC = Num Data Bits, PERMIT = BASE_USER, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, MHS_VALUE = 8
 PARAMETER C_USE_PARITY = 0, DT = INTEGER, RANGE = (0,1), DESC = Use Parity, PERMIT = BASE_USER, VALUES = (0=FALSE, 1=TRUE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_ODD_PARITY = 1, DT = INTEGER, RANGE = (0,1), DESC = Parity Type, PERMIT = BASE_USER, VALUES = (0= EVEN , 1= ODD), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = S_AXI
 PARAMETER HW_VER = 1.02.a
 BUS_INTERFACE S_AXI = axi4lite_0, BUS_STD = AXI, BUS_TYPE = SLAVE, ADDR_TYPE = REGISTER
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0, DIR = I, BUS = S_AXI, SIGIS = CLK, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARESETN = ARESETN, DIR = I, BUS = S_AXI, SIGIS = RST, DEFAULT = ARESETN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT Interrupt = RS232_0_Interrupt, DIR = O, INTERRUPT_PRIORITY = LOW, SIGIS = INTERRUPT, SENSITIVITY = EDGE_RISING, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = RS232_0_Interrupt
 PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [3:0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [1:0], BUS = S_AXI, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [3:0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [1:0], BUS = S_AXI, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT RX = FTDI_Tx, DIR = I, PERMIT = BASE_USER, DESC = 'Serial Data In', IO_IF = uart_0, IO_IS = serial_in, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = FTDI_Tx
 PORT TX = FTDI_Rx, DIR = O, PERMIT = BASE_USER, DESC = 'Serial Data Out', IO_IF = uart_0, IO_IS = serial_out, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = FTDI_Rx
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & microblaze_1.M_AXI_DC & microblaze_1.M_AXI_IC, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (  C_S0_AXI_ENABLE == 1 ), MHS_VALUE = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & microblaze_1.M_AXI_DC & microblaze_1.M_AXI_IC, RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (  C_S0_AXI_ENABLE == 1 ), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), MHS_VALUE = 8, RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), MHS_VALUE = 8, RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), MHS_VALUE = 8, RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), MHS_VALUE = 8, RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), MHS_VALUE = 8, RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S0_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S0_AXI_ENABLE == 1 ), RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_WRITE_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., AXI_VER = 1.06.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1:8), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = S0_AXI
 PARAMETER C_INTERCONNECT_S0_AXI_READ_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., AXI_VER = 1.06.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1:8), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S0_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S1_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S1_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S1_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_WRITE_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S1_AXI_READ_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S1_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S2_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S2_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S2_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_WRITE_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S2_AXI_READ_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S2_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S3_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S3_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S3_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_WRITE_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S3_AXI_READ_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S3_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S4_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S4_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S4_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_WRITE_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S4_AXI_READ_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S4_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_S5_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S5_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (  C_S5_AXI_ENABLE == 1 ), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_WRITE_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S5_AXI_READ_ACCEPTANCE = 4, ASSOCIATION = SLAVE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = SLAVE, DT = INTEGER, RANGE = (1,2,4,8), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = NON_HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S5_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_MCB_LOC = MEMC1, VALUES = (MEMC1=MEMC1, MEMC3=MEMC3, MEMC4=MEMC4, MEMC5=MEMC5), IO_IS = C_MCB_LOC, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = MEMC3, MHS_VALUE = MEMC1
 PARAMETER C_MCB_RZQ_LOC = M13, DT = STRING, TYPE = NON_HDL, IO_IS = C_MCB_RZQ_LOC, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NOT_SET, MHS_VALUE = M13
 PARAMETER C_MCB_ZIO_LOC = NOT_SET, DT = STRING, TYPE = NON_HDL, IO_IS = C_MCB_ZIO_LOC, ISVALID = (C_SKIP_IN_TERM_CAL == 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_MCB_PERFORMANCE = STANDARD, DT = STRING, TYPE = NON_HDL, IO_IS = C_MCB_PERFORMANCE, VALUES = (STANDARD=Standard, EXTENDED=Extended), ISVALID = ( [xstrncmp C_MEM_TYPE DDR2] || [xstrncmp C_MEM_TYPE DDR3] ), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = STANDARD
 PARAMETER C_BYPASS_CORE_UCF = 0, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_S0_AXI_BASEADDR = 0xa8000000, BUS = S0_AXI, ADDRESS = BASE, PAIR = C_S0_AXI_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S0_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0xa8000000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_HIGHADDR = 0xafffffff, BUS = S0_AXI, ADDRESS = HIGH, PAIR = C_S0_AXI_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S0_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0xafffffff, RESOLVED_BUS = S0_AXI
 PARAMETER C_S1_AXI_BASEADDR = 0xFFFFFFFF, BUS = S1_AXI, ADDRESS = BASE, PAIR = C_S1_AXI_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S1_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_HIGHADDR = 0x00000000, BUS = S1_AXI, ADDRESS = HIGH, PAIR = C_S1_AXI_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S1_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_BASEADDR = 0xFFFFFFFF, BUS = S2_AXI, ADDRESS = BASE, PAIR = C_S2_AXI_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S2_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_HIGHADDR = 0x00000000, BUS = S2_AXI, ADDRESS = HIGH, PAIR = C_S2_AXI_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S2_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_BASEADDR = 0xFFFFFFFF, BUS = S3_AXI, ADDRESS = BASE, PAIR = C_S3_AXI_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S3_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_HIGHADDR = 0x00000000, BUS = S3_AXI, ADDRESS = HIGH, PAIR = C_S3_AXI_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S3_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_BASEADDR = 0xFFFFFFFF, BUS = S4_AXI, ADDRESS = BASE, PAIR = C_S4_AXI_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S4_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_HIGHADDR = 0x00000000, BUS = S4_AXI, ADDRESS = HIGH, PAIR = C_S4_AXI_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S4_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_BASEADDR = 0xFFFFFFFF, BUS = S5_AXI, ADDRESS = BASE, PAIR = C_S5_AXI_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S5_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_HIGHADDR = 0x00000000, BUS = S5_AXI, ADDRESS = HIGH, PAIR = C_S5_AXI_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ( C_S5_AXI_ENABLE == 1 ), MIN_SIZE = 0x1000, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_MEM_TYPE = DDR2, DT = STRING, VALUES = (DDR3=DDR3, DDR2=DDR2, DDR=DDR, MDDR=MDDR), IO_IF = memory_0, IO_IS = C_MEM_TYPE, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_MCB_PERFORMANCE:C_MEM_DDR1_2_ODS:C_MEM_DDR1_2_ADDR_CONTROL_SSTL_ODS:C_MEM_DDR1_2_DATA_CONTROL_SSTL_ODS:C_MEM_DDR2_RTT:C_MEM_DDR2_DIFF_DQS_EN:C_MEM_DDR2_3_PA_SR:C_MEM_DDR2_3_HIGH_TEMP_SR:C_MEM_DDR3_CAS_WR_LATENCY:C_MEM_DDR3_CAS_LATENCY:C_MEM_DDR3_ODS:C_MEM_DDR3_RTT:C_MEM_DDR3_AUTO_SR:C_MEM_MOBILE_PA_SR:C_MEM_MDDR_ODS, MPD_VALUE = DDR3, MHS_VALUE = DDR2
 PARAMETER C_MEM_PARTNO = MT47H64M16XX-25, DT = STRING, IO_IS = C_MEM_PARTNO, IO_IF = memory_0, TYPE = NON_HDL, ASSIGNMENT = REQUIRE, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_MEM_BASEPARTNO:C_MEM_TRAS:C_MEM_TRCD:C_MEM_TREFI:C_MEM_TRFC:C_MEM_TRP:C_MEM_TWR:C_MEM_TRTP:C_MEM_TWTR, MPD_VALUE = NOT_SET, MHS_VALUE = MT47H64M16XX-25
 PARAMETER C_MEM_BASEPARTNO = NOT_SET, DT = STRING, IO_IS = C_MEM_PARTNO, IO_IF = memory_0, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_NUM_DQ_PINS = 16, DT = INTEGER, RANGE = (4,8,16), IO_IF = memory_0, IO_IS = C_MEM_DATA_WIDTH, ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = CHECK, AFFECTS_PORTS_VEC = mcbx_dram_dq, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MEM_ADDR_WIDTH = 13, DT = INTEGER, RANGE = (1:20), IO_IF = memory_0, ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = CHECK, AFFECTS_PORTS_VEC = mcbx_dram_addr, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 13
 PARAMETER C_MEM_BANKADDR_WIDTH = 3, DT = INTEGER, RANGE = (1:4), IO_IF = memory_0, ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = CHECK, AFFECTS_PORTS_VEC = mcbx_dram_ba, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 3
 PARAMETER C_MEM_NUM_COL_BITS = 10, DT = INTEGER, RANGE = (1:20), IO_IF = memory_0, ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = CHECK, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 10
 PARAMETER C_MEM_TRAS = -1, DT = INTEGER, IO_IF = memory_0, IO_IS = C_MEM_PART_TRAS, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_MEM_TRCD = -1, DT = INTEGER, IO_IF = memory_0, IO_IS = C_MEM_PART_TRCD, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_MEM_TREFI = -1, DT = INTEGER, IO_IF = memory_0, IO_IS = C_MEM_PART_TREFI, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_MEM_TRFC = -1, DT = INTEGER, IO_IF = memory_0, IO_IS = C_MEM_PART_TRFC, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_MEM_TRP = -1, DT = INTEGER, IO_IF = memory_0, IO_IS = C_MEM_PART_TRP, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_MEM_TWR = -1, DT = INTEGER, IO_IF = memory_0, IO_IS = C_MEM_PART_TWR, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_MEM_TRTP = -1, DT = INTEGER, IO_IF = memory_0, IO_IS = C_MEM_PART_TRTP, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_MEM_TWTR = -1, DT = INTEGER, IO_IF = memory_0, IO_IS = C_MEM_PART_TWTR, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = ([xstrncmp C_MEM_PARTNO CUSTOM]), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_PORT_CONFIG = B32_B32_B32_B32, DT = STRING, VALUES = (B32_B32_B32_B32=B32_B32_B32_B32,B128=B128,B64_B64=B64_B64,B64_B32_B32=B64_B32_B32,B32_B32_W32_W32_W32_W32=B32_B32_W32_W32_W32_W32=B32_B32_W32_W32_W32_W32=B32_B32_W32_W32_W32_W32,B32_B32_W32_W32_W32_R32=B32_B32_W32_W32_W32_R32=B32_B32_W32_W32_W32_R32=B32_B32_W32_W32_W32_R32,B32_B32_W32_W32_R32_W32=B32_B32_W32_W32_R32_W32=B32_B32_W32_W32_R32_W32=B32_B32_W32_W32_R32_W32,B32_B32_W32_W32_R32_R32=B32_B32_W32_W32_R32_R32=B32_B32_W32_W32_R32_R32=B32_B32_W32_W32_R32_R32,B32_B32_W32_R32_W32_W32=B32_B32_W32_R32_W32_W32=B32_B32_W32_R32_W32_W32=B32_B32_W32_R32_W32_W32,B32_B32_W32_R32_W32_R32=B32_B32_W32_R32_W32_R32=B32_B32_W32_R32_W32_R32=B32_B32_W32_R32_W32_R32,B32_B32_W32_R32_R32_W32=B32_B32_W32_R32_R32_W32=B32_B32_W32_R32_R32_W32=B32_B32_W32_R32_R32_W32,B32_B32_W32_R32_R32_R32=B32_B32_W32_R32_R32_R32=B32_B32_W32_R32_R32_R32=B32_B32_W32_R32_R32_R32,B32_B32_R32_W32_W32_W32=B32_B32_R32_W32_W32_W32=B32_B32_R32_W32_W32_W32=B32_B32_R32_W32_W32_W32,B32_B32_R32_W32_W32_R32=B32_B32_R32_W32_W32_R32=B32_B32_R32_W32_W32_R32=B32_B32_R32_W32_W32_R32,B32_B32_R32_W32_R32_W32=B32_B32_R32_W32_R32_W32=B32_B32_R32_W32_R32_W32=B32_B32_R32_W32_R32_W32,B32_B32_R32_W32_R32_R32=B32_B32_R32_W32_R32_R32=B32_B32_R32_W32_R32_R32=B32_B32_R32_W32_R32_R32,B32_B32_R32_R32_W32_W32=B32_B32_R32_R32_W32_W32=B32_B32_R32_R32_W32_W32=B32_B32_R32_R32_W32_W32,B32_B32_R32_R32_W32_R32=B32_B32_R32_R32_W32_R32=B32_B32_R32_R32_W32_R32=B32_B32_R32_R32_W32_R32,B32_B32_R32_R32_R32_W32=B32_B32_R32_R32_R32_W32=B32_B32_R32_R32_R32_W32=B32_B32_R32_R32_R32_W32,B32_B32_R32_R32_R32_R32=B32_B32_R32_R32_R32_R32=B32_B32_R32_R32_R32_R32=B32_B32_R32_R32_R32_R32), IO_IS = C_MEM_ADDR_ORDER, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = B32_B32_B32_B32
 PARAMETER C_SKIP_IN_TERM_CAL = 1, DT = INTEGER, RANGE = (0:1), IO_IS = C_MEM_SKIP_IN_TERM_CAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MCB_ZIO_LOC:C_SKIP_IN_TERM_CAL_VALUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_SKIP_IN_TERM_CAL_VALUE = 75OHMS, DT = STRING, TYPE = NON_HDL, VALUES = ( 25OHMS=25OHMS, 50OHMS=50OHMS, 75OHMS=75OHMS,NONE=NONE), ISVALID = (C_SKIP_IN_TERM_CAL == 1), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NONE, MHS_VALUE = 75OHMS
 PARAMETER C_MEMCLK_PERIOD = 0, DT = INTEGER, RANGE = (0:1000000), CLK_UNIT = PS, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_memclk_period, SYSLEVEL_DRC_PROC = syslevel_drc_memclk_period, EXT_ASSIGNMENT = SKIP_BATCH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_ADDR_ORDER = ROW_BANK_COLUMN, DT = STRING, VALUES = (BANK_ROW_COLUMN=BANK_ROW_COLUMN, ROW_BANK_COLUMN=ROW_BANK_COLUMN), IO_IS = C_MEM_ADDR_ORDER, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = ROW_BANK_COLUMN
 PARAMETER C_MEM_TZQINIT_MAXCNT = 512, DT = INTEGER, IO_IF = memory_0, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 512
 PARAMETER C_MEM_CAS_LATENCY = 6, DT = INTEGER, RANGE = (2:10), IO_IF = memory_0, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 6
 PARAMETER C_SIMULATION = TRUE, DT = STRING, VALUES = (TRUE=TRUE, FALSE=FALSE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = SKIP, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_MEM_DDR1_2_ODS = REDUCED, DT = STRING, VALUES = (FULL=FULL, REDUCED=REDUCED), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR] || [xstrncmp C_MEM_TYPE DDR2]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = FULL, MHS_VALUE = REDUCED
 PARAMETER C_MEM_DDR1_2_ADDR_CONTROL_SSTL_ODS = CLASS_I, DT = STRING, VALUES = ( CLASS_I = CLASS_I, CLASS_II = CLASS_II ), TYPE = NON_HDL, ISVALID = ([xstrncmp C_MEM_TYPE DDR] || [xstrncmp C_MEM_TYPE DDR2]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = CLASS_II, MHS_VALUE = CLASS_I
 PARAMETER C_MEM_DDR1_2_DATA_CONTROL_SSTL_ODS = CLASS_I, DT = STRING, VALUES = ( CLASS_I = CLASS_I, CLASS_II = CLASS_II ), TYPE = NON_HDL, ISVALID = ([xstrncmp C_MEM_TYPE DDR] || [xstrncmp C_MEM_TYPE DDR2]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = CLASS_II, MHS_VALUE = CLASS_I
 PARAMETER C_MEM_DDR2_RTT = 150OHMS, DT = STRING, VALUES = (50OHMS=50OHMS, 75OHMS=75OHMS, 150OHMS=150OHMS, OFF=OFF), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR2]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 150OHMS
 PARAMETER C_MEM_DDR2_DIFF_DQS_EN = YES, DT = STRING, VALUES = (YES=YES, NO=NO), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR2]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = YES
 PARAMETER C_MEM_DDR2_3_PA_SR = FULL, DT = STRING, VALUES = (FULL=FULL, EIGHTH1=EIGHTH1, EIGHTH2=EIGHTH2, HALF1=HALF1, HALF2=HALF2, QUARTER1=QUARTER1, QUARTER2=QUARTER2, THREEQUARTER=THREEQUARTER), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR2] || [xstrncmp C_MEM_TYPE DDR3]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = FULL
 PARAMETER C_MEM_DDR2_3_HIGH_TEMP_SR = NORMAL, DT = STRING, VALUES = (NORMAL=NORMAL, EXTENDED=EXTENDED), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR2] || [xstrncmp C_MEM_TYPE DDR3]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NORMAL
 PARAMETER C_MEM_DDR3_CAS_WR_LATENCY = 5, DT = INTEGER, RANGE = (2:10), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR3]), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 5
 PARAMETER C_MEM_DDR3_CAS_LATENCY = 6, DT = INTEGER, RANGE = (2:10), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR3]), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 6
 PARAMETER C_MEM_DDR3_ODS = DIV6, DT = STRING, VALUES = (DIV6=DIV6, DIV7=DIV7), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR3]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DIV6
 PARAMETER C_MEM_DDR3_RTT = DIV4, DT = STRING, VALUES = (DIV2=DIV2, DIV4=DIV4, DIV6=DIV6, DIV8=DIV8, DIV12=DIV12, OFF=OFF), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR3]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DIV4
 PARAMETER C_MEM_DDR3_AUTO_SR = ENABLED, DT = STRING, VALUES = (ENABLED=ENABLED, MANUAL=MANUAL), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE DDR3]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = ENABLED
 PARAMETER C_MEM_MOBILE_PA_SR = FULL, DT = STRING, VALUES = (FULL=FULL, HALF=HALF), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE MDDR]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = FULL
 PARAMETER C_MEM_MDDR_ODS = FULL, DT = STRING, VALUES = (FULL=FULL, HALF=HALF, QUARTER=QUARTER, THREEQUARTERS=THREEQUARTERS), IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE MDDR]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = FULL
 PARAMETER C_ARB_ALGORITHM = 0, DT = INTEGER, RANGE = (0:1), VALUES = (0=Round Robin, 1=Custom), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ARB_NUM_TIME_SLOTS:C_ARB_TIME_SLOT_0:C_ARB_TIME_SLOT_1:C_ARB_TIME_SLOT_2:C_ARB_TIME_SLOT_3:C_ARB_TIME_SLOT_4:C_ARB_TIME_SLOT_5:C_ARB_TIME_SLOT_6:C_ARB_TIME_SLOT_7:C_ARB_TIME_SLOT_8:C_ARB_TIME_SLOT_9:C_ARB_TIME_SLOT_10:C_ARB_TIME_SLOT_11, MPD_VALUE = 0
 PARAMETER C_ARB_NUM_TIME_SLOTS = 12, DT = INTEGER, RANGE = (10,12), ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ARB_TIME_SLOT_10:C_ARB_TIME_SLOT_11, MPD_VALUE = 12
 PARAMETER C_ARB_TIME_SLOT_0 = 0b000000000001010011, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000000001010011
 PARAMETER C_ARB_TIME_SLOT_1 = 0b000000001010011000, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000001010011000
 PARAMETER C_ARB_TIME_SLOT_2 = 0b000000010011000001, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000010011000001
 PARAMETER C_ARB_TIME_SLOT_3 = 0b000000011000001010, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000011000001010
 PARAMETER C_ARB_TIME_SLOT_4 = 0b000000000001010011, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000000001010011
 PARAMETER C_ARB_TIME_SLOT_5 = 0b000000001010011000, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000001010011000
 PARAMETER C_ARB_TIME_SLOT_6 = 0b000000010011000001, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000010011000001
 PARAMETER C_ARB_TIME_SLOT_7 = 0b000000011000001010, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000011000001010
 PARAMETER C_ARB_TIME_SLOT_8 = 0b000000000001010011, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000000001010011
 PARAMETER C_ARB_TIME_SLOT_9 = 0b000000001010011000, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000001010011000
 PARAMETER C_ARB_TIME_SLOT_10 = 0b000000010011000001, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1 && C_ARB_NUM_TIME_SLOTS == 12), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000010011000001
 PARAMETER C_ARB_TIME_SLOT_11 = 0b000000011000001010, DT = STD_LOGIC_VECTOR, ISVALID = (C_ARB_ALGORITHM == 1 && C_ARB_NUM_TIME_SLOTS == 12), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 18, MPD_VALUE = 0b000000011000001010
 PARAMETER C_S0_AXI_ENABLE = 1, DT = INTEGER, RANGE = (0:1), BUS = S0_AXI, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S0_AXI_BASEADDR:C_S0_AXI_HIGHADDR:C_S0_AXI_PROTOCOL:C_S0_AXI_ID_WIDTH:C_S0_AXI_ADDR_WIDTH:C_S0_AXI_DATA_WIDTH:C_S0_AXI_SUPPORTS_READ:C_S0_AXI_SUPPORTS_WRITE:C_S0_AXI_SUPPORTS_NARROW_BURST:C_S0_AXI_REG_EN0:C_S0_AXI_REG_EN1:C_S0_AXI_STRICT_COHERENCY:C_S0_AXI_ENABLE_AP:C_INTERCONNECT_S0_AXI_READ_ACCEPTANCE:C_INTERCONNECT_S0_AXI_WRITE_ACCEPTANCE, MPD_VALUE = 1, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_PROTOCOL = AXI4, DT = STRING, VALUES = (AXI4=AXI4), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_ID_WIDTH = 4, DT = INTEGER, RANGE = (1:16), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = UPDATE, EXT_ASSIGNMENT = SKIP, AFFECTS_PORTS_VEC = s0_axi_awid:s0_axi_bid:s0_axi_arid:s0_axi_rid, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s0_axi_awaddr:s0_axi_araddr, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32,64,128), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL, AFFECTS_PORTS_VEC = s0_axi_wdata:s0_axi_wstrb:s0_axi_rdata, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_SUPPORTS_READ = 1, DT = INTEGER, RANGE = (0:1), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_SUPPORTS_WRITE = 1, DT = INTEGER, RANGE = (0:1), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_SUPPORTS_NARROW_BURST = 1, DT = INTEGER, RANGE = (0:1), BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_NOVALUE = Auto, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_REG_EN0 = 0x00000, DT = STD_LOGIC_VECTOR, BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = SKIP, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_reg_en0, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x00000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_REG_EN1 = 0x01000, DT = STD_LOGIC_VECTOR, BUS = S0_AXI, ISVALID = (C_S0_AXI_ENABLE), EXT_ASSIGNMENT = SKIP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x01000, RESOLVED_BUS = S0_AXI
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_strict_coherency, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER C_S0_AXI_ENABLE_AP = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_S1_AXI_ENABLE = 0, DT = INTEGER, RANGE = (0:1), BUS = S1_AXI, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S1_AXI_BASEADDR:C_S1_AXI_HIGHADDR:C_S1_AXI_PROTOCOL:C_S1_AXI_ID_WIDTH:C_S1_AXI_ADDR_WIDTH:C_S1_AXI_DATA_WIDTH:C_S1_AXI_SUPPORTS_READ:C_S1_AXI_SUPPORTS_WRITE:C_S1_AXI_SUPPORTS_NARROW_BURST:C_S1_AXI_REG_EN0:C_S1_AXI_REG_EN1:C_S1_AXI_STRICT_COHERENCY:C_S1_AXI_ENABLE_AP:C_INTERCONNECT_S1_AXI_READ_ACCEPTANCE:C_INTERCONNECT_S1_AXI_WRITE_ACCEPTANCE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_PROTOCOL = AXI4, DT = STRING, VALUES = (AXI4=AXI4), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_ID_WIDTH = 4, DT = INTEGER, RANGE = (1:16), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = UPDATE, EXT_ASSIGNMENT = SKIP, AFFECTS_PORTS_VEC = s1_axi_awid:s1_axi_bid:s1_axi_arid:s1_axi_rid, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s1_axi_awaddr:s1_axi_araddr, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32,64), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL, AFFECTS_PORTS_VEC = s1_axi_wdata:s1_axi_wstrb:s1_axi_rdata, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_SUPPORTS_READ = 1, DT = INTEGER, RANGE = (0:1), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_SUPPORTS_WRITE = 1, DT = INTEGER, RANGE = (0:1), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_SUPPORTS_NARROW_BURST = 1, DT = INTEGER, RANGE = (0:1), BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_NOVALUE = Auto, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_REG_EN0 = 0x00000, DT = STD_LOGIC_VECTOR, BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = SKIP, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_reg_en0, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x00000, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_REG_EN1 = 0x01000, DT = STD_LOGIC_VECTOR, BUS = S1_AXI, ISVALID = (C_S1_AXI_ENABLE), EXT_ASSIGNMENT = SKIP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x01000, RESOLVED_BUS = 
 PARAMETER C_S1_AXI_STRICT_COHERENCY = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_strict_coherency, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_S1_AXI_ENABLE_AP = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S1_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_S2_AXI_ENABLE = 0, DT = INTEGER, RANGE = (0:1), BUS = S2_AXI, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S2_AXI_BASEADDR:C_S2_AXI_HIGHADDR:C_S2_AXI_PROTOCOL:C_S2_AXI_ID_WIDTH:C_S2_AXI_ADDR_WIDTH:C_S2_AXI_DATA_WIDTH:C_S2_AXI_SUPPORTS_READ:C_S2_AXI_SUPPORTS_WRITE:C_S2_AXI_SUPPORTS_NARROW_BURST:C_S2_AXI_REG_EN0:C_S2_AXI_REG_EN1:C_S2_AXI_STRICT_COHERENCY:C_S2_AXI_ENABLE_AP:C_INTERCONNECT_S2_AXI_READ_ACCEPTANCE:C_INTERCONNECT_S2_AXI_WRITE_ACCEPTANCE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_PROTOCOL = AXI4, DT = STRING, VALUES = (AXI4=AXI4), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_ID_WIDTH = 4, DT = INTEGER, RANGE = (1:16), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = UPDATE, EXT_ASSIGNMENT = SKIP, AFFECTS_PORTS_VEC = s2_axi_awid:s2_axi_bid:s2_axi_arid:s2_axi_rid, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s2_axi_awaddr:s2_axi_araddr, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s2_axi_wdata:s2_axi_wstrb:s2_axi_rdata, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_SUPPORTS_READ = 1, DT = INTEGER, RANGE = (0:1), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_SUPPORTS_WRITE = 1, DT = INTEGER, RANGE = (0:1), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_SUPPORTS_NARROW_BURST = 1, DT = INTEGER, RANGE = (0:1), BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_NOVALUE = Auto, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_REG_EN0 = 0x00000, DT = STD_LOGIC_VECTOR, BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = SKIP, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_reg_en0, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x00000, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_REG_EN1 = 0x01000, DT = STD_LOGIC_VECTOR, BUS = S2_AXI, ISVALID = (C_S2_AXI_ENABLE), EXT_ASSIGNMENT = SKIP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x01000, RESOLVED_BUS = 
 PARAMETER C_S2_AXI_STRICT_COHERENCY = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_strict_coherency, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_S2_AXI_ENABLE_AP = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S2_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_S3_AXI_ENABLE = 0, DT = INTEGER, RANGE = (0:1), BUS = S3_AXI, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S3_AXI_BASEADDR:C_S3_AXI_HIGHADDR:C_S3_AXI_PROTOCOL:C_S3_AXI_ID_WIDTH:C_S3_AXI_ADDR_WIDTH:C_S3_AXI_DATA_WIDTH:C_S3_AXI_SUPPORTS_READ:C_S3_AXI_SUPPORTS_WRITE:C_S3_AXI_SUPPORTS_NARROW_BURST:C_S3_AXI_REG_EN0:C_S3_AXI_REG_EN1:C_S3_AXI_STRICT_COHERENCY:C_S3_AXI_ENABLE_AP:C_INTERCONNECT_S3_AXI_READ_ACCEPTANCE:C_INTERCONNECT_S3_AXI_WRITE_ACCEPTANCE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_PROTOCOL = AXI4, DT = STRING, VALUES = (AXI4=AXI4), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_ID_WIDTH = 4, DT = INTEGER, RANGE = (1:16), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = UPDATE, EXT_ASSIGNMENT = SKIP, AFFECTS_PORTS_VEC = s3_axi_awid:s3_axi_bid:s3_axi_arid:s3_axi_rid, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s3_axi_awaddr:s3_axi_araddr, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s3_axi_wdata:s3_axi_wstrb:s3_axi_rdata, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_SUPPORTS_READ = 1, DT = INTEGER, RANGE = (0:1), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_SUPPORTS_WRITE = 1, DT = INTEGER, RANGE = (0:1), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_SUPPORTS_NARROW_BURST = 1, DT = INTEGER, RANGE = (0:1), BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_NOVALUE = Auto, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_REG_EN0 = 0x00000, DT = STD_LOGIC_VECTOR, BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = SKIP, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_reg_en0, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x00000, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_REG_EN1 = 0x01000, DT = STD_LOGIC_VECTOR, BUS = S3_AXI, ISVALID = (C_S3_AXI_ENABLE), EXT_ASSIGNMENT = SKIP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x01000, RESOLVED_BUS = 
 PARAMETER C_S3_AXI_STRICT_COHERENCY = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_strict_coherency, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_S3_AXI_ENABLE_AP = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S3_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_S4_AXI_ENABLE = 0, DT = INTEGER, RANGE = (0:1), BUS = S4_AXI, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S4_AXI_BASEADDR:C_S4_AXI_HIGHADDR:C_S4_AXI_PROTOCOL:C_S4_AXI_ID_WIDTH:C_S4_AXI_ADDR_WIDTH:C_S4_AXI_DATA_WIDTH:C_S4_AXI_SUPPORTS_READ:C_S4_AXI_SUPPORTS_WRITE:C_S4_AXI_SUPPORTS_NARROW_BURST:C_S4_AXI_REG_EN0:C_S4_AXI_REG_EN1:C_S4_AXI_STRICT_COHERENCY:C_S4_AXI_ENABLE_AP:C_INTERCONNECT_S4_AXI_READ_ACCEPTANCE:C_INTERCONNECT_S4_AXI_WRITE_ACCEPTANCE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_PROTOCOL = AXI4, DT = STRING, VALUES = (AXI4=AXI4), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_ID_WIDTH = 4, DT = INTEGER, RANGE = (1:16), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = UPDATE, EXT_ASSIGNMENT = SKIP, AFFECTS_PORTS_VEC = s4_axi_awid:s4_axi_bid:s4_axi_arid:s4_axi_rid, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s4_axi_awaddr:s4_axi_araddr, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s4_axi_wdata:s4_axi_wstrb:s4_axi_rdata, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_SUPPORTS_READ = 1, DT = INTEGER, RANGE = (0:1), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_SUPPORTS_WRITE = 1, DT = INTEGER, RANGE = (0:1), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_SUPPORTS_NARROW_BURST = 1, DT = INTEGER, RANGE = (0:1), BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_NOVALUE = Auto, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_REG_EN0 = 0x00000, DT = STD_LOGIC_VECTOR, BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = SKIP, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_reg_en0, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x00000, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_REG_EN1 = 0x01000, DT = STD_LOGIC_VECTOR, BUS = S4_AXI, ISVALID = (C_S4_AXI_ENABLE), EXT_ASSIGNMENT = SKIP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x01000, RESOLVED_BUS = 
 PARAMETER C_S4_AXI_STRICT_COHERENCY = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_strict_coherency, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_S4_AXI_ENABLE_AP = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S4_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_S5_AXI_ENABLE = 0, DT = INTEGER, RANGE = (0:1), BUS = S5_AXI, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_S5_AXI_BASEADDR:C_S5_AXI_HIGHADDR:C_S5_AXI_PROTOCOL:C_S5_AXI_ID_WIDTH:C_S5_AXI_ADDR_WIDTH:C_S5_AXI_DATA_WIDTH:C_S5_AXI_SUPPORTS_READ:C_S5_AXI_SUPPORTS_WRITE:C_S5_AXI_SUPPORTS_NARROW_BURST:C_S5_AXI_REG_EN0:C_S5_AXI_REG_EN1:C_S5_AXI_STRICT_COHERENCY:C_S5_AXI_ENABLE_AP:C_INTERCONNECT_S5_AXI_READ_ACCEPTANCE:C_INTERCONNECT_S5_AXI_WRITE_ACCEPTANCE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_PROTOCOL = AXI4, DT = STRING, VALUES = (AXI4=AXI4), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_ID_WIDTH = 4, DT = INTEGER, RANGE = (1:16), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = UPDATE, EXT_ASSIGNMENT = SKIP, AFFECTS_PORTS_VEC = s5_axi_awid:s5_axi_bid:s5_axi_arid:s5_axi_rid, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s5_axi_awaddr:s5_axi_araddr, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = s5_axi_wdata:s5_axi_wstrb:s5_axi_rdata, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_SUPPORTS_READ = 1, DT = INTEGER, RANGE = (0:1), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_SUPPORTS_WRITE = 1, DT = INTEGER, RANGE = (0:1), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_SUPPORTS_NARROW_BURST = 1, DT = INTEGER, RANGE = (0:1), BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_NOVALUE = Auto, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_REG_EN0 = 0x00000, DT = STD_LOGIC_VECTOR, BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, EXT_ASSIGNMENT = SKIP, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_reg_en0, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x00000, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_REG_EN1 = 0x01000, DT = STD_LOGIC_VECTOR, BUS = S5_AXI, ISVALID = (C_S5_AXI_ENABLE), EXT_ASSIGNMENT = SKIP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 20, MPD_VALUE = 0x01000, RESOLVED_BUS = 
 PARAMETER C_S5_AXI_STRICT_COHERENCY = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_axi_strict_coherency, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_S5_AXI_ENABLE_AP = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_S5_AXI_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_USE_EXTERNAL_BUFPLL = 0, DT = INTEGER, RANGE = (0:1), IO_IS = C_MCB_USE_EXTERNAL_BUFPLL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_SYS_RST_PRESENT = 0, DT = INTEGER, RANGE = (0,1), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_sys_rst_present, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER HW_VER = 1.06.a
 BUS_INTERFACE S0_AXI = axi4_0, BUS_STD = AXI, BUS_TYPE = SLAVE, ISVALID = (  C_S0_AXI_ENABLE == 1 ), ADDR_TYPE = MEMORY
 PORT sysclk_2x = clk_650_0000MHzPLL0_nobuf, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_650_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_650_0000MHz180PLL0_nobuf, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_650_0000MHz180PLL0_nobuf
 PORT pll_lock = proc_sys_reset_0_Dcm_locked, DIR = I, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_Dcm_locked
 PORT sys_rst = proc_sys_reset_0_BUS_STRUCT_RESET, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT mcbx_dram_addr = MCB_DDR2_addr, DIR = O, VEC = [C_MEM_ADDR_WIDTH-1:0], ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_ADDRESS, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_addr
 PORT mcbx_dram_ba = MCB_DDR2_ba, DIR = O, VEC = [C_MEM_BANKADDR_WIDTH-1:0], ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_BANKADDR, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_ba
 PORT mcbx_dram_ras_n = MCB_DDR2_ras_n, DIR = O, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_ROW_ADDR_SELECT, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_ras_n
 PORT mcbx_dram_cas_n = MCB_DDR2_cas_n, DIR = O, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_COL_ADDR_SELECT, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_cas_n
 PORT mcbx_dram_we_n = MCB_DDR2_we_n, DIR = O, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_WRITE_ENABLE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_we_n
 PORT mcbx_dram_cke = MCB_DDR2_cke, DIR = O, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_CLK_ENABLE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_cke
 PORT mcbx_dram_clk = MCB_DDR2_clk, DIR = O, SIGIS = CLK, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_CLK, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_clk
 PORT mcbx_dram_clk_n = MCB_DDR2_clk_n, DIR = O, SIGIS = CLK, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_CLK_N, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_clk_n
 PORT mcbx_dram_dq = MCB_DDR2_dq, DIR = IO, VEC = [C_NUM_DQ_PINS-1:0], THREE_STATE = FALSE, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_DQ, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = MCB_DDR2_dq
 PORT mcbx_dram_dqs = MCB_DDR2_dqs, DIR = IO, THREE_STATE = FALSE, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_DQS, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = MCB_DDR2_dqs
 PORT mcbx_dram_dqs_n = MCB_DDR2_dqs_n, DIR = IO, THREE_STATE = FALSE, ISVALID = (([xstrncmp C_MEM_TYPE  DDR3 ] || ([xstrncmp C_MEM_TYPE  DDR2 ] && [xstrncmp C_MEM_DDR2_DIFF_DQS_EN YES]))), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_DQS_N, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = MCB_DDR2_dqs_n
 PORT mcbx_dram_udqs = MCB_DDR2_udqs, DIR = IO, THREE_STATE = FALSE, ISVALID = ((C_NUM_DQ_PINS > 8)), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_UDQS, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = MCB_DDR2_udqs
 PORT mcbx_dram_udqs_n = MCB_DDR2_udqs_n, DIR = IO, THREE_STATE = FALSE, ISVALID = ((C_NUM_DQ_PINS > 8) && ([xstrncmp C_MEM_TYPE  DDR3 ] || ([xstrncmp C_MEM_TYPE  DDR2 ] && [xstrncmp C_MEM_DDR2_DIFF_DQS_EN YES]))), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_UDQS_N, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = MCB_DDR2_udqs_n
 PORT mcbx_dram_udm = MCB_DDR2_udm, DIR = O, ISVALID = ((C_NUM_DQ_PINS > 8)), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_UDM, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_udm
 PORT mcbx_dram_ldm = MCB_DDR2_ldm, DIR = O, ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_LDM, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_ldm
 PORT mcbx_dram_odt = MCB_DDR2_odt, DIR = O, ISVALID = (([xstrncmp C_MEM_TYPE  DDR2 ] || [xstrncmp C_MEM_TYPE  DDR3 ])), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = MCB_ODT, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = MCB_DDR2_odt
 PORT rzq = MCB_DDR2_rzq, DIR = IO, THREE_STATE = FALSE, IO_IF = memory_0, IO_IS = rzq, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = MCB_DDR2_rzq
 PORT ui_clk = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0
 PORT s0_axi_aclk = clk_50_0000MHzPLL0, DIR = I, BUS = S0_AXI, SIGIS = CLK, ISVALID = (C_S0_AXI_ENABLE), ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S0_AXI
 PORT s0_axi_aresetn = aresetn, DIR = I, BUS = S0_AXI, SIGIS = RST, DEFAULT = aresetn, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awid = awid, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_ID_WIDTH-1):0], DEFAULT = awid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awaddr = awaddr, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_ADDR_WIDTH-1):0], DEFAULT = awaddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awlen = awlen, DIR = I, BUS = S0_AXI, VEC = [7:0], DEFAULT = awlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awsize = awsize, DIR = I, BUS = S0_AXI, VEC = [2:0], DEFAULT = awsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awburst = awburst, DIR = I, BUS = S0_AXI, VEC = [1:0], DEFAULT = awburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awlock = awlock, DIR = I, BUS = S0_AXI, VEC = [0:0], DEFAULT = awlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awcache = awcache, DIR = I, BUS = S0_AXI, VEC = [3:0], DEFAULT = awcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awprot = awprot, DIR = I, BUS = S0_AXI, VEC = [2:0], DEFAULT = awprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awqos = awqos, DIR = I, BUS = S0_AXI, VEC = [3:0], DEFAULT = awqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awvalid = awvalid, DIR = I, BUS = S0_AXI, DEFAULT = awvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_awready = awready, DIR = O, BUS = S0_AXI, DEFAULT = awready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_wdata = wdata, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_DATA_WIDTH-1):0], DEFAULT = wdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_wstrb = wstrb, DIR = I, BUS = S0_AXI, VEC = [((C_S0_AXI_DATA_WIDTH/8)-1):0], DEFAULT = wstrb, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_wlast = wlast, DIR = I, BUS = S0_AXI, DEFAULT = wlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_wvalid = wvalid, DIR = I, BUS = S0_AXI, DEFAULT = wvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_wready = wready, DIR = O, BUS = S0_AXI, DEFAULT = wready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_bid = bid, DIR = O, BUS = S0_AXI, VEC = [(C_S0_AXI_ID_WIDTH-1):0], DEFAULT = bid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_bresp = bresp, DIR = O, BUS = S0_AXI, VEC = [1:0], DEFAULT = bresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_bvalid = bvalid, DIR = O, BUS = S0_AXI, DEFAULT = bvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_bready = bready, DIR = I, BUS = S0_AXI, DEFAULT = bready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arid = arid, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_ID_WIDTH-1):0], DEFAULT = arid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_araddr = araddr, DIR = I, BUS = S0_AXI, VEC = [(C_S0_AXI_ADDR_WIDTH-1):0], DEFAULT = araddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arlen = arlen, DIR = I, BUS = S0_AXI, VEC = [7:0], DEFAULT = arlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arsize = arsize, DIR = I, BUS = S0_AXI, VEC = [2:0], DEFAULT = arsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arburst = arburst, DIR = I, BUS = S0_AXI, VEC = [1:0], DEFAULT = arburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arlock = arlock, DIR = I, BUS = S0_AXI, VEC = [0:0], DEFAULT = arlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arcache = arcache, DIR = I, BUS = S0_AXI, VEC = [3:0], DEFAULT = arcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arprot = arprot, DIR = I, BUS = S0_AXI, VEC = [2:0], DEFAULT = arprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arqos = arqos, DIR = I, BUS = S0_AXI, VEC = [3:0], DEFAULT = arqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arvalid = arvalid, DIR = I, BUS = S0_AXI, DEFAULT = arvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_arready = arready, DIR = O, BUS = S0_AXI, DEFAULT = arready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_rid = rid, DIR = O, BUS = S0_AXI, VEC = [(C_S0_AXI_ID_WIDTH-1):0], DEFAULT = rid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_rdata = rdata, DIR = O, BUS = S0_AXI, VEC = [(C_S0_AXI_DATA_WIDTH-1):0], DEFAULT = rdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_rresp = rresp, DIR = O, BUS = S0_AXI, VEC = [1:0], DEFAULT = rresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_rlast = rlast, DIR = O, BUS = S0_AXI, DEFAULT = rlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_rvalid = rvalid, DIR = O, BUS = S0_AXI, DEFAULT = rvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s0_axi_rready = rready, DIR = I, BUS = S0_AXI, DEFAULT = rready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S0_AXI
 PORT s1_axi_aresetn = aresetn, DIR = I, BUS = S1_AXI, SIGIS = RST, DEFAULT = aresetn, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awid = awid, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_ID_WIDTH-1):0], DEFAULT = awid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awaddr = awaddr, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_ADDR_WIDTH-1):0], DEFAULT = awaddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awlen = awlen, DIR = I, BUS = S1_AXI, VEC = [7:0], DEFAULT = awlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awsize = awsize, DIR = I, BUS = S1_AXI, VEC = [2:0], DEFAULT = awsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awburst = awburst, DIR = I, BUS = S1_AXI, VEC = [1:0], DEFAULT = awburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awlock = awlock, DIR = I, BUS = S1_AXI, VEC = [0:0], DEFAULT = awlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awcache = awcache, DIR = I, BUS = S1_AXI, VEC = [3:0], DEFAULT = awcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awprot = awprot, DIR = I, BUS = S1_AXI, VEC = [2:0], DEFAULT = awprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awqos = awqos, DIR = I, BUS = S1_AXI, VEC = [3:0], DEFAULT = awqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awvalid = awvalid, DIR = I, BUS = S1_AXI, DEFAULT = awvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_awready = awready, DIR = O, BUS = S1_AXI, DEFAULT = awready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_wdata = wdata, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_DATA_WIDTH-1):0], DEFAULT = wdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_wstrb = wstrb, DIR = I, BUS = S1_AXI, VEC = [((C_S1_AXI_DATA_WIDTH/8)-1):0], DEFAULT = wstrb, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_wlast = wlast, DIR = I, BUS = S1_AXI, DEFAULT = wlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_wvalid = wvalid, DIR = I, BUS = S1_AXI, DEFAULT = wvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_wready = wready, DIR = O, BUS = S1_AXI, DEFAULT = wready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_bid = bid, DIR = O, BUS = S1_AXI, VEC = [(C_S1_AXI_ID_WIDTH-1):0], DEFAULT = bid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_bresp = bresp, DIR = O, BUS = S1_AXI, VEC = [1:0], DEFAULT = bresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_bvalid = bvalid, DIR = O, BUS = S1_AXI, DEFAULT = bvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_bready = bready, DIR = I, BUS = S1_AXI, DEFAULT = bready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arid = arid, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_ID_WIDTH-1):0], DEFAULT = arid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_araddr = araddr, DIR = I, BUS = S1_AXI, VEC = [(C_S1_AXI_ADDR_WIDTH-1):0], DEFAULT = araddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arlen = arlen, DIR = I, BUS = S1_AXI, VEC = [7:0], DEFAULT = arlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arsize = arsize, DIR = I, BUS = S1_AXI, VEC = [2:0], DEFAULT = arsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arburst = arburst, DIR = I, BUS = S1_AXI, VEC = [1:0], DEFAULT = arburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arlock = arlock, DIR = I, BUS = S1_AXI, VEC = [0:0], DEFAULT = arlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arcache = arcache, DIR = I, BUS = S1_AXI, VEC = [3:0], DEFAULT = arcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arprot = arprot, DIR = I, BUS = S1_AXI, VEC = [2:0], DEFAULT = arprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arqos = arqos, DIR = I, BUS = S1_AXI, VEC = [3:0], DEFAULT = arqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arvalid = arvalid, DIR = I, BUS = S1_AXI, DEFAULT = arvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_arready = arready, DIR = O, BUS = S1_AXI, DEFAULT = arready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_rid = rid, DIR = O, BUS = S1_AXI, VEC = [(C_S1_AXI_ID_WIDTH-1):0], DEFAULT = rid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_rdata = rdata, DIR = O, BUS = S1_AXI, VEC = [(C_S1_AXI_DATA_WIDTH-1):0], DEFAULT = rdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_rresp = rresp, DIR = O, BUS = S1_AXI, VEC = [1:0], DEFAULT = rresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_rlast = rlast, DIR = O, BUS = S1_AXI, DEFAULT = rlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_rvalid = rvalid, DIR = O, BUS = S1_AXI, DEFAULT = rvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s1_axi_rready = rready, DIR = I, BUS = S1_AXI, DEFAULT = rready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_aresetn = aresetn, DIR = I, BUS = S2_AXI, SIGIS = RST, DEFAULT = aresetn, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awid = awid, DIR = I, BUS = S2_AXI, VEC = [(C_S2_AXI_ID_WIDTH-1):0], DEFAULT = awid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awaddr = awaddr, DIR = I, BUS = S2_AXI, VEC = [(C_S2_AXI_ADDR_WIDTH-1):0], DEFAULT = awaddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awlen = awlen, DIR = I, BUS = S2_AXI, VEC = [7:0], DEFAULT = awlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awsize = awsize, DIR = I, BUS = S2_AXI, VEC = [2:0], DEFAULT = awsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awburst = awburst, DIR = I, BUS = S2_AXI, VEC = [1:0], DEFAULT = awburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awlock = awlock, DIR = I, BUS = S2_AXI, VEC = [0:0], DEFAULT = awlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awcache = awcache, DIR = I, BUS = S2_AXI, VEC = [3:0], DEFAULT = awcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awprot = awprot, DIR = I, BUS = S2_AXI, VEC = [2:0], DEFAULT = awprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awqos = awqos, DIR = I, BUS = S2_AXI, VEC = [3:0], DEFAULT = awqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awvalid = awvalid, DIR = I, BUS = S2_AXI, DEFAULT = awvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_awready = awready, DIR = O, BUS = S2_AXI, DEFAULT = awready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_wdata = wdata, DIR = I, BUS = S2_AXI, VEC = [(C_S2_AXI_DATA_WIDTH-1):0], DEFAULT = wdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_wstrb = wstrb, DIR = I, BUS = S2_AXI, VEC = [((C_S2_AXI_DATA_WIDTH/8)-1):0], DEFAULT = wstrb, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_wlast = wlast, DIR = I, BUS = S2_AXI, DEFAULT = wlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_wvalid = wvalid, DIR = I, BUS = S2_AXI, DEFAULT = wvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_wready = wready, DIR = O, BUS = S2_AXI, DEFAULT = wready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_bid = bid, DIR = O, BUS = S2_AXI, VEC = [(C_S2_AXI_ID_WIDTH-1):0], DEFAULT = bid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_bresp = bresp, DIR = O, BUS = S2_AXI, VEC = [1:0], DEFAULT = bresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_bvalid = bvalid, DIR = O, BUS = S2_AXI, DEFAULT = bvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_bready = bready, DIR = I, BUS = S2_AXI, DEFAULT = bready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arid = arid, DIR = I, BUS = S2_AXI, VEC = [(C_S2_AXI_ID_WIDTH-1):0], DEFAULT = arid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_araddr = araddr, DIR = I, BUS = S2_AXI, VEC = [(C_S2_AXI_ADDR_WIDTH-1):0], DEFAULT = araddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arlen = arlen, DIR = I, BUS = S2_AXI, VEC = [7:0], DEFAULT = arlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arsize = arsize, DIR = I, BUS = S2_AXI, VEC = [2:0], DEFAULT = arsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arburst = arburst, DIR = I, BUS = S2_AXI, VEC = [1:0], DEFAULT = arburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arlock = arlock, DIR = I, BUS = S2_AXI, VEC = [0:0], DEFAULT = arlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arcache = arcache, DIR = I, BUS = S2_AXI, VEC = [3:0], DEFAULT = arcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arprot = arprot, DIR = I, BUS = S2_AXI, VEC = [2:0], DEFAULT = arprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arqos = arqos, DIR = I, BUS = S2_AXI, VEC = [3:0], DEFAULT = arqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arvalid = arvalid, DIR = I, BUS = S2_AXI, DEFAULT = arvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_arready = arready, DIR = O, BUS = S2_AXI, DEFAULT = arready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_rid = rid, DIR = O, BUS = S2_AXI, VEC = [(C_S2_AXI_ID_WIDTH-1):0], DEFAULT = rid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_rdata = rdata, DIR = O, BUS = S2_AXI, VEC = [(C_S2_AXI_DATA_WIDTH-1):0], DEFAULT = rdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_rresp = rresp, DIR = O, BUS = S2_AXI, VEC = [1:0], DEFAULT = rresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_rlast = rlast, DIR = O, BUS = S2_AXI, DEFAULT = rlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_rvalid = rvalid, DIR = O, BUS = S2_AXI, DEFAULT = rvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s2_axi_rready = rready, DIR = I, BUS = S2_AXI, DEFAULT = rready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_aresetn = aresetn, DIR = I, BUS = S3_AXI, SIGIS = RST, DEFAULT = aresetn, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awid = awid, DIR = I, BUS = S3_AXI, VEC = [(C_S3_AXI_ID_WIDTH-1):0], DEFAULT = awid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awaddr = awaddr, DIR = I, BUS = S3_AXI, VEC = [(C_S3_AXI_ADDR_WIDTH-1):0], DEFAULT = awaddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awlen = awlen, DIR = I, BUS = S3_AXI, VEC = [7:0], DEFAULT = awlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awsize = awsize, DIR = I, BUS = S3_AXI, VEC = [2:0], DEFAULT = awsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awburst = awburst, DIR = I, BUS = S3_AXI, VEC = [1:0], DEFAULT = awburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awlock = awlock, DIR = I, BUS = S3_AXI, VEC = [0:0], DEFAULT = awlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awcache = awcache, DIR = I, BUS = S3_AXI, VEC = [3:0], DEFAULT = awcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awprot = awprot, DIR = I, BUS = S3_AXI, VEC = [2:0], DEFAULT = awprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awqos = awqos, DIR = I, BUS = S3_AXI, VEC = [3:0], DEFAULT = awqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awvalid = awvalid, DIR = I, BUS = S3_AXI, DEFAULT = awvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_awready = awready, DIR = O, BUS = S3_AXI, DEFAULT = awready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_wdata = wdata, DIR = I, BUS = S3_AXI, VEC = [(C_S3_AXI_DATA_WIDTH-1):0], DEFAULT = wdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_wstrb = wstrb, DIR = I, BUS = S3_AXI, VEC = [((C_S3_AXI_DATA_WIDTH/8)-1):0], DEFAULT = wstrb, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_wlast = wlast, DIR = I, BUS = S3_AXI, DEFAULT = wlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_wvalid = wvalid, DIR = I, BUS = S3_AXI, DEFAULT = wvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_wready = wready, DIR = O, BUS = S3_AXI, DEFAULT = wready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_bid = bid, DIR = O, BUS = S3_AXI, VEC = [(C_S3_AXI_ID_WIDTH-1):0], DEFAULT = bid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_bresp = bresp, DIR = O, BUS = S3_AXI, VEC = [1:0], DEFAULT = bresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_bvalid = bvalid, DIR = O, BUS = S3_AXI, DEFAULT = bvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_bready = bready, DIR = I, BUS = S3_AXI, DEFAULT = bready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arid = arid, DIR = I, BUS = S3_AXI, VEC = [(C_S3_AXI_ID_WIDTH-1):0], DEFAULT = arid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_araddr = araddr, DIR = I, BUS = S3_AXI, VEC = [(C_S3_AXI_ADDR_WIDTH-1):0], DEFAULT = araddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arlen = arlen, DIR = I, BUS = S3_AXI, VEC = [7:0], DEFAULT = arlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arsize = arsize, DIR = I, BUS = S3_AXI, VEC = [2:0], DEFAULT = arsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arburst = arburst, DIR = I, BUS = S3_AXI, VEC = [1:0], DEFAULT = arburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arlock = arlock, DIR = I, BUS = S3_AXI, VEC = [0:0], DEFAULT = arlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arcache = arcache, DIR = I, BUS = S3_AXI, VEC = [3:0], DEFAULT = arcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arprot = arprot, DIR = I, BUS = S3_AXI, VEC = [2:0], DEFAULT = arprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arqos = arqos, DIR = I, BUS = S3_AXI, VEC = [3:0], DEFAULT = arqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arvalid = arvalid, DIR = I, BUS = S3_AXI, DEFAULT = arvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_arready = arready, DIR = O, BUS = S3_AXI, DEFAULT = arready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_rid = rid, DIR = O, BUS = S3_AXI, VEC = [(C_S3_AXI_ID_WIDTH-1):0], DEFAULT = rid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_rdata = rdata, DIR = O, BUS = S3_AXI, VEC = [(C_S3_AXI_DATA_WIDTH-1):0], DEFAULT = rdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_rresp = rresp, DIR = O, BUS = S3_AXI, VEC = [1:0], DEFAULT = rresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_rlast = rlast, DIR = O, BUS = S3_AXI, DEFAULT = rlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_rvalid = rvalid, DIR = O, BUS = S3_AXI, DEFAULT = rvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s3_axi_rready = rready, DIR = I, BUS = S3_AXI, DEFAULT = rready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_aresetn = aresetn, DIR = I, BUS = S4_AXI, SIGIS = RST, DEFAULT = aresetn, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awid = awid, DIR = I, BUS = S4_AXI, VEC = [(C_S4_AXI_ID_WIDTH-1):0], DEFAULT = awid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awaddr = awaddr, DIR = I, BUS = S4_AXI, VEC = [(C_S4_AXI_ADDR_WIDTH-1):0], DEFAULT = awaddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awlen = awlen, DIR = I, BUS = S4_AXI, VEC = [7:0], DEFAULT = awlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awsize = awsize, DIR = I, BUS = S4_AXI, VEC = [2:0], DEFAULT = awsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awburst = awburst, DIR = I, BUS = S4_AXI, VEC = [1:0], DEFAULT = awburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awlock = awlock, DIR = I, BUS = S4_AXI, VEC = [0:0], DEFAULT = awlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awcache = awcache, DIR = I, BUS = S4_AXI, VEC = [3:0], DEFAULT = awcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awprot = awprot, DIR = I, BUS = S4_AXI, VEC = [2:0], DEFAULT = awprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awqos = awqos, DIR = I, BUS = S4_AXI, VEC = [3:0], DEFAULT = awqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awvalid = awvalid, DIR = I, BUS = S4_AXI, DEFAULT = awvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_awready = awready, DIR = O, BUS = S4_AXI, DEFAULT = awready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_wdata = wdata, DIR = I, BUS = S4_AXI, VEC = [(C_S4_AXI_DATA_WIDTH-1):0], DEFAULT = wdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_wstrb = wstrb, DIR = I, BUS = S4_AXI, VEC = [((C_S4_AXI_DATA_WIDTH/8)-1):0], DEFAULT = wstrb, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_wlast = wlast, DIR = I, BUS = S4_AXI, DEFAULT = wlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_wvalid = wvalid, DIR = I, BUS = S4_AXI, DEFAULT = wvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_wready = wready, DIR = O, BUS = S4_AXI, DEFAULT = wready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_bid = bid, DIR = O, BUS = S4_AXI, VEC = [(C_S4_AXI_ID_WIDTH-1):0], DEFAULT = bid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_bresp = bresp, DIR = O, BUS = S4_AXI, VEC = [1:0], DEFAULT = bresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_bvalid = bvalid, DIR = O, BUS = S4_AXI, DEFAULT = bvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_bready = bready, DIR = I, BUS = S4_AXI, DEFAULT = bready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arid = arid, DIR = I, BUS = S4_AXI, VEC = [(C_S4_AXI_ID_WIDTH-1):0], DEFAULT = arid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_araddr = araddr, DIR = I, BUS = S4_AXI, VEC = [(C_S4_AXI_ADDR_WIDTH-1):0], DEFAULT = araddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arlen = arlen, DIR = I, BUS = S4_AXI, VEC = [7:0], DEFAULT = arlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arsize = arsize, DIR = I, BUS = S4_AXI, VEC = [2:0], DEFAULT = arsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arburst = arburst, DIR = I, BUS = S4_AXI, VEC = [1:0], DEFAULT = arburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arlock = arlock, DIR = I, BUS = S4_AXI, VEC = [0:0], DEFAULT = arlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arcache = arcache, DIR = I, BUS = S4_AXI, VEC = [3:0], DEFAULT = arcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arprot = arprot, DIR = I, BUS = S4_AXI, VEC = [2:0], DEFAULT = arprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arqos = arqos, DIR = I, BUS = S4_AXI, VEC = [3:0], DEFAULT = arqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arvalid = arvalid, DIR = I, BUS = S4_AXI, DEFAULT = arvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_arready = arready, DIR = O, BUS = S4_AXI, DEFAULT = arready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_rid = rid, DIR = O, BUS = S4_AXI, VEC = [(C_S4_AXI_ID_WIDTH-1):0], DEFAULT = rid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_rdata = rdata, DIR = O, BUS = S4_AXI, VEC = [(C_S4_AXI_DATA_WIDTH-1):0], DEFAULT = rdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_rresp = rresp, DIR = O, BUS = S4_AXI, VEC = [1:0], DEFAULT = rresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_rlast = rlast, DIR = O, BUS = S4_AXI, DEFAULT = rlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_rvalid = rvalid, DIR = O, BUS = S4_AXI, DEFAULT = rvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s4_axi_rready = rready, DIR = I, BUS = S4_AXI, DEFAULT = rready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_aresetn = aresetn, DIR = I, BUS = S5_AXI, SIGIS = RST, DEFAULT = aresetn, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awid = awid, DIR = I, BUS = S5_AXI, VEC = [(C_S5_AXI_ID_WIDTH-1):0], DEFAULT = awid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awaddr = awaddr, DIR = I, BUS = S5_AXI, VEC = [(C_S5_AXI_ADDR_WIDTH-1):0], DEFAULT = awaddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awlen = awlen, DIR = I, BUS = S5_AXI, VEC = [7:0], DEFAULT = awlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awsize = awsize, DIR = I, BUS = S5_AXI, VEC = [2:0], DEFAULT = awsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awburst = awburst, DIR = I, BUS = S5_AXI, VEC = [1:0], DEFAULT = awburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awlock = awlock, DIR = I, BUS = S5_AXI, VEC = [0:0], DEFAULT = awlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awcache = awcache, DIR = I, BUS = S5_AXI, VEC = [3:0], DEFAULT = awcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awprot = awprot, DIR = I, BUS = S5_AXI, VEC = [2:0], DEFAULT = awprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awqos = awqos, DIR = I, BUS = S5_AXI, VEC = [3:0], DEFAULT = awqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awvalid = awvalid, DIR = I, BUS = S5_AXI, DEFAULT = awvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_awready = awready, DIR = O, BUS = S5_AXI, DEFAULT = awready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_wdata = wdata, DIR = I, BUS = S5_AXI, VEC = [(C_S5_AXI_DATA_WIDTH-1):0], DEFAULT = wdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_wstrb = wstrb, DIR = I, BUS = S5_AXI, VEC = [((C_S5_AXI_DATA_WIDTH/8)-1):0], DEFAULT = wstrb, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_wlast = wlast, DIR = I, BUS = S5_AXI, DEFAULT = wlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_wvalid = wvalid, DIR = I, BUS = S5_AXI, DEFAULT = wvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_wready = wready, DIR = O, BUS = S5_AXI, DEFAULT = wready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_bid = bid, DIR = O, BUS = S5_AXI, VEC = [(C_S5_AXI_ID_WIDTH-1):0], DEFAULT = bid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_bresp = bresp, DIR = O, BUS = S5_AXI, VEC = [1:0], DEFAULT = bresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_bvalid = bvalid, DIR = O, BUS = S5_AXI, DEFAULT = bvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_bready = bready, DIR = I, BUS = S5_AXI, DEFAULT = bready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arid = arid, DIR = I, BUS = S5_AXI, VEC = [(C_S5_AXI_ID_WIDTH-1):0], DEFAULT = arid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_araddr = araddr, DIR = I, BUS = S5_AXI, VEC = [(C_S5_AXI_ADDR_WIDTH-1):0], DEFAULT = araddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arlen = arlen, DIR = I, BUS = S5_AXI, VEC = [7:0], DEFAULT = arlen, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arsize = arsize, DIR = I, BUS = S5_AXI, VEC = [2:0], DEFAULT = arsize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arburst = arburst, DIR = I, BUS = S5_AXI, VEC = [1:0], DEFAULT = arburst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arlock = arlock, DIR = I, BUS = S5_AXI, VEC = [0:0], DEFAULT = arlock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arcache = arcache, DIR = I, BUS = S5_AXI, VEC = [3:0], DEFAULT = arcache, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arprot = arprot, DIR = I, BUS = S5_AXI, VEC = [2:0], DEFAULT = arprot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arqos = arqos, DIR = I, BUS = S5_AXI, VEC = [3:0], DEFAULT = arqos, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arvalid = arvalid, DIR = I, BUS = S5_AXI, DEFAULT = arvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_arready = arready, DIR = O, BUS = S5_AXI, DEFAULT = arready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_rid = rid, DIR = O, BUS = S5_AXI, VEC = [(C_S5_AXI_ID_WIDTH-1):0], DEFAULT = rid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_rdata = rdata, DIR = O, BUS = S5_AXI, VEC = [(C_S5_AXI_DATA_WIDTH-1):0], DEFAULT = rdata, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_rresp = rresp, DIR = O, BUS = S5_AXI, VEC = [1:0], DEFAULT = rresp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_rlast = rlast, DIR = O, BUS = S5_AXI, DEFAULT = rlast, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_rvalid = rvalid, DIR = O, BUS = S5_AXI, DEFAULT = rvalid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT s5_axi_rready = rready, DIR = I, BUS = S5_AXI, DEFAULT = rready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = none, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_ACLK_RATIO = 1, DT = integer, RANGE = (1 : 2147483647), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of INTERCONNECT_ACLK. Automatically set to the ACLK frequency in Hz., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 0, DT = integer, RANGE = (0, 1, 2, 3, 6, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_AWVALID until complete burst is stored in write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DELAY = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Burst Delay, LONG_DESC = Delay issuing M_AXI_ARVALID until read data FIFO has vacancy to store entire burst length, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1:32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in Shared-Access mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.06.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_AXI_VER = 1.06.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex6
 PARAMETER C_INSTANCE = axi_gpio_inst, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = axi_gpio_inst
 PARAMETER C_BASEADDR = 0x40000000, DT = std_logic_vector(31 downto 0), PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = S_AXI, MIN_SIZE = 0x1000, ASSIGNMENT = REQUIRE, TYPE = NON_HDL, ADDR_TYPE = REGISTER, BITWIDTH = 32, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x40000000, RESOLVED_BUS = S_AXI
 PARAMETER C_HIGHADDR = 0x4000ffff, DT = std_logic_vector(31 downto 0), PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = S_AXI, ASSIGNMENT = REQUIRE, TYPE = NON_HDL, ADDR_TYPE = REGISTER, BITWIDTH = 32, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x4000ffff, MIN_SIZE = 0x1000, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_ADDR_WIDTH = 9, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 9, RESOLVED_BUS = S_AXI
 PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S_AXI_WDATA:S_AXI_WSTRB:S_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = S_AXI
 PARAMETER C_GPIO_WIDTH = 4, DT = INTEGER, RANGE = (1:32), PERMIT = BASE_USER, DESC = GPIO Data Width, IO_IF = gpio_0, IO_IS = num_bits, AFFECTS_PORTS_VEC = GPIO_IO_I:GPIO_IO_O:GPIO_IO_T:GPIO_IO, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, MHS_VALUE = 4
 PARAMETER C_GPIO2_WIDTH = 32, DT = INTEGER, RANGE = (1:32), PERMIT = BASE_USER, DESC = GPIO2 Data Width, IO_IF = gpio_0, IO_IS = num_bits_2, AFFECTS_PORTS_VEC = GPIO2_IO_I:GPIO2_IO_O:GPIO2_IO_T:GPIO2_IO, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_ALL_INPUTS = 0, DT = INTEGER, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_ALL_INPUTS_2 = 0, DT = INTEGER, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INTERRUPT_PRESENT = 0, DT = INTEGER, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_DOUT_DEFAULT = 0x00000000, DT = std_logic_vector(31 downto 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_TRI_DEFAULT = 0xffffffff, DT = std_logic_vector(31 downto 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0xffffffff
 PARAMETER C_IS_DUAL = 0, DT = INTEGER, RANGE = (0,1), DESC = Use Dual GPIO, IO_IF = gpio_0, IO_IS = is_dual, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DOUT_DEFAULT_2:C_TRI_DEFAULT_2, MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_DOUT_DEFAULT_2 = 0x00000000, DT = std_logic_vector(31 downto 0), ISVALID = (C_IS_DUAL == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_TRI_DEFAULT_2 = 0xffffffff, DT = std_logic_vector(31 downto 0), ISVALID = (C_IS_DUAL == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0xffffffff
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = S_AXI
 PARAMETER HW_VER = 1.01.b
 BUS_INTERFACE S_AXI = axi4lite_0, BUS_STD = AXI, BUS_TYPE = SLAVE, ADDR_TYPE = REGISTER
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0, DIR = I, SIGIS = CLK, BUS = S_AXI, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_50_0000MHzPLL0, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARESETN = ARESETN, DIR = I, SIGIS = RST, BUS = S_AXI, DEFAULT = ARESETN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [8:0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [1:0], BUS = S_AXI, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [8:0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [1:0], BUS = S_AXI, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = S_AXI
 PORT GPIO_IO_O = Led_N, DIR = O, VEC = [(C_GPIO_WIDTH-1):0], ENDIAN = LITTLE, IO_IF = gpio_0, IO_IS = gpio_data_out, DEFAULT = , ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = Led_N
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_FORCE_BSCAN_USER_PORT, MPD_VALUE = virtex5
 PARAMETER C_DEVICE = xc5vlx50, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = xc5vlx50
 PARAMETER C_PACKAGE = ffg676, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = ffg676
 PARAMETER C_SPEEDGRADE = -11, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -11
 PARAMETER C_NUM_CONTROL_PORTS = 1, DT = integer, RANGE = (1:15), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_SYSTEM_CONTAINS_MDM = 0, DT = integer, RANGE = (0,1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_mdm_param, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FORCE_BSCAN_USER_PORT = 1, DT = integer, RANGE = (1:4), VALUES = (1=USER1, 2=USER2, 3=USER3, 4=USER4), ISVALID = (([xstrncmp C_FAMILY  virtex4 ]) || ([xstrncmp C_FAMILY  virtex5 ]) || ([xstrncmp C_FAMILY  virtex6 ]) || ([xstrncmp C_FAMILY  spartan6 ]) || ([xstrncmp C_FAMILY  virtex6l ]) || ([xstrncmp C_FAMILY  kintex7 ]) || ([xstrncmp C_FAMILY  virtex7 ]) || ([xstrncmp C_FAMILY  zynq ]) || ([xstrncmp C_FAMILY  artix7 ]) || ([xstrncmp C_FAMILY  virtex7l ]) || ([xstrncmp C_FAMILY  kintex7l ]) || ([xstrncmp C_FAMILY  artix7l ]) || ([xstrncmp C_FAMILY  aartix7 ]) || ([xstrncmp C_FAMILY  qkintex7l ]) || ([xstrncmp C_FAMILY  qkintex7 ]) || ([xstrncmp C_FAMILY  qvirtex7l ]) || ([xstrncmp C_FAMILY  qvirtex7 ]) || ([xstrncmp C_FAMILY  qartix7l ]) || ([xstrncmp C_FAMILY  qartix7 ]) || ([xstrncmp C_FAMILY  qzynq ]) || ([xstrncmp C_FAMILY  azynq ]) || ([xstrncmp C_FAMILY  qspartan6 ]) || ([xstrncmp C_FAMILY  qspartan6l ]) || ([xstrncmp C_FAMILY  qvirtex5 ]) || ([xstrncmp C_FAMILY  qvirtex6 ]) || ([xstrncmp C_FAMILY  qvirtex6l ])), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 1.06.a
 PORT control0 = chipscope_ila_0_icon_control, DIR = O, VEC = [35:0], ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = chipscope_ila_0_icon_control
 PORT tdi_in = bscan_tdi, DIR = I, DEFAULT = bscan_tdi, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT reset_in = bscan_reset, DIR = I, DEFAULT = bscan_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT shift_in = bscan_shift, DIR = I, DEFAULT = bscan_shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT update_in = bscan_update, DIR = I, DEFAULT = bscan_update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT sel_in = bscan_sel1, DIR = I, DEFAULT = bscan_sel1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT drck_in = bscan_drck1, DIR = I, DEFAULT = bscan_drck1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT capture_in = bscan_capture, DIR = I, DEFAULT = bscan_capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT tdo_out = bscan_tdo1, DIR = O, DEFAULT = bscan_tdo1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_DEVICE = xc5vlx50, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = xc5vlx50
 PARAMETER C_PACKAGE = ffg676, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = ffg676
 PARAMETER C_SPEEDGRADE = -11, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -11
 PARAMETER C_NUM_DATA_SAMPLES = 1024, DT = integer, RANGE = (1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, MHS_VALUE = 1024
 PARAMETER C_DATA_SAME_AS_TRIGGER = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DATA_IN_WIDTH, MPD_VALUE = 1
 PARAMETER C_DATA_IN_WIDTH = 32, DT = integer, RANGE = (1:1024), ISVALID = (C_DATA_SAME_AS_TRIGGER == 0), AFFECTS_PORTS_VEC = DATA, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_ENABLE_TRIGGER_OUT = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DISABLE_RPM = 0, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_RISING_CLOCK_EDGE = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MAX_SEQUENCER_LEVELS = 1, DT = integer, RANGE = (1:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ENABLE_STORAGE_QUALIFICATION = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_TRIG0_UNITS = 1, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG0_TRIGGER_IN_WIDTH:C_TRIG0_UNIT_COUNTER_WIDTH:C_TRIG0_UNIT_MATCH_TYPE, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 1, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG0_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, MHS_VALUE = 1
 PARAMETER C_TRIG0_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG0_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG0_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG0_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG1_UNITS = 1, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG1_TRIGGER_IN_WIDTH:C_TRIG1_UNIT_COUNTER_WIDTH:C_TRIG1_UNIT_MATCH_TYPE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_TRIG1_TRIGGER_IN_WIDTH = 1, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG1_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, MHS_VALUE = 1
 PARAMETER C_TRIG1_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG1_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG1_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG1_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG2_UNITS = 1, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG2_TRIGGER_IN_WIDTH:C_TRIG2_UNIT_COUNTER_WIDTH:C_TRIG2_UNIT_MATCH_TYPE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_TRIG2_TRIGGER_IN_WIDTH = 1, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG2_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, MHS_VALUE = 1
 PARAMETER C_TRIG2_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG2_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG2_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG2_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG3_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG3_TRIGGER_IN_WIDTH:C_TRIG3_UNIT_COUNTER_WIDTH:C_TRIG3_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG3_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG3_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG3_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG3_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG3_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG3_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG4_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG4_TRIGGER_IN_WIDTH:C_TRIG4_UNIT_COUNTER_WIDTH:C_TRIG4_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG4_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG4_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG4, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG4_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG4_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG4_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG4_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG5_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG5_TRIGGER_IN_WIDTH:C_TRIG5_UNIT_COUNTER_WIDTH:C_TRIG5_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG5_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG5_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG5, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG5_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG5_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG5_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG5_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG6_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG6_TRIGGER_IN_WIDTH:C_TRIG6_UNIT_COUNTER_WIDTH:C_TRIG6_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG6_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG6_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG6, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG6_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG6_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG6_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG6_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG7_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG7_TRIGGER_IN_WIDTH:C_TRIG7_UNIT_COUNTER_WIDTH:C_TRIG7_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG7_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG7_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG7, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG7_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG7_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG7_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG7_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG8_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG8_TRIGGER_IN_WIDTH:C_TRIG8_UNIT_COUNTER_WIDTH:C_TRIG8_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG8_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG8_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG8, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG8_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG8_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG8_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG8_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG9_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG9_TRIGGER_IN_WIDTH:C_TRIG9_UNIT_COUNTER_WIDTH:C_TRIG9_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG9_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG9_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG9, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG9_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG9_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG9_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG9_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG10_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG10_TRIGGER_IN_WIDTH:C_TRIG10_UNIT_COUNTER_WIDTH:C_TRIG10_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG10_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG10_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG10, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG10_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG10_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG10_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG10_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG11_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG11_TRIGGER_IN_WIDTH:C_TRIG11_UNIT_COUNTER_WIDTH:C_TRIG11_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG11_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG11_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG11, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG11_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG11_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG11_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG11_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG12_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG12_TRIGGER_IN_WIDTH:C_TRIG12_UNIT_COUNTER_WIDTH:C_TRIG12_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG12_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG12_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG12, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG12_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG12_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG12_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG12_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG13_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG13_TRIGGER_IN_WIDTH:C_TRIG13_UNIT_COUNTER_WIDTH:C_TRIG13_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG13_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG13_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG13, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG13_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG13_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG13_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG13_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG14_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG14_TRIGGER_IN_WIDTH:C_TRIG14_UNIT_COUNTER_WIDTH:C_TRIG14_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG14_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG14_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG14, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG14_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG14_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG14_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG14_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG15_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG15_TRIGGER_IN_WIDTH:C_TRIG15_UNIT_COUNTER_WIDTH:C_TRIG15_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG15_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG15_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG15, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG15_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG15_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG15_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG15_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER HW_VER = 1.05.a
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_ila_0_icon_control, DIR = I, VEC = [35:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = chipscope_ila_0_icon_control
 PORT CLK = sys_clk, DIR = I, SIGIS = CLK, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_clk
 PORT TRIG0 = axi_timer_0_Interrupt, DIR = I, VEC = [(C_TRIG0_TRIGGER_IN_WIDTH-1):0], ISVALID = (C_TRIG0_UNITS >= 1), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = axi_timer_0_Interrupt
 PORT TRIG1 = axi_timer_0_GenerateOut0_to_chipscope_ila_0, DIR = I, VEC = [(C_TRIG1_TRIGGER_IN_WIDTH-1):0], ISVALID = (C_TRIG1_UNITS >= 1), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = axi_timer_0_GenerateOut0_to_chipscope_ila_0
 PORT TRIG2 = axi_timer_0_GenerateOut1_to_chipscope_ila_0, DIR = I, VEC = [(C_TRIG2_TRIGGER_IN_WIDTH-1):0], ISVALID = (C_TRIG2_UNITS >= 1), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = axi_timer_0_GenerateOut1_to_chipscope_ila_0
END

