Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan  3 18:14:54 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 84 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.878        0.000                      0                23752        0.137        0.000                      0                23752        3.000        0.000                       0                 12433  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk                            {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clock_divider  {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clock_divider  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_prop_clock_divider        4.759        0.000                      0                12427        0.137        0.000                      0                12427        9.266        0.000                       0                 12429  
  clkfbout_prop_clock_divider                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_prop_clock_divider  clk_out1_prop_clock_divider        3.878        0.000                      0                11325        1.305        0.000                      0                11325  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        4.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a24/NOR49133/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48208/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.842ns (17.452%)  route 3.983ns (82.548%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.229 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.779    -0.839    fpgaagc/traya/a24/NOR49133/prop_clk
    SLICE_X97Y83         FDCE                                         r  fpgaagc/traya/a24/NOR49133/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.420 f  fpgaagc/traya/a24/NOR49133/y_reg/Q
                         net (fo=19, routed)          2.850     2.430    fpgaagc/traya/a17/NOR44324/RCHG_
    SLICE_X53Y66         LUT6 (Prop_lut6_I0_O)        0.299     2.729 r  fpgaagc/traya/a17/NOR44324/i__i_1__13/O
                         net (fo=1, routed)           1.133     3.862    fpgaagc/traya/a23/NOR48208/result_2
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.124     3.986 r  fpgaagc/traya/a23/NOR48208//i_/O
                         net (fo=1, routed)           0.000     3.986    fpgaagc/traya/a23/NOR48208/next_val0
    SLICE_X82Y65         FDCE                                         r  fpgaagc/traya/a23/NOR48208/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.543     8.229    fpgaagc/traya/a23/NOR48208/prop_clk
    SLICE_X82Y65         FDCE                                         r  fpgaagc/traya/a23/NOR48208/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.805    
                         clock uncertainty           -0.144     8.662    
    SLICE_X82Y65         FDCE (Setup_fdce_C_D)        0.084     8.746    fpgaagc/traya/a23/NOR48208/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a24/NOR49133/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48218/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.842ns (18.492%)  route 3.711ns (81.508%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.233 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.779    -0.839    fpgaagc/traya/a24/NOR49133/prop_clk
    SLICE_X97Y83         FDCE                                         r  fpgaagc/traya/a24/NOR49133/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.420 f  fpgaagc/traya/a24/NOR49133/y_reg/Q
                         net (fo=19, routed)          2.685     2.266    fpgaagc/traya/a23/NOR48216/RCHG_
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.299     2.565 r  fpgaagc/traya/a23/NOR48216/i__i_1__16/O
                         net (fo=1, routed)           1.026     3.591    fpgaagc/traya/a23/NOR48218/result
    SLICE_X84Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.715 r  fpgaagc/traya/a23/NOR48218//i_/O
                         net (fo=1, routed)           0.000     3.715    fpgaagc/traya/a23/NOR48218/next_val0
    SLICE_X84Y59         FDCE                                         r  fpgaagc/traya/a23/NOR48218/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.547     8.233    fpgaagc/traya/a23/NOR48218/prop_clk
    SLICE_X84Y59         FDCE                                         r  fpgaagc/traya/a23/NOR48218/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.809    
                         clock uncertainty           -0.144     8.666    
    SLICE_X84Y59         FDCE (Setup_fdce_C_D)        0.035     8.701    fpgaagc/traya/a23/NOR48218/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43210/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.580ns (13.825%)  route 3.615ns (86.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.223 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       2.060    -0.558    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X111Y103       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDPE (Prop_fdpe_C_Q)         0.456    -0.102 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=60, routed)          3.615     3.514    fpgaagc/traya/a16/NOR43210/GOJAM
    SLICE_X62Y65         LUT4 (Prop_lut4_I3_O)        0.124     3.638 r  fpgaagc/traya/a16/NOR43210//i_/O
                         net (fo=1, routed)           0.000     3.638    fpgaagc/traya/a16/NOR43210/next_val0
    SLICE_X62Y65         FDCE                                         r  fpgaagc/traya/a16/NOR43210/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.537     8.223    fpgaagc/traya/a16/NOR43210/prop_clk
    SLICE_X62Y65         FDCE                                         r  fpgaagc/traya/a16/NOR43210/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.699    
                         clock uncertainty           -0.144     8.555    
    SLICE_X62Y65         FDCE (Setup_fdce_C_D)        0.082     8.637    fpgaagc/traya/a16/NOR43210/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a24/NOR49133/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48204/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.842ns (18.792%)  route 3.639ns (81.208%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.226 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.779    -0.839    fpgaagc/traya/a24/NOR49133/prop_clk
    SLICE_X97Y83         FDCE                                         r  fpgaagc/traya/a24/NOR49133/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.420 f  fpgaagc/traya/a24/NOR49133/y_reg/Q
                         net (fo=19, routed)          2.627     2.207    fpgaagc/traya/a17/NOR44312/RCHG_
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.299     2.506 r  fpgaagc/traya/a17/NOR44312/i__i_1__11/O
                         net (fo=1, routed)           1.012     3.518    fpgaagc/traya/a23/NOR48204/result_0
    SLICE_X80Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.642 r  fpgaagc/traya/a23/NOR48204//i_/O
                         net (fo=1, routed)           0.000     3.642    fpgaagc/traya/a23/NOR48204/next_val0
    SLICE_X80Y67         FDCE                                         r  fpgaagc/traya/a23/NOR48204/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.540     8.226    fpgaagc/traya/a23/NOR48204/prop_clk
    SLICE_X80Y67         FDCE                                         r  fpgaagc/traya/a23/NOR48204/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.802    
                         clock uncertainty           -0.144     8.659    
    SLICE_X80Y67         FDCE (Setup_fdce_C_D)        0.032     8.691    fpgaagc/traya/a23/NOR48204/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37240/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.217ns (26.683%)  route 3.344ns (73.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.549 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.869    -0.749    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X112Y52        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.478    -0.271 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.702     0.431    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X113Y52        LUT6 (Prop_lut6_I3_O)        0.295     0.726 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.603     1.329    fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_2_n_0
    SLICE_X113Y52        LUT3 (Prop_lut3_I1_O)        0.118     1.447 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=10, routed)          2.039     3.487    fpgaagc/traya/a02/NOR37240/next_val_reg_0
    SLICE_X112Y103       LUT3 (Prop_lut3_I2_O)        0.326     3.813 r  fpgaagc/traya/a02/NOR37240/next_val_i_1__2248/O
                         net (fo=1, routed)           0.000     3.813    fpgaagc/traya/a02/NOR37240/next_val_i_1__2248_n_0
    SLICE_X112Y103       FDCE                                         r  fpgaagc/traya/a02/NOR37240/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.863     8.549    fpgaagc/traya/a02/NOR37240/prop_clk
    SLICE_X112Y103       FDCE                                         r  fpgaagc/traya/a02/NOR37240/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     9.025    
                         clock uncertainty           -0.144     8.882    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.082     8.964    fpgaagc/traya/a02/NOR37240/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a24/NOR49133/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48202/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.842ns (19.284%)  route 3.524ns (80.716%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.224 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.779    -0.839    fpgaagc/traya/a24/NOR49133/prop_clk
    SLICE_X97Y83         FDCE                                         r  fpgaagc/traya/a24/NOR49133/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.420 f  fpgaagc/traya/a24/NOR49133/y_reg/Q
                         net (fo=19, routed)          2.610     2.191    fpgaagc/traya/a17/NOR44306/RCHG_
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.299     2.490 r  fpgaagc/traya/a17/NOR44306/i__i_1__10/O
                         net (fo=1, routed)           0.914     3.404    fpgaagc/traya/a23/NOR48202/result
    SLICE_X82Y69         LUT3 (Prop_lut3_I2_O)        0.124     3.528 r  fpgaagc/traya/a23/NOR48202//i_/O
                         net (fo=1, routed)           0.000     3.528    fpgaagc/traya/a23/NOR48202/next_val0
    SLICE_X82Y69         FDCE                                         r  fpgaagc/traya/a23/NOR48202/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.538     8.224    fpgaagc/traya/a23/NOR48202/prop_clk
    SLICE_X82Y69         FDCE                                         r  fpgaagc/traya/a23/NOR48202/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.800    
                         clock uncertainty           -0.144     8.657    
    SLICE_X82Y69         FDCE (Setup_fdce_C_D)        0.082     8.739    fpgaagc/traya/a23/NOR48202/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44212/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.580ns (14.836%)  route 3.329ns (85.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.212 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       2.060    -0.558    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X111Y103       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDPE (Prop_fdpe_C_Q)         0.456    -0.102 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=60, routed)          3.329     3.228    fpgaagc/traya/a17/NOR44212/GOJAM
    SLICE_X60Y74         LUT5 (Prop_lut5_I1_O)        0.124     3.352 r  fpgaagc/traya/a17/NOR44212/next_val_i_1__1655/O
                         net (fo=1, routed)           0.000     3.352    fpgaagc/traya/a17/NOR44212/next_val0
    SLICE_X60Y74         FDCE                                         r  fpgaagc/traya/a17/NOR44212/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.526     8.212    fpgaagc/traya/a17/NOR44212/prop_clk
    SLICE_X60Y74         FDCE                                         r  fpgaagc/traya/a17/NOR44212/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.688    
                         clock uncertainty           -0.144     8.544    
    SLICE_X60Y74         FDCE (Setup_fdce_C_D)        0.034     8.578    fpgaagc/traya/a17/NOR44212/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a24/NOR49133/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48213/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.842ns (19.564%)  route 3.462ns (80.436%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.233 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.779    -0.839    fpgaagc/traya/a24/NOR49133/prop_clk
    SLICE_X97Y83         FDCE                                         r  fpgaagc/traya/a24/NOR49133/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.420 f  fpgaagc/traya/a24/NOR49133/y_reg/Q
                         net (fo=19, routed)          2.595     2.175    fpgaagc/traya/a17/NOR44336/RCHG_
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.474 r  fpgaagc/traya/a17/NOR44336/i__i_1__14/O
                         net (fo=1, routed)           0.867     3.341    fpgaagc/traya/a23/NOR48213/result_3
    SLICE_X83Y60         LUT3 (Prop_lut3_I2_O)        0.124     3.465 r  fpgaagc/traya/a23/NOR48213//i_/O
                         net (fo=1, routed)           0.000     3.465    fpgaagc/traya/a23/NOR48213/next_val0
    SLICE_X83Y60         FDCE                                         r  fpgaagc/traya/a23/NOR48213/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.547     8.233    fpgaagc/traya/a23/NOR48213/prop_clk
    SLICE_X83Y60         FDCE                                         r  fpgaagc/traya/a23/NOR48213/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.809    
                         clock uncertainty           -0.144     8.666    
    SLICE_X83Y60         FDCE (Setup_fdce_C_D)        0.034     8.700    fpgaagc/traya/a23/NOR48213/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43153/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.580ns (14.849%)  route 3.326ns (85.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.223 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       2.060    -0.558    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X111Y103       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDPE (Prop_fdpe_C_Q)         0.456    -0.102 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=60, routed)          3.326     3.224    fpgaagc/traya/a16/NOR43153/GOJAM
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124     3.348 r  fpgaagc/traya/a16/NOR43153//i_/O
                         net (fo=1, routed)           0.000     3.348    fpgaagc/traya/a16/NOR43153/next_val0
    SLICE_X60Y65         FDCE                                         r  fpgaagc/traya/a16/NOR43153/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.537     8.223    fpgaagc/traya/a16/NOR43153/prop_clk
    SLICE_X60Y65         FDCE                                         r  fpgaagc/traya/a16/NOR43153/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.699    
                         clock uncertainty           -0.144     8.555    
    SLICE_X60Y65         FDCE (Setup_fdce_C_D)        0.032     8.587    fpgaagc/traya/a16/NOR43153/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a18/NOR45338/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.580ns (15.029%)  route 3.279ns (84.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.217 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       2.060    -0.558    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X111Y103       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDPE (Prop_fdpe_C_Q)         0.456    -0.102 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=60, routed)          3.279     3.178    fpgaagc/traya/a18/NOR45338/GOJAM
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124     3.302 r  fpgaagc/traya/a18/NOR45338/next_val_i_1__1857/O
                         net (fo=1, routed)           0.000     3.302    fpgaagc/traya/a18/NOR45338/next_val0
    SLICE_X60Y78         FDCE                                         r  fpgaagc/traya/a18/NOR45338/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.531     8.217    fpgaagc/traya/a18/NOR45338/prop_clk
    SLICE_X60Y78         FDCE                                         r  fpgaagc/traya/a18/NOR45338/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.693    
                         clock uncertainty           -0.144     8.549    
    SLICE_X60Y78         FDCE (Setup_fdce_C_D)        0.034     8.583    fpgaagc/traya/a18/NOR45338/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                  5.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a02/NOR37115/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37115/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.501%)  route 0.213ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.691    -0.493    fpgaagc/traya/a02/NOR37115/prop_clk
    SLICE_X91Y100        FDPE                                         r  fpgaagc/traya/a02/NOR37115/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDPE (Prop_fdpe_C_Q)         0.128    -0.365 r  fpgaagc/traya/a02/NOR37115/y_reg/Q
                         net (fo=8, routed)           0.213    -0.152    fpgaagc/traya/a02/NOR37115/RINGA_
    SLICE_X90Y99         FDPE                                         r  fpgaagc/traya/a02/NOR37115/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.879    -0.812    fpgaagc/traya/a02/NOR37115/prop_clk
    SLICE_X90Y99         FDPE                                         r  fpgaagc/traya/a02/NOR37115/prev_val_reg/C
                         clock pessimism              0.502    -0.310    
    SLICE_X90Y99         FDPE (Hold_fdpe_C_D)         0.021    -0.289    fpgaagc/traya/a02/NOR37115/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a01/NOR38343/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a01/NOR38343/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.861%)  route 0.136ns (49.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.554    -0.630    fpgaagc/traya/a01/NOR38343/prop_clk
    SLICE_X39Y64         FDCE                                         r  fpgaagc/traya/a01/NOR38343/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  fpgaagc/traya/a01/NOR38343/y_reg/Q
                         net (fo=5, routed)           0.136    -0.353    fpgaagc/traya/a01/NOR38343/NOR38343_out
    SLICE_X40Y63         FDCE                                         r  fpgaagc/traya/a01/NOR38343/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.821    -0.870    fpgaagc/traya/a01/NOR38343/prop_clk
    SLICE_X40Y63         FDCE                                         r  fpgaagc/traya/a01/NOR38343/prev_val_reg/C
                         clock pessimism              0.272    -0.597    
    SLICE_X40Y63         FDCE (Hold_fdce_C_D)         0.076    -0.521    fpgaagc/traya/a01/NOR38343/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a03/NOR30049/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30049/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.128%)  route 0.135ns (48.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.634    -0.550    fpgaagc/traya/a03/NOR30049/prop_clk
    SLICE_X111Y86        FDCE                                         r  fpgaagc/traya/a03/NOR30049/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  fpgaagc/traya/a03/NOR30049/y_reg/Q
                         net (fo=12, routed)          0.135    -0.275    fpgaagc/traya/a03/NOR30049/y_reg_0
    SLICE_X110Y87        FDCE                                         r  fpgaagc/traya/a03/NOR30049/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.906    -0.785    fpgaagc/traya/a03/NOR30049/prop_clk
    SLICE_X110Y87        FDCE                                         r  fpgaagc/traya/a03/NOR30049/prev_val_reg/C
                         clock pessimism              0.250    -0.534    
    SLICE_X110Y87        FDCE (Hold_fdce_C_D)         0.075    -0.459    fpgaagc/traya/a03/NOR30049/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a10/NOR53439/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a10/NOR53439/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.294%)  route 0.151ns (51.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.609    -0.575    fpgaagc/traya/a10/NOR53439/prop_clk
    SLICE_X105Y57        FDPE                                         r  fpgaagc/traya/a10/NOR53439/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y57        FDPE (Prop_fdpe_C_Q)         0.141    -0.434 r  fpgaagc/traya/a10/NOR53439/y_reg/Q
                         net (fo=4, routed)           0.151    -0.283    fpgaagc/traya/a10/NOR53439/NOR53439_out
    SLICE_X103Y57        FDPE                                         r  fpgaagc/traya/a10/NOR53439/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.879    -0.812    fpgaagc/traya/a10/NOR53439/prop_clk
    SLICE_X103Y57        FDPE                                         r  fpgaagc/traya/a10/NOR53439/prev_val_reg/C
                         clock pessimism              0.272    -0.539    
    SLICE_X103Y57        FDPE (Hold_fdpe_C_D)         0.071    -0.468    fpgaagc/traya/a10/NOR53439/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a20/NOR31236/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a20/NOR31236/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.134%)  route 0.135ns (48.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.582    -0.602    fpgaagc/traya/a20/NOR31236/prop_clk
    SLICE_X67Y97         FDPE                                         r  fpgaagc/traya/a20/NOR31236/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  fpgaagc/traya/a20/NOR31236/y_reg/Q
                         net (fo=4, routed)           0.135    -0.327    fpgaagc/traya/a20/NOR31236/NOR31236_out
    SLICE_X66Y96         FDPE                                         r  fpgaagc/traya/a20/NOR31236/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.850    -0.841    fpgaagc/traya/a20/NOR31236/prop_clk
    SLICE_X66Y96         FDPE                                         r  fpgaagc/traya/a20/NOR31236/prev_val_reg/C
                         clock pessimism              0.253    -0.587    
    SLICE_X66Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.512    fpgaagc/traya/a20/NOR31236/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a19/NOR46216/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a19/NOR46216/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.575    -0.609    fpgaagc/traya/a19/NOR46216/prop_clk
    SLICE_X66Y82         FDCE                                         r  fpgaagc/traya/a19/NOR46216/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  fpgaagc/traya/a19/NOR46216/y_reg/Q
                         net (fo=5, routed)           0.111    -0.334    fpgaagc/traya/a19/NOR46216/NOR46216_out
    SLICE_X65Y81         FDCE                                         r  fpgaagc/traya/a19/NOR46216/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.841    -0.850    fpgaagc/traya/a19/NOR46216/prop_clk
    SLICE_X65Y81         FDCE                                         r  fpgaagc/traya/a19/NOR46216/prev_val_reg/C
                         clock pessimism              0.253    -0.596    
    SLICE_X65Y81         FDCE (Hold_fdce_C_D)         0.075    -0.521    fpgaagc/traya/a19/NOR46216/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a03/NOR30350/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30350/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.606    -0.578    fpgaagc/traya/a03/NOR30350/prop_clk
    SLICE_X105Y85        FDCE                                         r  fpgaagc/traya/a03/NOR30350/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  fpgaagc/traya/a03/NOR30350/y_reg/Q
                         net (fo=8, routed)           0.131    -0.306    fpgaagc/traya/a03/NOR30350/TS0_
    SLICE_X105Y84        FDCE                                         r  fpgaagc/traya/a03/NOR30350/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.875    -0.816    fpgaagc/traya/a03/NOR30350/prop_clk
    SLICE_X105Y84        FDCE                                         r  fpgaagc/traya/a03/NOR30350/prev_val_reg/C
                         clock pessimism              0.251    -0.564    
    SLICE_X105Y84        FDCE (Hold_fdce_C_D)         0.070    -0.494    fpgaagc/traya/a03/NOR30350/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a09/NOR52302/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52302/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.058%)  route 0.135ns (48.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.585    -0.599    fpgaagc/traya/a09/NOR52302/prop_clk
    SLICE_X85Y55         FDCE                                         r  fpgaagc/traya/a09/NOR52302/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  fpgaagc/traya/a09/NOR52302/y_reg/Q
                         net (fo=3, routed)           0.135    -0.323    fpgaagc/traya/a09/NOR52302/NOR52302_out
    SLICE_X84Y54         FDCE                                         r  fpgaagc/traya/a09/NOR52302/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.854    -0.837    fpgaagc/traya/a09/NOR52302/prop_clk
    SLICE_X84Y54         FDCE                                         r  fpgaagc/traya/a09/NOR52302/prev_val_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X84Y54         FDCE (Hold_fdce_C_D)         0.072    -0.511    fpgaagc/traya/a09/NOR52302/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a09/NOR52352/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52352/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.857%)  route 0.142ns (50.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.609    -0.575    fpgaagc/traya/a09/NOR52352/prop_clk
    SLICE_X99Y59         FDCE                                         r  fpgaagc/traya/a09/NOR52352/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  fpgaagc/traya/a09/NOR52352/y_reg/Q
                         net (fo=5, routed)           0.142    -0.293    fpgaagc/traya/a09/NOR52352/y_reg_0
    SLICE_X99Y57         FDCE                                         r  fpgaagc/traya/a09/NOR52352/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.879    -0.812    fpgaagc/traya/a09/NOR52352/prop_clk
    SLICE_X99Y57         FDCE                                         r  fpgaagc/traya/a09/NOR52352/prev_val_reg/C
                         clock pessimism              0.252    -0.559    
    SLICE_X99Y57         FDCE (Hold_fdce_C_D)         0.078    -0.481    fpgaagc/traya/a09/NOR52352/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a01/NOR38203/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a01/NOR38203/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.598%)  route 0.155ns (52.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.579    -0.605    fpgaagc/traya/a01/NOR38203/prop_clk
    SLICE_X59Y94         FDCE                                         r  fpgaagc/traya/a01/NOR38203/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  fpgaagc/traya/a01/NOR38203/y_reg/Q
                         net (fo=5, routed)           0.155    -0.309    fpgaagc/traya/a01/NOR38203/NOR38203_out
    SLICE_X60Y93         FDCE                                         r  fpgaagc/traya/a01/NOR38203/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.850    -0.841    fpgaagc/traya/a01/NOR38203/prop_clk
    SLICE_X60Y93         FDCE                                         r  fpgaagc/traya/a01/NOR38203/prev_val_reg/C
                         clock pessimism              0.272    -0.568    
    SLICE_X60Y93         FDCE (Hold_fdce_C_D)         0.070    -0.498    fpgaagc/traya/a01/NOR38203/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clock_divider
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.531      17.376     BUFGCTRL_X0Y0    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.531      18.282     MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X99Y106    fpgaagc/traya/a02/NOR37105/next_val_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X98Y106    fpgaagc/traya/a02/NOR37105/prev_val_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X98Y106    fpgaagc/traya/a02/NOR37105/y_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X100Y105   fpgaagc/traya/a02/NOR37106/next_val_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X101Y105   fpgaagc/traya/a02/NOR37106/prev_val_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X101Y105   fpgaagc/traya/a02/NOR37106/y_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X100Y105   fpgaagc/traya/a02/NOR37107/next_val_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X101Y105   fpgaagc/traya/a02/NOR37107/prev_val_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X99Y102    fpgaagc/traya/a02/NOR37108/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X99Y102    fpgaagc/traya/a02/NOR37108/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X94Y100    fpgaagc/traya/a02/NOR37109/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X94Y100    fpgaagc/traya/a02/NOR37109/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X107Y90    fpgaagc/traya/a03/NOR30305/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X97Y102    fpgaagc/traya/a06/NOR40101/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X97Y102    fpgaagc/traya/a06/NOR40101/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X109Y89    fpgaagc/traya/a03/NOR30319/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X109Y89    fpgaagc/traya/a03/NOR30319/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X106Y89    fpgaagc/traya/a03/NOR30323/prev_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X98Y102    fpgaagc/traya/a02/NOR37108/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X94Y101    fpgaagc/traya/a02/NOR37109/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X96Y102    fpgaagc/traya/a06/NOR40101/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y89    fpgaagc/traya/a03/NOR30319/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y89    fpgaagc/traya/a03/NOR30323/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X102Y103   fpgaagc/traya/a02/NOR37129/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y87    fpgaagc/traya/a03/NOR30326/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X98Y101    fpgaagc/traya/a06/NOR40111/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X98Y102    fpgaagc/traya/a02/NOR37142/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y89    fpgaagc/traya/a03/NOR30341/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clock_divider
  To Clock:  clkfbout_prop_clock_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clock_divider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        3.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43124/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.574ns (11.796%)  route 4.292ns (88.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.152 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.197     4.102    fpgaagc/traya/a16/NOR43124/vrst_0
    SLICE_X52Y61         FDCE                                         f  fpgaagc/traya/a16/NOR43124/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.466     8.152    fpgaagc/traya/a16/NOR43124/prop_clk
    SLICE_X52Y61         FDCE                                         r  fpgaagc/traya/a16/NOR43124/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.728    
                         clock uncertainty           -0.144     8.585    
    SLICE_X52Y61         FDCE (Recov_fdce_C_CLR)     -0.604     7.981    fpgaagc/traya/a16/NOR43124/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43238/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.574ns (11.796%)  route 4.292ns (88.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.152 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.197     4.102    fpgaagc/traya/a16/NOR43238/vrst_0
    SLICE_X52Y61         FDCE                                         f  fpgaagc/traya/a16/NOR43238/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.466     8.152    fpgaagc/traya/a16/NOR43238/prop_clk
    SLICE_X52Y61         FDCE                                         r  fpgaagc/traya/a16/NOR43238/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.728    
                         clock uncertainty           -0.144     8.585    
    SLICE_X52Y61         FDCE (Recov_fdce_C_CLR)     -0.604     7.981    fpgaagc/traya/a16/NOR43238/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44242/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.574ns (11.796%)  route 4.292ns (88.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.152 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.197     4.102    fpgaagc/traya/a17/NOR44242/vrst_0
    SLICE_X52Y61         FDCE                                         f  fpgaagc/traya/a17/NOR44242/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.466     8.152    fpgaagc/traya/a17/NOR44242/prop_clk
    SLICE_X52Y61         FDCE                                         r  fpgaagc/traya/a17/NOR44242/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.728    
                         clock uncertainty           -0.144     8.585    
    SLICE_X52Y61         FDCE (Recov_fdce_C_CLR)     -0.604     7.981    fpgaagc/traya/a17/NOR44242/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44244/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.574ns (11.796%)  route 4.292ns (88.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.152 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.197     4.102    fpgaagc/traya/a17/NOR44244/vrst_0
    SLICE_X52Y61         FDCE                                         f  fpgaagc/traya/a17/NOR44244/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.466     8.152    fpgaagc/traya/a17/NOR44244/prop_clk
    SLICE_X52Y61         FDCE                                         r  fpgaagc/traya/a17/NOR44244/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.728    
                         clock uncertainty           -0.144     8.585    
    SLICE_X52Y61         FDCE (Recov_fdce_C_CLR)     -0.604     7.981    fpgaagc/traya/a17/NOR44244/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43148/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 0.574ns (11.833%)  route 4.277ns (88.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.153 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.182     4.087    fpgaagc/traya/a16/NOR43148/vrst_0
    SLICE_X53Y59         FDCE                                         f  fpgaagc/traya/a16/NOR43148/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.467     8.153    fpgaagc/traya/a16/NOR43148/prop_clk
    SLICE_X53Y59         FDCE                                         r  fpgaagc/traya/a16/NOR43148/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.729    
                         clock uncertainty           -0.144     8.586    
    SLICE_X53Y59         FDCE (Recov_fdce_C_CLR)     -0.604     7.982    fpgaagc/traya/a16/NOR43148/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43258/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.574ns (11.914%)  route 4.244ns (88.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.150 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.149     4.054    fpgaagc/traya/a16/NOR43258/vrst_0
    SLICE_X53Y64         FDCE                                         f  fpgaagc/traya/a16/NOR43258/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.464     8.150    fpgaagc/traya/a16/NOR43258/prop_clk
    SLICE_X53Y64         FDCE                                         r  fpgaagc/traya/a16/NOR43258/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.726    
                         clock uncertainty           -0.144     8.583    
    SLICE_X53Y64         FDCE (Recov_fdce_C_CLR)     -0.604     7.979    fpgaagc/traya/a16/NOR43258/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43408/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.574ns (11.914%)  route 4.244ns (88.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.150 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.149     4.054    fpgaagc/traya/a16/NOR43408/vrst_0
    SLICE_X53Y64         FDCE                                         f  fpgaagc/traya/a16/NOR43408/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.464     8.150    fpgaagc/traya/a16/NOR43408/prop_clk
    SLICE_X53Y64         FDCE                                         r  fpgaagc/traya/a16/NOR43408/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.726    
                         clock uncertainty           -0.144     8.583    
    SLICE_X53Y64         FDCE (Recov_fdce_C_CLR)     -0.604     7.979    fpgaagc/traya/a16/NOR43408/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44301/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.574ns (11.762%)  route 4.306ns (88.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.215 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.212     4.117    fpgaagc/traya/a17/NOR44301/vrst_0
    SLICE_X56Y69         FDCE                                         f  fpgaagc/traya/a17/NOR44301/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.529     8.215    fpgaagc/traya/a17/NOR44301/prop_clk
    SLICE_X56Y69         FDCE                                         r  fpgaagc/traya/a17/NOR44301/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.791    
                         clock uncertainty           -0.144     8.648    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.604     8.044    fpgaagc/traya/a17/NOR44301/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44303/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.574ns (11.762%)  route 4.306ns (88.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.215 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.212     4.117    fpgaagc/traya/a17/NOR44303/vrst_0
    SLICE_X56Y69         FDCE                                         f  fpgaagc/traya/a17/NOR44303/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.529     8.215    fpgaagc/traya/a17/NOR44303/prop_clk
    SLICE_X56Y69         FDCE                                         r  fpgaagc/traya/a17/NOR44303/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.791    
                         clock uncertainty           -0.144     8.648    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.604     8.044    fpgaagc/traya/a17/NOR44303/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44304/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.574ns (11.762%)  route 4.306ns (88.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.215 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.854    -0.764    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456    -0.308 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           1.094     0.787    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.118     0.905 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       3.212     4.117    fpgaagc/traya/a17/NOR44304/vrst_0
    SLICE_X56Y69         FDCE                                         f  fpgaagc/traya/a17/NOR44304/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       1.529     8.215    fpgaagc/traya/a17/NOR44304/prop_clk
    SLICE_X56Y69         FDCE                                         r  fpgaagc/traya/a17/NOR44304/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.576     8.791    
                         clock uncertainty           -0.144     8.648    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.604     8.044    fpgaagc/traya/a17/NOR44304/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  3.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36213/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.189ns (16.319%)  route 0.969ns (83.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.489     0.602    fpgaagc/traya/a04/NOR36213/vrst_0
    SLICE_X97Y80         FDCE                                         f  fpgaagc/traya/a04/NOR36213/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a04/NOR36213/prop_clk
    SLICE_X97Y80         FDCE                                         r  fpgaagc/traya/a04/NOR36213/prev_val_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X97Y80         FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    fpgaagc/traya/a04/NOR36213/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36213/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.189ns (16.319%)  route 0.969ns (83.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.489     0.602    fpgaagc/traya/a04/NOR36213/vrst_0
    SLICE_X97Y80         FDCE                                         f  fpgaagc/traya/a04/NOR36213/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a04/NOR36213/prop_clk
    SLICE_X97Y80         FDCE                                         r  fpgaagc/traya/a04/NOR36213/y_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X97Y80         FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    fpgaagc/traya/a04/NOR36213/y_reg
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33330/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.189ns (16.319%)  route 0.969ns (83.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.489     0.602    fpgaagc/traya/a07/NOR33330/vrst_0
    SLICE_X97Y80         FDCE                                         f  fpgaagc/traya/a07/NOR33330/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a07/NOR33330/prop_clk
    SLICE_X97Y80         FDCE                                         r  fpgaagc/traya/a07/NOR33330/prev_val_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X97Y80         FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    fpgaagc/traya/a07/NOR33330/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33330/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.189ns (16.319%)  route 0.969ns (83.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.489     0.602    fpgaagc/traya/a07/NOR33330/vrst_0
    SLICE_X97Y80         FDCE                                         f  fpgaagc/traya/a07/NOR33330/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a07/NOR33330/prop_clk
    SLICE_X97Y80         FDCE                                         r  fpgaagc/traya/a07/NOR33330/y_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X97Y80         FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    fpgaagc/traya/a07/NOR33330/y_reg
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35233/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.189ns (16.319%)  route 0.969ns (83.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.489     0.602    fpgaagc/traya/a15/NOR35233/vrst_0
    SLICE_X97Y80         FDCE                                         f  fpgaagc/traya/a15/NOR35233/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a15/NOR35233/prop_clk
    SLICE_X97Y80         FDCE                                         r  fpgaagc/traya/a15/NOR35233/y_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X97Y80         FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    fpgaagc/traya/a15/NOR35233/y_reg
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35349/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.189ns (16.319%)  route 0.969ns (83.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.489     0.602    fpgaagc/traya/a15/NOR35349/vrst_0
    SLICE_X97Y80         FDCE                                         f  fpgaagc/traya/a15/NOR35349/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a15/NOR35349/prop_clk
    SLICE_X97Y80         FDCE                                         r  fpgaagc/traya/a15/NOR35349/prev_val_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X97Y80         FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    fpgaagc/traya/a15/NOR35349/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35349/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.189ns (16.319%)  route 0.969ns (83.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.489     0.602    fpgaagc/traya/a15/NOR35349/vrst_0
    SLICE_X97Y80         FDCE                                         f  fpgaagc/traya/a15/NOR35349/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a15/NOR35349/prop_clk
    SLICE_X97Y80         FDCE                                         r  fpgaagc/traya/a15/NOR35349/y_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X97Y80         FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    fpgaagc/traya/a15/NOR35349/y_reg
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34339/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.189ns (15.607%)  route 1.022ns (84.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.542     0.655    fpgaagc/traya/a12/NOR34339/vrst_0
    SLICE_X94Y80         FDCE                                         f  fpgaagc/traya/a12/NOR34339/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a12/NOR34339/prop_clk
    SLICE_X94Y80         FDCE                                         r  fpgaagc/traya/a12/NOR34339/prev_val_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X94Y80         FDCE (Remov_fdce_C_CLR)     -0.129    -0.678    fpgaagc/traya/a12/NOR34339/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34339/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.189ns (15.607%)  route 1.022ns (84.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.542     0.655    fpgaagc/traya/a12/NOR34339/vrst_0
    SLICE_X94Y80         FDCE                                         f  fpgaagc/traya/a12/NOR34339/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a12/NOR34339/prop_clk
    SLICE_X94Y80         FDCE                                         r  fpgaagc/traya/a12/NOR34339/y_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X94Y80         FDCE (Remov_fdce_C_CLR)     -0.129    -0.678    fpgaagc/traya/a12/NOR34339/y_reg
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35319/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.189ns (15.607%)  route 1.022ns (84.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.628    -0.556    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X113Y78        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=4, routed)           0.480     0.065    fpgaagc/BPLSSW
    SLICE_X97Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.113 f  fpgaagc/next_val_i_2__0__0/O
                         net (fo=11325, routed)       0.542     0.655    fpgaagc/traya/a15/NOR35319/vrst_0
    SLICE_X94Y80         FDCE                                         f  fpgaagc/traya/a15/NOR35319/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1_prop_clock_divider
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=12427, routed)       0.869    -0.822    fpgaagc/traya/a15/NOR35319/prop_clk
    SLICE_X94Y80         FDCE                                         r  fpgaagc/traya/a15/NOR35319/y_reg/C
                         clock pessimism              0.272    -0.549    
    SLICE_X94Y80         FDCE (Remov_fdce_C_CLR)     -0.129    -0.678    fpgaagc/traya/a15/NOR35319/y_reg
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  1.333    





