
cube_for_new_genera_brain4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010a24  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  08010cc0  08010cc0  00020cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080114c4  080114c4  00030078  2**0
                  CONTENTS
  4 .ARM          00000000  080114c4  080114c4  00030078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080114c4  080114c4  00030078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080114c4  080114c4  000214c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080114c8  080114c8  000214c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080114cc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000108bc  20000078  08011544  00030078  2**2
                  ALLOC
 10 ._user_heap_stack 00006004  20010934  08011544  00030934  2**0
                  ALLOC
 11 .RAM_D1       00061a80  24000000  24000000  00040000  2**5
                  ALLOC
 12 .RAM_D2       000041a0  30000000  30000000  00040000  2**5
                  ALLOC
 13 .SDRAM        02000000  60000000  60000000  00040000  2**5
                  ALLOC
 14 .ARM.attributes 0000002e  00000000  00000000  00030078  2**0
                  CONTENTS, READONLY
 15 .debug_info   000442b4  00000000  00000000  000300a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_abbrev 00006b78  00000000  00000000  0007435a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_aranges 00002550  00000000  00000000  0007aed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 000022c0  00000000  00000000  0007d428  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macro  0003e60e  00000000  00000000  0007f6e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   0002452f  00000000  00000000  000bdcf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_str    00178b24  00000000  00000000  000e2225  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .comment      0000007b  00000000  00000000  0025ad49  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000a5f4  00000000  00000000  0025adc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	20000078 	.word	0x20000078
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08010ca4 	.word	0x08010ca4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2000007c 	.word	0x2000007c
 80002d4:	08010ca4 	.word	0x08010ca4

080002d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002de:	2003      	movs	r0, #3
 80002e0:	f001 fc0c 	bl	8001afc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80002e4:	f005 f8bc 	bl	8005460 <HAL_RCC_GetSysClockFreq>
 80002e8:	4601      	mov	r1, r0
 80002ea:	4b15      	ldr	r3, [pc, #84]	; (8000340 <HAL_Init+0x68>)
 80002ec:	699b      	ldr	r3, [r3, #24]
 80002ee:	0a1b      	lsrs	r3, r3, #8
 80002f0:	f003 030f 	and.w	r3, r3, #15
 80002f4:	4a13      	ldr	r2, [pc, #76]	; (8000344 <HAL_Init+0x6c>)
 80002f6:	5cd3      	ldrb	r3, [r2, r3]
 80002f8:	f003 031f 	and.w	r3, r3, #31
 80002fc:	fa21 f303 	lsr.w	r3, r1, r3
 8000300:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000302:	4b0f      	ldr	r3, [pc, #60]	; (8000340 <HAL_Init+0x68>)
 8000304:	699b      	ldr	r3, [r3, #24]
 8000306:	f003 030f 	and.w	r3, r3, #15
 800030a:	4a0e      	ldr	r2, [pc, #56]	; (8000344 <HAL_Init+0x6c>)
 800030c:	5cd3      	ldrb	r3, [r2, r3]
 800030e:	f003 031f 	and.w	r3, r3, #31
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	fa22 f303 	lsr.w	r3, r2, r3
 8000318:	4a0b      	ldr	r2, [pc, #44]	; (8000348 <HAL_Init+0x70>)
 800031a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800031c:	4a0b      	ldr	r2, [pc, #44]	; (800034c <HAL_Init+0x74>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000322:	2000      	movs	r0, #0
 8000324:	f000 f814 	bl	8000350 <HAL_InitTick>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800032e:	2301      	movs	r3, #1
 8000330:	e002      	b.n	8000338 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000332:	f00d ffa7 	bl	800e284 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000336:	2300      	movs	r3, #0
}
 8000338:	4618      	mov	r0, r3
 800033a:	3708      	adds	r7, #8
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}
 8000340:	58024400 	.word	0x58024400
 8000344:	08010cdc 	.word	0x08010cdc
 8000348:	2000000c 	.word	0x2000000c
 800034c:	20000008 	.word	0x20000008

08000350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000358:	4b15      	ldr	r3, [pc, #84]	; (80003b0 <HAL_InitTick+0x60>)
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	2b00      	cmp	r3, #0
 800035e:	d101      	bne.n	8000364 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000360:	2301      	movs	r3, #1
 8000362:	e021      	b.n	80003a8 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000364:	4b13      	ldr	r3, [pc, #76]	; (80003b4 <HAL_InitTick+0x64>)
 8000366:	681a      	ldr	r2, [r3, #0]
 8000368:	4b11      	ldr	r3, [pc, #68]	; (80003b0 <HAL_InitTick+0x60>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	4619      	mov	r1, r3
 800036e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000372:	fbb3 f3f1 	udiv	r3, r3, r1
 8000376:	fbb2 f3f3 	udiv	r3, r2, r3
 800037a:	4618      	mov	r0, r3
 800037c:	f001 fbf1 	bl	8001b62 <HAL_SYSTICK_Config>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8000386:	2301      	movs	r3, #1
 8000388:	e00e      	b.n	80003a8 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	2b0f      	cmp	r3, #15
 800038e:	d80a      	bhi.n	80003a6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000390:	2200      	movs	r2, #0
 8000392:	6879      	ldr	r1, [r7, #4]
 8000394:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000398:	f001 fbbb 	bl	8001b12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800039c:	4a06      	ldr	r2, [pc, #24]	; (80003b8 <HAL_InitTick+0x68>)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80003a2:	2300      	movs	r3, #0
 80003a4:	e000      	b.n	80003a8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80003a6:	2301      	movs	r3, #1
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	3708      	adds	r7, #8
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	20000004 	.word	0x20000004
 80003b4:	20000008 	.word	0x20000008
 80003b8:	20000000 	.word	0x20000000

080003bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80003c0:	4b06      	ldr	r3, [pc, #24]	; (80003dc <HAL_IncTick+0x20>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	461a      	mov	r2, r3
 80003c6:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <HAL_IncTick+0x24>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4413      	add	r3, r2
 80003cc:	4a04      	ldr	r2, [pc, #16]	; (80003e0 <HAL_IncTick+0x24>)
 80003ce:	6013      	str	r3, [r2, #0]
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	20000004 	.word	0x20000004
 80003e0:	200000a8 	.word	0x200000a8

080003e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  return uwTick;
 80003e8:	4b03      	ldr	r3, [pc, #12]	; (80003f8 <HAL_GetTick+0x14>)
 80003ea:	681b      	ldr	r3, [r3, #0]
}
 80003ec:	4618      	mov	r0, r3
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
 80003f6:	bf00      	nop
 80003f8:	200000a8 	.word	0x200000a8

080003fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b084      	sub	sp, #16
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000404:	f7ff ffee 	bl	80003e4 <HAL_GetTick>
 8000408:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000414:	d005      	beq.n	8000422 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000416:	4b09      	ldr	r3, [pc, #36]	; (800043c <HAL_Delay+0x40>)
 8000418:	781b      	ldrb	r3, [r3, #0]
 800041a:	461a      	mov	r2, r3
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	4413      	add	r3, r2
 8000420:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000422:	bf00      	nop
 8000424:	f7ff ffde 	bl	80003e4 <HAL_GetTick>
 8000428:	4602      	mov	r2, r0
 800042a:	68bb      	ldr	r3, [r7, #8]
 800042c:	1ad3      	subs	r3, r2, r3
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	429a      	cmp	r2, r3
 8000432:	d8f7      	bhi.n	8000424 <HAL_Delay+0x28>
  {
  }
}
 8000434:	bf00      	nop
 8000436:	3710      	adds	r7, #16
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}
 800043c:	20000004 	.word	0x20000004

08000440 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000444:	4b03      	ldr	r3, [pc, #12]	; (8000454 <HAL_GetREVID+0x14>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	0c1b      	lsrs	r3, r3, #16
}
 800044a:	4618      	mov	r0, r3
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr
 8000454:	5c001000 	.word	0x5c001000

08000458 <HAL_SetFMCMemorySwappingConfig>:
  * @param  BankMapConfig: Defines the FMC Bank mapping configuration. This parameter can be
            FMC_SWAPBMAP_DISABLE, FMC_SWAPBMAP_SDRAM_SRAM, FMC_SWAPBMAP_SDRAMB2
  * @retval HAL state
  */
void HAL_SetFMCMemorySwappingConfig(uint32_t BankMapConfig)
{
 8000458:	b480      	push	{r7}
 800045a:	b083      	sub	sp, #12
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FMC_SWAPBMAP_MODE(BankMapConfig));
  MODIFY_REG(FMC_Bank1_R->BTCR[0], FMC_BCR1_BMAP, BankMapConfig);
 8000460:	4b06      	ldr	r3, [pc, #24]	; (800047c <HAL_SetFMCMemorySwappingConfig+0x24>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8000468:	4904      	ldr	r1, [pc, #16]	; (800047c <HAL_SetFMCMemorySwappingConfig+0x24>)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4313      	orrs	r3, r2
 800046e:	600b      	str	r3, [r1, #0]
}
 8000470:	bf00      	nop
 8000472:	370c      	adds	r7, #12
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr
 800047c:	52004000 	.word	0x52004000

08000480 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	431a      	orrs	r2, r3
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	609a      	str	r2, [r3, #8]
}
 800049a:	bf00      	nop
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr

080004a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80004a6:	b480      	push	{r7}
 80004a8:	b083      	sub	sp, #12
 80004aa:	af00      	add	r7, sp, #0
 80004ac:	6078      	str	r0, [r7, #4]
 80004ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	689b      	ldr	r3, [r3, #8]
 80004b4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	431a      	orrs	r2, r3
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	609a      	str	r2, [r3, #8]
}
 80004c0:	bf00      	nop
 80004c2:	370c      	adds	r7, #12
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr

080004cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	689b      	ldr	r3, [r3, #8]
 80004d8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80004dc:	4618      	mov	r0, r3
 80004de:	370c      	adds	r7, #12
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr

080004e8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80004e8:	b490      	push	{r4, r7}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	60f8      	str	r0, [r7, #12]
 80004f0:	60b9      	str	r1, [r7, #8]
 80004f2:	607a      	str	r2, [r7, #4]
 80004f4:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	3360      	adds	r3, #96	; 0x60
 80004fa:	461a      	mov	r2, r3
 80004fc:	68bb      	ldr	r3, [r7, #8]
 80004fe:	009b      	lsls	r3, r3, #2
 8000500:	4413      	add	r3, r2
 8000502:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8000504:	6823      	ldr	r3, [r4, #0]
 8000506:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	430b      	orrs	r3, r1
 8000514:	4313      	orrs	r3, r2
 8000516:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000518:	bf00      	nop
 800051a:	3710      	adds	r7, #16
 800051c:	46bd      	mov	sp, r7
 800051e:	bc90      	pop	{r4, r7}
 8000520:	4770      	bx	lr

08000522 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8000522:	b480      	push	{r7}
 8000524:	b085      	sub	sp, #20
 8000526:	af00      	add	r7, sp, #0
 8000528:	60f8      	str	r0, [r7, #12]
 800052a:	60b9      	str	r1, [r7, #8]
 800052c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	691b      	ldr	r3, [r3, #16]
 8000532:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8000536:	68bb      	ldr	r3, [r7, #8]
 8000538:	f003 031f 	and.w	r3, r3, #31
 800053c:	6879      	ldr	r1, [r7, #4]
 800053e:	fa01 f303 	lsl.w	r3, r1, r3
 8000542:	431a      	orrs	r2, r3
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	611a      	str	r2, [r3, #16]
}
 8000548:	bf00      	nop
 800054a:	3714      	adds	r7, #20
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr

08000554 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8000554:	b490      	push	{r4, r7}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	60f8      	str	r0, [r7, #12]
 800055c:	60b9      	str	r1, [r7, #8]
 800055e:	607a      	str	r2, [r7, #4]
   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	3360      	adds	r3, #96	; 0x60
 8000564:	461a      	mov	r2, r3
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	009b      	lsls	r3, r3, #2
 800056a:	4413      	add	r3, r2
 800056c:	461c      	mov	r4, r3
   MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800056e:	6823      	ldr	r3, [r4, #0]
 8000570:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4313      	orrs	r3, r2
 8000578:	6023      	str	r3, [r4, #0]
}
 800057a:	bf00      	nop
 800057c:	3710      	adds	r7, #16
 800057e:	46bd      	mov	sp, r7
 8000580:	bc90      	pop	{r4, r7}
 8000582:	4770      	bx	lr

08000584 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	68db      	ldr	r3, [r3, #12]
 8000590:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000594:	2b00      	cmp	r3, #0
 8000596:	d101      	bne.n	800059c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000598:	2301      	movs	r3, #1
 800059a:	e000      	b.n	800059e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr

080005aa <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80005aa:	b490      	push	{r4, r7}
 80005ac:	b084      	sub	sp, #16
 80005ae:	af00      	add	r7, sp, #0
 80005b0:	60f8      	str	r0, [r7, #12]
 80005b2:	60b9      	str	r1, [r7, #8]
 80005b4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	3330      	adds	r3, #48	; 0x30
 80005ba:	461a      	mov	r2, r3
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	0a1b      	lsrs	r3, r3, #8
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	f003 030c 	and.w	r3, r3, #12
 80005c6:	4413      	add	r3, r2
 80005c8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80005ca:	6822      	ldr	r2, [r4, #0]
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	f003 031f 	and.w	r3, r3, #31
 80005d2:	211f      	movs	r1, #31
 80005d4:	fa01 f303 	lsl.w	r3, r1, r3
 80005d8:	43db      	mvns	r3, r3
 80005da:	401a      	ands	r2, r3
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	0e9b      	lsrs	r3, r3, #26
 80005e0:	f003 011f 	and.w	r1, r3, #31
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	f003 031f 	and.w	r3, r3, #31
 80005ea:	fa01 f303 	lsl.w	r3, r1, r3
 80005ee:	4313      	orrs	r3, r2
 80005f0:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80005f2:	bf00      	nop
 80005f4:	3710      	adds	r7, #16
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc90      	pop	{r4, r7}
 80005fa:	4770      	bx	lr

080005fc <LL_ADC_REG_SetDataTransferMode>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	68db      	ldr	r3, [r3, #12]
 800060a:	f023 0203 	bic.w	r2, r3, #3
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	431a      	orrs	r2, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	60da      	str	r2, [r3, #12]
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000622:	b490      	push	{r4, r7}
 8000624:	b084      	sub	sp, #16
 8000626:	af00      	add	r7, sp, #0
 8000628:	60f8      	str	r0, [r7, #12]
 800062a:	60b9      	str	r1, [r7, #8]
 800062c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	3314      	adds	r3, #20
 8000632:	461a      	mov	r2, r3
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	0e5b      	lsrs	r3, r3, #25
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	f003 0304 	and.w	r3, r3, #4
 800063e:	4413      	add	r3, r2
 8000640:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8000642:	6822      	ldr	r2, [r4, #0]
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	0d1b      	lsrs	r3, r3, #20
 8000648:	f003 031f 	and.w	r3, r3, #31
 800064c:	2107      	movs	r1, #7
 800064e:	fa01 f303 	lsl.w	r3, r1, r3
 8000652:	43db      	mvns	r3, r3
 8000654:	401a      	ands	r2, r3
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	0d1b      	lsrs	r3, r3, #20
 800065a:	f003 031f 	and.w	r3, r3, #31
 800065e:	6879      	ldr	r1, [r7, #4]
 8000660:	fa01 f303 	lsl.w	r3, r1, r3
 8000664:	4313      	orrs	r3, r2
 8000666:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000668:	bf00      	nop
 800066a:	3710      	adds	r7, #16
 800066c:	46bd      	mov	sp, r7
 800066e:	bc90      	pop	{r4, r7}
 8000670:	4770      	bx	lr
	...

08000674 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000674:	b480      	push	{r7}
 8000676:	b085      	sub	sp, #20
 8000678:	af00      	add	r7, sp, #0
 800067a:	60f8      	str	r0, [r7, #12]
 800067c:	60b9      	str	r1, [r7, #8]
 800067e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800068c:	43db      	mvns	r3, r3
 800068e:	401a      	ands	r2, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f003 0318 	and.w	r3, r3, #24
 8000696:	4908      	ldr	r1, [pc, #32]	; (80006b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000698:	40d9      	lsrs	r1, r3
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	400b      	ands	r3, r1
 800069e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80006a2:	431a      	orrs	r2, r3
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80006aa:	bf00      	nop
 80006ac:	3714      	adds	r7, #20
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	000fffff 	.word	0x000fffff

080006bc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	f003 031f 	and.w	r3, r3, #31
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr

080006d8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80006d8:	b480      	push	{r7}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	689a      	ldr	r2, [r3, #8]
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80006e6:	4013      	ands	r3, r2
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	6093      	str	r3, [r2, #8]
}
 80006ec:	bf00      	nop
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	5fffffc0 	.word	0x5fffffc0

080006fc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	689b      	ldr	r3, [r3, #8]
 8000708:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800070c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000710:	d101      	bne.n	8000716 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e000      	b.n	8000718 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000716:	2300      	movs	r3, #0
}
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	689a      	ldr	r2, [r3, #8]
 8000730:	4b05      	ldr	r3, [pc, #20]	; (8000748 <LL_ADC_EnableInternalRegulator+0x24>)
 8000732:	4013      	ands	r3, r2
 8000734:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	6fffffc0 	.word	0x6fffffc0

0800074c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800075c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000760:	d101      	bne.n	8000766 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	689a      	ldr	r2, [r3, #8]
 8000780:	4b05      	ldr	r3, [pc, #20]	; (8000798 <LL_ADC_Enable+0x24>)
 8000782:	4013      	ands	r3, r2
 8000784:	f043 0201 	orr.w	r2, r3, #1
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	7fffffc0 	.word	0x7fffffc0

0800079c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	689b      	ldr	r3, [r3, #8]
 80007a8:	f003 0301 	and.w	r3, r3, #1
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d101      	bne.n	80007b4 <LL_ADC_IsEnabled+0x18>
 80007b0:	2301      	movs	r3, #1
 80007b2:	e000      	b.n	80007b6 <LL_ADC_IsEnabled+0x1a>
 80007b4:	2300      	movs	r3, #0
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
	...

080007c4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	689a      	ldr	r2, [r3, #8]
 80007d0:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <LL_ADC_REG_StartConversion+0x24>)
 80007d2:	4013      	ands	r3, r2
 80007d4:	f043 0204 	orr.w	r2, r3, #4
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80007dc:	bf00      	nop
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	7fffffc0 	.word	0x7fffffc0

080007ec <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	689b      	ldr	r3, [r3, #8]
 80007f8:	f003 0304 	and.w	r3, r3, #4
 80007fc:	2b04      	cmp	r3, #4
 80007fe:	d101      	bne.n	8000804 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000800:	2301      	movs	r3, #1
 8000802:	e000      	b.n	8000806 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr

08000812 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000812:	b480      	push	{r7}
 8000814:	b083      	sub	sp, #12
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	689b      	ldr	r3, [r3, #8]
 800081e:	f003 0308 	and.w	r3, r3, #8
 8000822:	2b08      	cmp	r3, #8
 8000824:	d101      	bne.n	800082a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000826:	2301      	movs	r3, #1
 8000828:	e000      	b.n	800082c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800082a:	2300      	movs	r3, #0
}
 800082c:	4618      	mov	r0, r3
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b089      	sub	sp, #36	; 0x24
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000840:	2300      	movs	r3, #0
 8000842:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000844:	2300      	movs	r3, #0
 8000846:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d101      	bne.n	8000852 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e18e      	b.n	8000b70 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	68db      	ldr	r3, [r3, #12]
 8000856:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800085c:	2b00      	cmp	r3, #0
 800085e:	d109      	bne.n	8000874 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f00b fdb1 	bl	800c3c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2200      	movs	r2, #0
 800086a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2200      	movs	r2, #0
 8000870:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff ff3f 	bl	80006fc <LL_ADC_IsDeepPowerDownEnabled>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d004      	beq.n	800088e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff ff25 	bl	80006d8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff ff5a 	bl	800074c <LL_ADC_IsInternalRegulatorEnabled>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d113      	bne.n	80008c6 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff ff3e 	bl	8000724 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80008a8:	4b9a      	ldr	r3, [pc, #616]	; (8000b14 <HAL_ADC_Init+0x2dc>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	099b      	lsrs	r3, r3, #6
 80008ae:	4a9a      	ldr	r2, [pc, #616]	; (8000b18 <HAL_ADC_Init+0x2e0>)
 80008b0:	fba2 2303 	umull	r2, r3, r2, r3
 80008b4:	099b      	lsrs	r3, r3, #6
 80008b6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80008b8:	e002      	b.n	80008c0 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	3b01      	subs	r3, #1
 80008be:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d1f9      	bne.n	80008ba <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff ff3e 	bl	800074c <LL_ADC_IsInternalRegulatorEnabled>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d10d      	bne.n	80008f2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80008da:	f043 0210 	orr.w	r2, r3, #16
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008e6:	f043 0201 	orr.w	r2, r3, #1
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80008ee:	2301      	movs	r3, #1
 80008f0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff ff78 	bl	80007ec <LL_ADC_REG_IsConversionOngoing>
 80008fc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000902:	f003 0310 	and.w	r3, r3, #16
 8000906:	2b00      	cmp	r3, #0
 8000908:	f040 8129 	bne.w	8000b5e <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	2b00      	cmp	r3, #0
 8000910:	f040 8125 	bne.w	8000b5e <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000918:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800091c:	f043 0202 	orr.w	r2, r3, #2
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff ff37 	bl	800079c <LL_ADC_IsEnabled>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d136      	bne.n	80009a2 <HAL_ADC_Init+0x16a>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a78      	ldr	r2, [pc, #480]	; (8000b1c <HAL_ADC_Init+0x2e4>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d004      	beq.n	8000948 <HAL_ADC_Init+0x110>
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a77      	ldr	r2, [pc, #476]	; (8000b20 <HAL_ADC_Init+0x2e8>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d10e      	bne.n	8000966 <HAL_ADC_Init+0x12e>
 8000948:	4874      	ldr	r0, [pc, #464]	; (8000b1c <HAL_ADC_Init+0x2e4>)
 800094a:	f7ff ff27 	bl	800079c <LL_ADC_IsEnabled>
 800094e:	4604      	mov	r4, r0
 8000950:	4873      	ldr	r0, [pc, #460]	; (8000b20 <HAL_ADC_Init+0x2e8>)
 8000952:	f7ff ff23 	bl	800079c <LL_ADC_IsEnabled>
 8000956:	4603      	mov	r3, r0
 8000958:	4323      	orrs	r3, r4
 800095a:	2b00      	cmp	r3, #0
 800095c:	bf0c      	ite	eq
 800095e:	2301      	moveq	r3, #1
 8000960:	2300      	movne	r3, #0
 8000962:	b2db      	uxtb	r3, r3
 8000964:	e008      	b.n	8000978 <HAL_ADC_Init+0x140>
 8000966:	486f      	ldr	r0, [pc, #444]	; (8000b24 <HAL_ADC_Init+0x2ec>)
 8000968:	f7ff ff18 	bl	800079c <LL_ADC_IsEnabled>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	bf0c      	ite	eq
 8000972:	2301      	moveq	r3, #1
 8000974:	2300      	movne	r3, #0
 8000976:	b2db      	uxtb	r3, r3
 8000978:	2b00      	cmp	r3, #0
 800097a:	d012      	beq.n	80009a2 <HAL_ADC_Init+0x16a>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a66      	ldr	r2, [pc, #408]	; (8000b1c <HAL_ADC_Init+0x2e4>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d004      	beq.n	8000990 <HAL_ADC_Init+0x158>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a65      	ldr	r2, [pc, #404]	; (8000b20 <HAL_ADC_Init+0x2e8>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d101      	bne.n	8000994 <HAL_ADC_Init+0x15c>
 8000990:	4a65      	ldr	r2, [pc, #404]	; (8000b28 <HAL_ADC_Init+0x2f0>)
 8000992:	e000      	b.n	8000996 <HAL_ADC_Init+0x15e>
 8000994:	4a65      	ldr	r2, [pc, #404]	; (8000b2c <HAL_ADC_Init+0x2f4>)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	4619      	mov	r1, r3
 800099c:	4610      	mov	r0, r2
 800099e:	f7ff fd6f 	bl	8000480 <LL_ADC_SetCommonClock>
                  hadc->Init.Overrun                                                    |
                  hadc->Init.Resolution                                                 |
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode) );

#else
    if((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80009a2:	f7ff fd4d 	bl	8000440 <HAL_GetREVID>
 80009a6:	4602      	mov	r2, r0
 80009a8:	f241 0303 	movw	r3, #4099	; 0x1003
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d914      	bls.n	80009da <HAL_ADC_Init+0x1a2>
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	689b      	ldr	r3, [r3, #8]
 80009b4:	2b10      	cmp	r3, #16
 80009b6:	d110      	bne.n	80009da <HAL_ADC_Init+0x1a2>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	7d5b      	ldrb	r3, [r3, #21]
 80009bc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80009c2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution |(ADC_CFGR_RES_1|ADC_CFGR_RES_0)                |
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80009c8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode) );
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	7f1b      	ldrb	r3, [r3, #28]
 80009ce:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution |(ADC_CFGR_RES_1|ADC_CFGR_RES_0)                |
 80009d0:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80009d2:	f043 030c 	orr.w	r3, r3, #12
 80009d6:	61bb      	str	r3, [r7, #24]
 80009d8:	e00d      	b.n	80009f6 <HAL_ADC_Init+0x1be>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	7d5b      	ldrb	r3, [r3, #21]
 80009de:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80009e4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80009ea:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode) );
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	7f1b      	ldrb	r3, [r3, #28]
 80009f0:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80009f2:	4313      	orrs	r3, r2
 80009f4:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	7f1b      	ldrb	r3, [r3, #28]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d106      	bne.n	8000a0c <HAL_ADC_Init+0x1d4>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	6a1b      	ldr	r3, [r3, #32]
 8000a02:	3b01      	subs	r3, #1
 8000a04:	045b      	lsls	r3, r3, #17
 8000a06:	69ba      	ldr	r2, [r7, #24]
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d009      	beq.n	8000a28 <HAL_ADC_Init+0x1f0>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a18:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a20:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000a22:	69ba      	ldr	r2, [r7, #24]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	68da      	ldr	r2, [r3, #12]
 8000a2e:	4b40      	ldr	r3, [pc, #256]	; (8000b30 <HAL_ADC_Init+0x2f8>)
 8000a30:	4013      	ands	r3, r2
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	6812      	ldr	r2, [r2, #0]
 8000a36:	69b9      	ldr	r1, [r7, #24]
 8000a38:	430b      	orrs	r3, r1
 8000a3a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff fed3 	bl	80007ec <LL_ADC_REG_IsConversionOngoing>
 8000a46:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff fee0 	bl	8000812 <LL_ADC_INJ_IsConversionOngoing>
 8000a52:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d14a      	bne.n	8000af0 <HAL_ADC_Init+0x2b8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d147      	bne.n	8000af0 <HAL_ADC_Init+0x2b8>
       )
    {
      tmpCFGR = (
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	7d1b      	ldrb	r3, [r3, #20]
 8000a64:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	68da      	ldr	r2, [r3, #12]
 8000a74:	4b2f      	ldr	r3, [pc, #188]	; (8000b34 <HAL_ADC_Init+0x2fc>)
 8000a76:	4013      	ands	r3, r2
 8000a78:	687a      	ldr	r2, [r7, #4]
 8000a7a:	6812      	ldr	r2, [r2, #0]
 8000a7c:	69b9      	ldr	r1, [r7, #24]
 8000a7e:	430b      	orrs	r3, r1
 8000a80:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d11b      	bne.n	8000ac4 <HAL_ADC_Init+0x28c>
        assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

      if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a90:	2b00      	cmp	r3, #0
       /*  - Oversampling Ratio                                               */
       /*  - Right bit shift                                                  */
       /*  - Left bit shift                                                   */
       /*  - Triggered mode                                                   */
       /*  - Oversampling mode (continued/resumed)                            */
       MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	691a      	ldr	r2, [r3, #16]
 8000a98:	4b27      	ldr	r3, [pc, #156]	; (8000b38 <HAL_ADC_Init+0x300>)
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8000aa0:	3a01      	subs	r2, #1
 8000aa2:	0411      	lsls	r1, r2, #16
 8000aa4:	687a      	ldr	r2, [r7, #4]
 8000aa6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000aa8:	4311      	orrs	r1, r2
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000aae:	4311      	orrs	r1, r2
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	431a      	orrs	r2, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f042 0201 	orr.w	r2, r2, #1
 8000ac0:	611a      	str	r2, [r3, #16]
 8000ac2:	e007      	b.n	8000ad4 <HAL_ADC_Init+0x29c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	691a      	ldr	r2, [r3, #16]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f022 0201 	bic.w	r2, r2, #1
 8000ad2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	691b      	ldr	r3, [r3, #16]
 8000ada:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	430a      	orrs	r2, r1
 8000ae8:	611a      	str	r2, [r3, #16]

      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f000 fd3e 	bl	800156c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d121      	bne.n	8000b3c <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afe:	f023 010f 	bic.w	r1, r3, #15
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	1e5a      	subs	r2, r3, #1
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	631a      	str	r2, [r3, #48]	; 0x30
 8000b10:	e01c      	b.n	8000b4c <HAL_ADC_Init+0x314>
 8000b12:	bf00      	nop
 8000b14:	20000008 	.word	0x20000008
 8000b18:	053e2d63 	.word	0x053e2d63
 8000b1c:	40022000 	.word	0x40022000
 8000b20:	40022100 	.word	0x40022100
 8000b24:	58026000 	.word	0x58026000
 8000b28:	40022300 	.word	0x40022300
 8000b2c:	58026300 	.word	0x58026300
 8000b30:	fff0c003 	.word	0xfff0c003
 8000b34:	ffffbffc 	.word	0xffffbffc
 8000b38:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f022 020f 	bic.w	r2, r2, #15
 8000b4a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b50:	f023 0303 	bic.w	r3, r3, #3
 8000b54:	f043 0201 	orr.w	r2, r3, #1
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	655a      	str	r2, [r3, #84]	; 0x54
 8000b5c:	e007      	b.n	8000b6e <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b62:	f043 0210 	orr.w	r2, r3, #16
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000b6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3724      	adds	r7, #36	; 0x24
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd90      	pop	{r4, r7, pc}

08000b78 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a55      	ldr	r2, [pc, #340]	; (8000ce0 <HAL_ADC_Start_DMA+0x168>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d004      	beq.n	8000b98 <HAL_ADC_Start_DMA+0x20>
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a54      	ldr	r2, [pc, #336]	; (8000ce4 <HAL_ADC_Start_DMA+0x16c>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d101      	bne.n	8000b9c <HAL_ADC_Start_DMA+0x24>
 8000b98:	4b53      	ldr	r3, [pc, #332]	; (8000ce8 <HAL_ADC_Start_DMA+0x170>)
 8000b9a:	e000      	b.n	8000b9e <HAL_ADC_Start_DMA+0x26>
 8000b9c:	4b53      	ldr	r3, [pc, #332]	; (8000cec <HAL_ADC_Start_DMA+0x174>)
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff fd8c 	bl	80006bc <LL_ADC_GetMultimode>
 8000ba4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff fe1e 	bl	80007ec <LL_ADC_REG_IsConversionOngoing>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	f040 808c 	bne.w	8000cd0 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d101      	bne.n	8000bc6 <HAL_ADC_Start_DMA+0x4e>
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	e087      	b.n	8000cd6 <HAL_ADC_Start_DMA+0x15e>
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	2201      	movs	r2, #1
 8000bca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000bce:	693b      	ldr	r3, [r7, #16]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d005      	beq.n	8000be0 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	2b05      	cmp	r3, #5
 8000bd8:	d002      	beq.n	8000be0 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	2b09      	cmp	r3, #9
 8000bde:	d170      	bne.n	8000cc2 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8000be0:	68f8      	ldr	r0, [r7, #12]
 8000be2:	f000 fbab 	bl	800133c <ADC_Enable>
 8000be6:	4603      	mov	r3, r0
 8000be8:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8000bea:	7dfb      	ldrb	r3, [r7, #23]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d163      	bne.n	8000cb8 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000bf4:	4b3e      	ldr	r3, [pc, #248]	; (8000cf0 <HAL_ADC_Start_DMA+0x178>)
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a37      	ldr	r2, [pc, #220]	; (8000ce4 <HAL_ADC_Start_DMA+0x16c>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d002      	beq.n	8000c10 <HAL_ADC_Start_DMA+0x98>
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	e000      	b.n	8000c12 <HAL_ADC_Start_DMA+0x9a>
 8000c10:	4b33      	ldr	r3, [pc, #204]	; (8000ce0 <HAL_ADC_Start_DMA+0x168>)
 8000c12:	68fa      	ldr	r2, [r7, #12]
 8000c14:	6812      	ldr	r2, [r2, #0]
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d002      	beq.n	8000c20 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d105      	bne.n	8000c2c <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c24:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d006      	beq.n	8000c46 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c3c:	f023 0206 	bic.w	r2, r3, #6
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	659a      	str	r2, [r3, #88]	; 0x58
 8000c44:	e002      	b.n	8000c4c <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c50:	4a28      	ldr	r2, [pc, #160]	; (8000cf4 <HAL_ADC_Start_DMA+0x17c>)
 8000c52:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c58:	4a27      	ldr	r2, [pc, #156]	; (8000cf8 <HAL_ADC_Start_DMA+0x180>)
 8000c5a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c60:	4a26      	ldr	r2, [pc, #152]	; (8000cfc <HAL_ADC_Start_DMA+0x184>)
 8000c62:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	221c      	movs	r2, #28
 8000c6a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	685a      	ldr	r2, [r3, #4]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f042 0210 	orr.w	r2, r2, #16
 8000c82:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4610      	mov	r0, r2
 8000c90:	f7ff fcb4 	bl	80005fc <LL_ADC_REG_SetDataTransferMode>

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	3340      	adds	r3, #64	; 0x40
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	68ba      	ldr	r2, [r7, #8]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	f001 fb3e 	bl	8002324 <HAL_DMA_Start_IT>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff fd87 	bl	80007c4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8000cb6:	e00d      	b.n	8000cd4 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8000cc0:	e008      	b.n	8000cd4 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8000cce:	e001      	b.n	8000cd4 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8000cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3718      	adds	r7, #24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40022000 	.word	0x40022000
 8000ce4:	40022100 	.word	0x40022100
 8000ce8:	40022300 	.word	0x40022300
 8000cec:	58026300 	.word	0x58026300
 8000cf0:	fffff0fe 	.word	0xfffff0fe
 8000cf4:	08001445 	.word	0x08001445
 8000cf8:	0800151d 	.word	0x0800151d
 8000cfc:	08001539 	.word	0x08001539

08000d00 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8000d14:	b590      	push	{r4, r7, lr}
 8000d16:	b099      	sub	sp, #100	; 0x64
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	4a99      	ldr	r2, [pc, #612]	; (8000f94 <HAL_ADC_ConfigChannel+0x280>)
 8000d2e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d101      	bne.n	8000d3e <HAL_ADC_ConfigChannel+0x2a>
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	e2e6      	b.n	800130c <HAL_ADC_ConfigChannel+0x5f8>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2201      	movs	r2, #1
 8000d42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff fd4e 	bl	80007ec <LL_ADC_REG_IsConversionOngoing>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f040 82cb 	bne.w	80012ee <HAL_ADC_ConfigChannel+0x5da>
  {
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d108      	bne.n	8000d76 <HAL_ADC_ConfigChannel+0x62>
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	0e9b      	lsrs	r3, r3, #26
 8000d6a:	f003 031f 	and.w	r3, r3, #31
 8000d6e:	2201      	movs	r2, #1
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	e00f      	b.n	8000d96 <HAL_ADC_ConfigChannel+0x82>
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	64bb      	str	r3, [r7, #72]	; 0x48
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d7e:	fa93 f3a3 	rbit	r3, r3
 8000d82:	647b      	str	r3, [r7, #68]	; 0x44
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d86:	fab3 f383 	clz	r3, r3
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	f003 031f 	and.w	r3, r3, #31
 8000d90:	2201      	movs	r2, #1
 8000d92:	fa02 f303 	lsl.w	r3, r2, r3
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	6812      	ldr	r2, [r2, #0]
 8000d9a:	69d1      	ldr	r1, [r2, #28]
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	6812      	ldr	r2, [r2, #0]
 8000da0:	430b      	orrs	r3, r1
 8000da2:	61d3      	str	r3, [r2, #28]

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6818      	ldr	r0, [r3, #0]
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	6859      	ldr	r1, [r3, #4]
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	461a      	mov	r2, r3
 8000db2:	f7ff fbfa 	bl	80005aa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fd16 	bl	80007ec <LL_ADC_REG_IsConversionOngoing>
 8000dc0:	65b8      	str	r0, [r7, #88]	; 0x58
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fd23 	bl	8000812 <LL_ADC_INJ_IsConversionOngoing>
 8000dcc:	6578      	str	r0, [r7, #84]	; 0x54
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000dce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	f040 80b3 	bne.w	8000f3c <HAL_ADC_ConfigChannel+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	f040 80af 	bne.w	8000f3c <HAL_ADC_ConfigChannel+0x228>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6818      	ldr	r0, [r3, #0]
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	6819      	ldr	r1, [r3, #0]
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	461a      	mov	r2, r3
 8000dec:	f7ff fc19 	bl	8000622 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8000df0:	4b69      	ldr	r3, [pc, #420]	; (8000f98 <HAL_ADC_ConfigChannel+0x284>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8000df8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000dfc:	d10b      	bne.n	8000e16 <HAL_ADC_ConfigChannel+0x102>
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	695a      	ldr	r2, [r3, #20]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	089b      	lsrs	r3, r3, #2
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	e01d      	b.n	8000e52 <HAL_ADC_ConfigChannel+0x13e>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	f003 0310 	and.w	r3, r3, #16
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d10b      	bne.n	8000e3c <HAL_ADC_ConfigChannel+0x128>
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	695a      	ldr	r2, [r3, #20]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	089b      	lsrs	r3, r3, #2
 8000e30:	f003 0307 	and.w	r3, r3, #7
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	e00a      	b.n	8000e52 <HAL_ADC_ConfigChannel+0x13e>
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	695a      	ldr	r2, [r3, #20]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	68db      	ldr	r3, [r3, #12]
 8000e46:	089b      	lsrs	r3, r3, #2
 8000e48:	f003 0304 	and.w	r3, r3, #4
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	653b      	str	r3, [r7, #80]	; 0x50

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	691b      	ldr	r3, [r3, #16]
 8000e58:	2b04      	cmp	r3, #4
 8000e5a:	d027      	beq.n	8000eac <HAL_ADC_ConfigChannel+0x198>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6818      	ldr	r0, [r3, #0]
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	6919      	ldr	r1, [r3, #16]
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e6a:	f7ff fb3d 	bl	80004e8 <LL_ADC_SetOffset>

        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
        /* Set ADC selected offset signed saturation */
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6818      	ldr	r0, [r3, #0]
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	6919      	ldr	r1, [r3, #16]
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	7e5b      	ldrb	r3, [r3, #25]
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d102      	bne.n	8000e84 <HAL_ADC_ConfigChannel+0x170>
 8000e7e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000e82:	e000      	b.n	8000e86 <HAL_ADC_ConfigChannel+0x172>
 8000e84:	2300      	movs	r3, #0
 8000e86:	461a      	mov	r2, r3
 8000e88:	f7ff fb64 	bl	8000554 <LL_ADC_SetOffsetSignedSaturation>

        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
        /* Set ADC selected offset right shift */
        LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6818      	ldr	r0, [r3, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	6919      	ldr	r1, [r3, #16]
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	7e1b      	ldrb	r3, [r3, #24]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d102      	bne.n	8000ea2 <HAL_ADC_ConfigChannel+0x18e>
 8000e9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ea0:	e000      	b.n	8000ea4 <HAL_ADC_ConfigChannel+0x190>
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	f7ff fb3c 	bl	8000522 <LL_ADC_SetDataRightShift>
 8000eaa:	e047      	b.n	8000f3c <HAL_ADC_ConfigChannel+0x228>
      else
      {
         /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
           If this is the case, offset OFRx is disabled since
           sConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	069b      	lsls	r3, r3, #26
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d107      	bne.n	8000ed0 <HAL_ADC_ConfigChannel+0x1bc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000ece:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000ed6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	069b      	lsls	r3, r3, #26
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d107      	bne.n	8000ef4 <HAL_ADC_ConfigChannel+0x1e0>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000ef2:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000efa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	069b      	lsls	r3, r3, #26
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d107      	bne.n	8000f18 <HAL_ADC_ConfigChannel+0x204>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000f16:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000f1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	069b      	lsls	r3, r3, #26
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d107      	bne.n	8000f3c <HAL_ADC_ConfigChannel+0x228>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000f3a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fc2b 	bl	800079c <LL_ADC_IsEnabled>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	f040 81d9 	bne.w	8001300 <HAL_ADC_ConfigChannel+0x5ec>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6818      	ldr	r0, [r3, #0]
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	6819      	ldr	r1, [r3, #0]
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	f7ff fb8a 	bl	8000674 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	4a0b      	ldr	r2, [pc, #44]	; (8000f94 <HAL_ADC_ConfigChannel+0x280>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	f040 8101 	bne.w	800116e <HAL_ADC_ConfigChannel+0x45a>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d10f      	bne.n	8000f9c <HAL_ADC_ConfigChannel+0x288>
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	0e9b      	lsrs	r3, r3, #26
 8000f82:	3301      	adds	r3, #1
 8000f84:	f003 031f 	and.w	r3, r3, #31
 8000f88:	2b09      	cmp	r3, #9
 8000f8a:	bf94      	ite	ls
 8000f8c:	2301      	movls	r3, #1
 8000f8e:	2300      	movhi	r3, #0
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	e016      	b.n	8000fc2 <HAL_ADC_ConfigChannel+0x2ae>
 8000f94:	47ff0000 	.word	0x47ff0000
 8000f98:	5c001000 	.word	0x5c001000
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000fa4:	fa93 f3a3 	rbit	r3, r3
 8000fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8000faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fac:	fab3 f383 	clz	r3, r3
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f003 031f 	and.w	r3, r3, #31
 8000fb8:	2b09      	cmp	r3, #9
 8000fba:	bf94      	ite	ls
 8000fbc:	2301      	movls	r3, #1
 8000fbe:	2300      	movhi	r3, #0
 8000fc0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d064      	beq.n	8001090 <HAL_ADC_ConfigChannel+0x37c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d107      	bne.n	8000fe2 <HAL_ADC_ConfigChannel+0x2ce>
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	0e9b      	lsrs	r3, r3, #26
 8000fd8:	3301      	adds	r3, #1
 8000fda:	069b      	lsls	r3, r3, #26
 8000fdc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000fe0:	e00e      	b.n	8001000 <HAL_ADC_ConfigChannel+0x2ec>
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fea:	fa93 f3a3 	rbit	r3, r3
 8000fee:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8000ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ff2:	fab3 f383 	clz	r3, r3
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	069b      	lsls	r3, r3, #26
 8000ffc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001008:	2b00      	cmp	r3, #0
 800100a:	d109      	bne.n	8001020 <HAL_ADC_ConfigChannel+0x30c>
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	0e9b      	lsrs	r3, r3, #26
 8001012:	3301      	adds	r3, #1
 8001014:	f003 031f 	and.w	r3, r3, #31
 8001018:	2101      	movs	r1, #1
 800101a:	fa01 f303 	lsl.w	r3, r1, r3
 800101e:	e010      	b.n	8001042 <HAL_ADC_ConfigChannel+0x32e>
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001028:	fa93 f3a3 	rbit	r3, r3
 800102c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800102e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001030:	fab3 f383 	clz	r3, r3
 8001034:	b2db      	uxtb	r3, r3
 8001036:	3301      	adds	r3, #1
 8001038:	f003 031f 	and.w	r3, r3, #31
 800103c:	2101      	movs	r1, #1
 800103e:	fa01 f303 	lsl.w	r3, r1, r3
 8001042:	ea42 0103 	orr.w	r1, r2, r3
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800104e:	2b00      	cmp	r3, #0
 8001050:	d10a      	bne.n	8001068 <HAL_ADC_ConfigChannel+0x354>
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	0e9b      	lsrs	r3, r3, #26
 8001058:	3301      	adds	r3, #1
 800105a:	f003 021f 	and.w	r2, r3, #31
 800105e:	4613      	mov	r3, r2
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	4413      	add	r3, r2
 8001064:	051b      	lsls	r3, r3, #20
 8001066:	e011      	b.n	800108c <HAL_ADC_ConfigChannel+0x378>
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800106e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001070:	fa93 f3a3 	rbit	r3, r3
 8001074:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001078:	fab3 f383 	clz	r3, r3
 800107c:	b2db      	uxtb	r3, r3
 800107e:	3301      	adds	r3, #1
 8001080:	f003 021f 	and.w	r2, r3, #31
 8001084:	4613      	mov	r3, r2
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	4413      	add	r3, r2
 800108a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800108c:	430b      	orrs	r3, r1
 800108e:	e069      	b.n	8001164 <HAL_ADC_ConfigChannel+0x450>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001098:	2b00      	cmp	r3, #0
 800109a:	d107      	bne.n	80010ac <HAL_ADC_ConfigChannel+0x398>
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	0e9b      	lsrs	r3, r3, #26
 80010a2:	3301      	adds	r3, #1
 80010a4:	069b      	lsls	r3, r3, #26
 80010a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010aa:	e00e      	b.n	80010ca <HAL_ADC_ConfigChannel+0x3b6>
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b2:	6a3b      	ldr	r3, [r7, #32]
 80010b4:	fa93 f3a3 	rbit	r3, r3
 80010b8:	61fb      	str	r3, [r7, #28]
  return result;
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	fab3 f383 	clz	r3, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	3301      	adds	r3, #1
 80010c4:	069b      	lsls	r3, r3, #26
 80010c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d109      	bne.n	80010ea <HAL_ADC_ConfigChannel+0x3d6>
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	0e9b      	lsrs	r3, r3, #26
 80010dc:	3301      	adds	r3, #1
 80010de:	f003 031f 	and.w	r3, r3, #31
 80010e2:	2101      	movs	r1, #1
 80010e4:	fa01 f303 	lsl.w	r3, r1, r3
 80010e8:	e010      	b.n	800110c <HAL_ADC_ConfigChannel+0x3f8>
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	fa93 f3a3 	rbit	r3, r3
 80010f6:	617b      	str	r3, [r7, #20]
  return result;
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	fab3 f383 	clz	r3, r3
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	3301      	adds	r3, #1
 8001102:	f003 031f 	and.w	r3, r3, #31
 8001106:	2101      	movs	r1, #1
 8001108:	fa01 f303 	lsl.w	r3, r1, r3
 800110c:	ea42 0103 	orr.w	r1, r2, r3
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001118:	2b00      	cmp	r3, #0
 800111a:	d10d      	bne.n	8001138 <HAL_ADC_ConfigChannel+0x424>
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	0e9b      	lsrs	r3, r3, #26
 8001122:	3301      	adds	r3, #1
 8001124:	f003 021f 	and.w	r2, r3, #31
 8001128:	4613      	mov	r3, r2
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	4413      	add	r3, r2
 800112e:	3b1e      	subs	r3, #30
 8001130:	051b      	lsls	r3, r3, #20
 8001132:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001136:	e014      	b.n	8001162 <HAL_ADC_ConfigChannel+0x44e>
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	60fb      	str	r3, [r7, #12]
  return result;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	fab3 f383 	clz	r3, r3
 800114c:	b2db      	uxtb	r3, r3
 800114e:	3301      	adds	r3, #1
 8001150:	f003 021f 	and.w	r2, r3, #31
 8001154:	4613      	mov	r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	4413      	add	r3, r2
 800115a:	3b1e      	subs	r3, #30
 800115c:	051b      	lsls	r3, r3, #20
 800115e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001162:	430b      	orrs	r3, r1
 8001164:	683a      	ldr	r2, [r7, #0]
 8001166:	6892      	ldr	r2, [r2, #8]
 8001168:	4619      	mov	r1, r3
 800116a:	f7ff fa5a 	bl	8000622 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	f280 80c4 	bge.w	8001300 <HAL_ADC_ConfigChannel+0x5ec>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a65      	ldr	r2, [pc, #404]	; (8001314 <HAL_ADC_ConfigChannel+0x600>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d004      	beq.n	800118c <HAL_ADC_ConfigChannel+0x478>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a64      	ldr	r2, [pc, #400]	; (8001318 <HAL_ADC_ConfigChannel+0x604>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d101      	bne.n	8001190 <HAL_ADC_ConfigChannel+0x47c>
 800118c:	4b63      	ldr	r3, [pc, #396]	; (800131c <HAL_ADC_ConfigChannel+0x608>)
 800118e:	e000      	b.n	8001192 <HAL_ADC_ConfigChannel+0x47e>
 8001190:	4b63      	ldr	r3, [pc, #396]	; (8001320 <HAL_ADC_ConfigChannel+0x60c>)
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f99a 	bl	80004cc <LL_ADC_GetCommonPathInternalCh>
 8001198:	64f8      	str	r0, [r7, #76]	; 0x4c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a5d      	ldr	r2, [pc, #372]	; (8001314 <HAL_ADC_ConfigChannel+0x600>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d004      	beq.n	80011ae <HAL_ADC_ConfigChannel+0x49a>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a5b      	ldr	r2, [pc, #364]	; (8001318 <HAL_ADC_ConfigChannel+0x604>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d10e      	bne.n	80011cc <HAL_ADC_ConfigChannel+0x4b8>
 80011ae:	4859      	ldr	r0, [pc, #356]	; (8001314 <HAL_ADC_ConfigChannel+0x600>)
 80011b0:	f7ff faf4 	bl	800079c <LL_ADC_IsEnabled>
 80011b4:	4604      	mov	r4, r0
 80011b6:	4858      	ldr	r0, [pc, #352]	; (8001318 <HAL_ADC_ConfigChannel+0x604>)
 80011b8:	f7ff faf0 	bl	800079c <LL_ADC_IsEnabled>
 80011bc:	4603      	mov	r3, r0
 80011be:	4323      	orrs	r3, r4
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	bf0c      	ite	eq
 80011c4:	2301      	moveq	r3, #1
 80011c6:	2300      	movne	r3, #0
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	e008      	b.n	80011de <HAL_ADC_ConfigChannel+0x4ca>
 80011cc:	4855      	ldr	r0, [pc, #340]	; (8001324 <HAL_ADC_ConfigChannel+0x610>)
 80011ce:	f7ff fae5 	bl	800079c <LL_ADC_IsEnabled>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	bf0c      	ite	eq
 80011d8:	2301      	moveq	r3, #1
 80011da:	2300      	movne	r3, #0
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d07b      	beq.n	80012da <HAL_ADC_ConfigChannel+0x5c6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a50      	ldr	r2, [pc, #320]	; (8001328 <HAL_ADC_ConfigChannel+0x614>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d12e      	bne.n	800124a <HAL_ADC_ConfigChannel+0x536>
 80011ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d129      	bne.n	800124a <HAL_ADC_ConfigChannel+0x536>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a4a      	ldr	r2, [pc, #296]	; (8001324 <HAL_ADC_ConfigChannel+0x610>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d17f      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a43      	ldr	r2, [pc, #268]	; (8001314 <HAL_ADC_ConfigChannel+0x600>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d004      	beq.n	8001214 <HAL_ADC_ConfigChannel+0x500>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a42      	ldr	r2, [pc, #264]	; (8001318 <HAL_ADC_ConfigChannel+0x604>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d101      	bne.n	8001218 <HAL_ADC_ConfigChannel+0x504>
 8001214:	4a41      	ldr	r2, [pc, #260]	; (800131c <HAL_ADC_ConfigChannel+0x608>)
 8001216:	e000      	b.n	800121a <HAL_ADC_ConfigChannel+0x506>
 8001218:	4a41      	ldr	r2, [pc, #260]	; (8001320 <HAL_ADC_ConfigChannel+0x60c>)
 800121a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800121c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001220:	4619      	mov	r1, r3
 8001222:	4610      	mov	r0, r2
 8001224:	f7ff f93f 	bl	80004a6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001228:	4b40      	ldr	r3, [pc, #256]	; (800132c <HAL_ADC_ConfigChannel+0x618>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	099b      	lsrs	r3, r3, #6
 800122e:	4a40      	ldr	r2, [pc, #256]	; (8001330 <HAL_ADC_ConfigChannel+0x61c>)
 8001230:	fba2 2303 	umull	r2, r3, r2, r3
 8001234:	099b      	lsrs	r3, r3, #6
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0UL)
 800123a:	e002      	b.n	8001242 <HAL_ADC_ConfigChannel+0x52e>
              {
                wait_loop_index--;
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	3b01      	subs	r3, #1
 8001240:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0UL)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d1f9      	bne.n	800123c <HAL_ADC_ConfigChannel+0x528>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001248:	e05a      	b.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a39      	ldr	r2, [pc, #228]	; (8001334 <HAL_ADC_ConfigChannel+0x620>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d11e      	bne.n	8001292 <HAL_ADC_ConfigChannel+0x57e>
 8001254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001256:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d119      	bne.n	8001292 <HAL_ADC_ConfigChannel+0x57e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a30      	ldr	r2, [pc, #192]	; (8001324 <HAL_ADC_ConfigChannel+0x610>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d14b      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a29      	ldr	r2, [pc, #164]	; (8001314 <HAL_ADC_ConfigChannel+0x600>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d004      	beq.n	800127c <HAL_ADC_ConfigChannel+0x568>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a28      	ldr	r2, [pc, #160]	; (8001318 <HAL_ADC_ConfigChannel+0x604>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d101      	bne.n	8001280 <HAL_ADC_ConfigChannel+0x56c>
 800127c:	4a27      	ldr	r2, [pc, #156]	; (800131c <HAL_ADC_ConfigChannel+0x608>)
 800127e:	e000      	b.n	8001282 <HAL_ADC_ConfigChannel+0x56e>
 8001280:	4a27      	ldr	r2, [pc, #156]	; (8001320 <HAL_ADC_ConfigChannel+0x60c>)
 8001282:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001284:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001288:	4619      	mov	r1, r3
 800128a:	4610      	mov	r0, r2
 800128c:	f7ff f90b 	bl	80004a6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001290:	e036      	b.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a28      	ldr	r2, [pc, #160]	; (8001338 <HAL_ADC_ConfigChannel+0x624>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d131      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
 800129c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800129e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d12c      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a1e      	ldr	r2, [pc, #120]	; (8001324 <HAL_ADC_ConfigChannel+0x610>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d127      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a17      	ldr	r2, [pc, #92]	; (8001314 <HAL_ADC_ConfigChannel+0x600>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d004      	beq.n	80012c4 <HAL_ADC_ConfigChannel+0x5b0>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a16      	ldr	r2, [pc, #88]	; (8001318 <HAL_ADC_ConfigChannel+0x604>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d101      	bne.n	80012c8 <HAL_ADC_ConfigChannel+0x5b4>
 80012c4:	4a15      	ldr	r2, [pc, #84]	; (800131c <HAL_ADC_ConfigChannel+0x608>)
 80012c6:	e000      	b.n	80012ca <HAL_ADC_ConfigChannel+0x5b6>
 80012c8:	4a15      	ldr	r2, [pc, #84]	; (8001320 <HAL_ADC_ConfigChannel+0x60c>)
 80012ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80012cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012d0:	4619      	mov	r1, r3
 80012d2:	4610      	mov	r0, r2
 80012d4:	f7ff f8e7 	bl	80004a6 <LL_ADC_SetCommonPathInternalCh>
 80012d8:	e012      	b.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012de:	f043 0220 	orr.w	r2, r3, #32
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80012ec:	e008      	b.n	8001300 <HAL_ADC_ConfigChannel+0x5ec>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012f2:	f043 0220 	orr.w	r2, r3, #32
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001308:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800130c:	4618      	mov	r0, r3
 800130e:	3764      	adds	r7, #100	; 0x64
 8001310:	46bd      	mov	sp, r7
 8001312:	bd90      	pop	{r4, r7, pc}
 8001314:	40022000 	.word	0x40022000
 8001318:	40022100 	.word	0x40022100
 800131c:	40022300 	.word	0x40022300
 8001320:	58026300 	.word	0x58026300
 8001324:	58026000 	.word	0x58026000
 8001328:	cb840000 	.word	0xcb840000
 800132c:	20000008 	.word	0x20000008
 8001330:	053e2d63 	.word	0x053e2d63
 8001334:	c7520000 	.word	0xc7520000
 8001338:	cfb80000 	.word	0xcfb80000

0800133c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff fa27 	bl	800079c <LL_ADC_IsEnabled>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d167      	bne.n	8001424 <ADC_Enable+0xe8>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	4b35      	ldr	r3, [pc, #212]	; (8001430 <ADC_Enable+0xf4>)
 800135c:	4013      	ands	r3, r2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d00d      	beq.n	800137e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001366:	f043 0210 	orr.w	r2, r3, #16
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001372:	f043 0201 	orr.w	r2, r3, #1
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e053      	b.n	8001426 <ADC_Enable+0xea>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f9f6 	bl	8000774 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001388:	f7ff f82c 	bl	80003e4 <HAL_GetTick>
 800138c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a28      	ldr	r2, [pc, #160]	; (8001434 <ADC_Enable+0xf8>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d004      	beq.n	80013a2 <ADC_Enable+0x66>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a26      	ldr	r2, [pc, #152]	; (8001438 <ADC_Enable+0xfc>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d101      	bne.n	80013a6 <ADC_Enable+0x6a>
 80013a2:	4b26      	ldr	r3, [pc, #152]	; (800143c <ADC_Enable+0x100>)
 80013a4:	e000      	b.n	80013a8 <ADC_Enable+0x6c>
 80013a6:	4b26      	ldr	r3, [pc, #152]	; (8001440 <ADC_Enable+0x104>)
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff f987 	bl	80006bc <LL_ADC_GetMultimode>
 80013ae:	60b8      	str	r0, [r7, #8]
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a20      	ldr	r2, [pc, #128]	; (8001438 <ADC_Enable+0xfc>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d002      	beq.n	80013c0 <ADC_Enable+0x84>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	e000      	b.n	80013c2 <ADC_Enable+0x86>
 80013c0:	4b1c      	ldr	r3, [pc, #112]	; (8001434 <ADC_Enable+0xf8>)
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	6812      	ldr	r2, [r2, #0]
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d025      	beq.n	8001416 <ADC_Enable+0xda>
         || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d129      	bne.n	8001424 <ADC_Enable+0xe8>
       )
    {
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80013d0:	e021      	b.n	8001416 <ADC_Enable+0xda>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff f9e0 	bl	800079c <LL_ADC_IsEnabled>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d104      	bne.n	80013ec <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff f9c4 	bl	8000774 <LL_ADC_Enable>
        }

        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013ec:	f7fe fffa 	bl	80003e4 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d90d      	bls.n	8001416 <ADC_Enable+0xda>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013fe:	f043 0210 	orr.w	r2, r3, #16
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800140a:	f043 0201 	orr.w	r2, r3, #1
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e007      	b.n	8001426 <ADC_Enable+0xea>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0301 	and.w	r3, r3, #1
 8001420:	2b01      	cmp	r3, #1
 8001422:	d1d6      	bne.n	80013d2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	8000003f 	.word	0x8000003f
 8001434:	40022000 	.word	0x40022000
 8001438:	40022100 	.word	0x40022100
 800143c:	40022300 	.word	0x40022300
 8001440:	58026300 	.word	0x58026300

08001444 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001450:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001456:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800145a:	2b00      	cmp	r3, #0
 800145c:	d14b      	bne.n	80014f6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001462:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0308 	and.w	r3, r3, #8
 8001474:	2b00      	cmp	r3, #0
 8001476:	d021      	beq.n	80014bc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff f881 	bl	8000584 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d032      	beq.n	80014ee <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d12b      	bne.n	80014ee <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800149a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d11f      	bne.n	80014ee <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014b2:	f043 0201 	orr.w	r2, r3, #1
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	655a      	str	r2, [r3, #84]	; 0x54
 80014ba:	e018      	b.n	80014ee <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	f003 0303 	and.w	r3, r3, #3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d111      	bne.n	80014ee <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d105      	bne.n	80014ee <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014e6:	f043 0201 	orr.w	r2, r3, #1
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	f00c f9bc 	bl	800d86c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80014f4:	e00e      	b.n	8001514 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014fa:	f003 0310 	and.w	r3, r3, #16
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8001502:	68f8      	ldr	r0, [r7, #12]
 8001504:	f7ff fbfc 	bl	8000d00 <HAL_ADC_ErrorCallback>
}
 8001508:	e004      	b.n	8001514 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	4798      	blx	r3
}
 8001514:	bf00      	nop
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001528:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800152a:	68f8      	ldr	r0, [r7, #12]
 800152c:	f00c f9a9 	bl	800d882 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001530:	bf00      	nop
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001544:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800154a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001556:	f043 0204 	orr.w	r2, r3, #4
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f7ff fbce 	bl	8000d00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001564:	bf00      	nop
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef* hadc)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if(ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a70      	ldr	r2, [pc, #448]	; (800173c <ADC_ConfigureBoostMode+0x1d0>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d004      	beq.n	8001588 <ADC_ConfigureBoostMode+0x1c>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a6f      	ldr	r2, [pc, #444]	; (8001740 <ADC_ConfigureBoostMode+0x1d4>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d109      	bne.n	800159c <ADC_ConfigureBoostMode+0x30>
 8001588:	4b6e      	ldr	r3, [pc, #440]	; (8001744 <ADC_ConfigureBoostMode+0x1d8>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001590:	2b00      	cmp	r3, #0
 8001592:	bf14      	ite	ne
 8001594:	2301      	movne	r3, #1
 8001596:	2300      	moveq	r3, #0
 8001598:	b2db      	uxtb	r3, r3
 800159a:	e008      	b.n	80015ae <ADC_ConfigureBoostMode+0x42>
 800159c:	4b6a      	ldr	r3, [pc, #424]	; (8001748 <ADC_ConfigureBoostMode+0x1dc>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	bf14      	ite	ne
 80015a8:	2301      	movne	r3, #1
 80015aa:	2300      	moveq	r3, #0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d01a      	beq.n	80015e8 <ADC_ConfigureBoostMode+0x7c>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80015b2:	f004 f8c7 	bl	8005744 <HAL_RCC_GetHCLKFreq>
 80015b6:	60f8      	str	r0, [r7, #12]
    switch(hadc->Init.ClockPrescaler)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80015c0:	d006      	beq.n	80015d0 <ADC_ConfigureBoostMode+0x64>
 80015c2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80015c6:	d00b      	beq.n	80015e0 <ADC_ConfigureBoostMode+0x74>
 80015c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015cc:	d000      	beq.n	80015d0 <ADC_ConfigureBoostMode+0x64>
        break;
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
        break;
      default:
        break;
 80015ce:	e05d      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	0c1b      	lsrs	r3, r3, #16
 80015d6:	68fa      	ldr	r2, [r7, #12]
 80015d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015dc:	60fb      	str	r3, [r7, #12]
        break;
 80015de:	e055      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
        freq /= 4UL;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	089b      	lsrs	r3, r3, #2
 80015e4:	60fb      	str	r3, [r7, #12]
        break;
 80015e6:	e051      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80015e8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80015ec:	f004 ffb8 	bl	8006560 <HAL_RCCEx_GetPeriphCLKFreq>
 80015f0:	60f8      	str	r0, [r7, #12]
    switch(hadc->Init.ClockPrescaler)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80015fa:	d02a      	beq.n	8001652 <ADC_ConfigureBoostMode+0xe6>
 80015fc:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8001600:	d813      	bhi.n	800162a <ADC_ConfigureBoostMode+0xbe>
 8001602:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001606:	d024      	beq.n	8001652 <ADC_ConfigureBoostMode+0xe6>
 8001608:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800160c:	d806      	bhi.n	800161c <ADC_ConfigureBoostMode+0xb0>
 800160e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001612:	d01e      	beq.n	8001652 <ADC_ConfigureBoostMode+0xe6>
 8001614:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001618:	d01b      	beq.n	8001652 <ADC_ConfigureBoostMode+0xe6>
        break;
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
        break;
      default:
        break;
 800161a:	e037      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
    switch(hadc->Init.ClockPrescaler)
 800161c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001620:	d017      	beq.n	8001652 <ADC_ConfigureBoostMode+0xe6>
 8001622:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8001626:	d014      	beq.n	8001652 <ADC_ConfigureBoostMode+0xe6>
        break;
 8001628:	e030      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
    switch(hadc->Init.ClockPrescaler)
 800162a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800162e:	d021      	beq.n	8001674 <ADC_ConfigureBoostMode+0x108>
 8001630:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8001634:	d806      	bhi.n	8001644 <ADC_ConfigureBoostMode+0xd8>
 8001636:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800163a:	d013      	beq.n	8001664 <ADC_ConfigureBoostMode+0xf8>
 800163c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001640:	d014      	beq.n	800166c <ADC_ConfigureBoostMode+0x100>
        break;
 8001642:	e023      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
    switch(hadc->Init.ClockPrescaler)
 8001644:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8001648:	d018      	beq.n	800167c <ADC_ConfigureBoostMode+0x110>
 800164a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800164e:	d019      	beq.n	8001684 <ADC_ConfigureBoostMode+0x118>
        break;
 8001650:	e01c      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	0c9b      	lsrs	r3, r3, #18
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001660:	60fb      	str	r3, [r7, #12]
        break;
 8001662:	e013      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
        freq /= 16UL;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	091b      	lsrs	r3, r3, #4
 8001668:	60fb      	str	r3, [r7, #12]
      break;
 800166a:	e00f      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
        freq /= 32UL;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	095b      	lsrs	r3, r3, #5
 8001670:	60fb      	str	r3, [r7, #12]
        break;
 8001672:	e00b      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
        freq /= 64UL;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	099b      	lsrs	r3, r3, #6
 8001678:	60fb      	str	r3, [r7, #12]
        break;
 800167a:	e007      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
        freq /= 128UL;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	09db      	lsrs	r3, r3, #7
 8001680:	60fb      	str	r3, [r7, #12]
        break;
 8001682:	e003      	b.n	800168c <ADC_ConfigureBoostMode+0x120>
        freq /= 256UL;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	0a1b      	lsrs	r3, r3, #8
 8001688:	60fb      	str	r3, [r7, #12]
        break;
 800168a:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if(HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800168c:	f7fe fed8 	bl	8000440 <HAL_GetREVID>
 8001690:	4602      	mov	r2, r0
 8001692:	f241 0303 	movw	r3, #4099	; 0x1003
 8001696:	429a      	cmp	r2, r3
 8001698:	d815      	bhi.n	80016c6 <ADC_ConfigureBoostMode+0x15a>
  {
    if(freq > 20000000UL)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	4a2b      	ldr	r2, [pc, #172]	; (800174c <ADC_ConfigureBoostMode+0x1e0>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d908      	bls.n	80016b4 <ADC_ConfigureBoostMode+0x148>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689a      	ldr	r2, [r3, #8]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016b0:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80016b2:	e03e      	b.n	8001732 <ADC_ConfigureBoostMode+0x1c6>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	689a      	ldr	r2, [r3, #8]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016c2:	609a      	str	r2, [r3, #8]
}
 80016c4:	e035      	b.n	8001732 <ADC_ConfigureBoostMode+0x1c6>
    freq /= 2U; /* divider by 2 for Rev.V */
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	085b      	lsrs	r3, r3, #1
 80016ca:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4a20      	ldr	r2, [pc, #128]	; (8001750 <ADC_ConfigureBoostMode+0x1e4>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d808      	bhi.n	80016e6 <ADC_ConfigureBoostMode+0x17a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	689a      	ldr	r2, [r3, #8]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80016e2:	609a      	str	r2, [r3, #8]
}
 80016e4:	e025      	b.n	8001732 <ADC_ConfigureBoostMode+0x1c6>
    else if(freq <= 12500000UL)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	4a1a      	ldr	r2, [pc, #104]	; (8001754 <ADC_ConfigureBoostMode+0x1e8>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d80a      	bhi.n	8001704 <ADC_ConfigureBoostMode+0x198>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001700:	609a      	str	r2, [r3, #8]
}
 8001702:	e016      	b.n	8001732 <ADC_ConfigureBoostMode+0x1c6>
    else if(freq <= 25000000UL)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	4a14      	ldr	r2, [pc, #80]	; (8001758 <ADC_ConfigureBoostMode+0x1ec>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d80a      	bhi.n	8001722 <ADC_ConfigureBoostMode+0x1b6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800171e:	609a      	str	r2, [r3, #8]
}
 8001720:	e007      	b.n	8001732 <ADC_ConfigureBoostMode+0x1c6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	689a      	ldr	r2, [r3, #8]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8001730:	609a      	str	r2, [r3, #8]
}
 8001732:	bf00      	nop
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40022000 	.word	0x40022000
 8001740:	40022100 	.word	0x40022100
 8001744:	40022300 	.word	0x40022300
 8001748:	58026300 	.word	0x58026300
 800174c:	01312d00 	.word	0x01312d00
 8001750:	005f5e10 	.word	0x005f5e10
 8001754:	00bebc20 	.word	0x00bebc20
 8001758:	017d7840 	.word	0x017d7840

0800175c <LL_ADC_IsEnabled>:
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	2b01      	cmp	r3, #1
 800176e:	d101      	bne.n	8001774 <LL_ADC_IsEnabled+0x18>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <LL_ADC_IsEnabled+0x1a>
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <LL_ADC_REG_IsConversionOngoing>:
{
 8001782:	b480      	push	{r7}
 8001784:	b083      	sub	sp, #12
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	2b04      	cmp	r3, #4
 8001794:	d101      	bne.n	800179a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001796:	2301      	movs	r3, #1
 8001798:	e000      	b.n	800179c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800179a:	2300      	movs	r3, #0
}
 800179c:	4618      	mov	r0, r3
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b09f      	sub	sp, #124	; 0x7c
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d101      	bne.n	80017c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80017c2:	2302      	movs	r3, #2
 80017c4:	e0ba      	b.n	800193c <HAL_ADCEx_MultiModeConfigChannel+0x194>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a5c      	ldr	r2, [pc, #368]	; (8001944 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d102      	bne.n	80017de <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80017d8:	4b5b      	ldr	r3, [pc, #364]	; (8001948 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	e001      	b.n	80017e2 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80017de:	2300      	movs	r3, #0
 80017e0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10b      	bne.n	8001800 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017ec:	f043 0220 	orr.w	r2, r3, #32
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e09d      	b.n	800193c <HAL_ADCEx_MultiModeConfigChannel+0x194>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff ffbd 	bl	8001782 <LL_ADC_REG_IsConversionOngoing>
 8001808:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ffb7 	bl	8001782 <LL_ADC_REG_IsConversionOngoing>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d17f      	bne.n	800191a <HAL_ADCEx_MultiModeConfigChannel+0x172>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800181a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800181c:	2b00      	cmp	r3, #0
 800181e:	d17c      	bne.n	800191a <HAL_ADCEx_MultiModeConfigChannel+0x172>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a47      	ldr	r2, [pc, #284]	; (8001944 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d004      	beq.n	8001834 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a46      	ldr	r2, [pc, #280]	; (8001948 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d101      	bne.n	8001838 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 8001834:	4b45      	ldr	r3, [pc, #276]	; (800194c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001836:	e000      	b.n	800183a <HAL_ADCEx_MultiModeConfigChannel+0x92>
 8001838:	4b45      	ldr	r3, [pc, #276]	; (8001950 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800183a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d039      	beq.n	80018b8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
    {
    MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8001844:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	431a      	orrs	r2, r3
 8001852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001854:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a3a      	ldr	r2, [pc, #232]	; (8001944 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d004      	beq.n	800186a <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a38      	ldr	r2, [pc, #224]	; (8001948 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d10e      	bne.n	8001888 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800186a:	4836      	ldr	r0, [pc, #216]	; (8001944 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 800186c:	f7ff ff76 	bl	800175c <LL_ADC_IsEnabled>
 8001870:	4604      	mov	r4, r0
 8001872:	4835      	ldr	r0, [pc, #212]	; (8001948 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8001874:	f7ff ff72 	bl	800175c <LL_ADC_IsEnabled>
 8001878:	4603      	mov	r3, r0
 800187a:	4323      	orrs	r3, r4
 800187c:	2b00      	cmp	r3, #0
 800187e:	bf0c      	ite	eq
 8001880:	2301      	moveq	r3, #1
 8001882:	2300      	movne	r3, #0
 8001884:	b2db      	uxtb	r3, r3
 8001886:	e008      	b.n	800189a <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 8001888:	4832      	ldr	r0, [pc, #200]	; (8001954 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800188a:	f7ff ff67 	bl	800175c <LL_ADC_IsEnabled>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	bf0c      	ite	eq
 8001894:	2301      	moveq	r3, #1
 8001896:	2300      	movne	r3, #0
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b00      	cmp	r3, #0
 800189c:	d047      	beq.n	800192e <HAL_ADCEx_MultiModeConfigChannel+0x186>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800189e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	4b2d      	ldr	r3, [pc, #180]	; (8001958 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80018a4:	4013      	ands	r3, r2
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	6811      	ldr	r1, [r2, #0]
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	6892      	ldr	r2, [r2, #8]
 80018ae:	430a      	orrs	r2, r1
 80018b0:	431a      	orrs	r2, r3
 80018b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018b4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80018b6:	e03a      	b.n	800192e <HAL_ADCEx_MultiModeConfigChannel+0x186>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80018b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80018c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018c2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a1e      	ldr	r2, [pc, #120]	; (8001944 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d004      	beq.n	80018d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a1d      	ldr	r2, [pc, #116]	; (8001948 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d10e      	bne.n	80018f6 <HAL_ADCEx_MultiModeConfigChannel+0x14e>
 80018d8:	481a      	ldr	r0, [pc, #104]	; (8001944 <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 80018da:	f7ff ff3f 	bl	800175c <LL_ADC_IsEnabled>
 80018de:	4604      	mov	r4, r0
 80018e0:	4819      	ldr	r0, [pc, #100]	; (8001948 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 80018e2:	f7ff ff3b 	bl	800175c <LL_ADC_IsEnabled>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4323      	orrs	r3, r4
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	bf0c      	ite	eq
 80018ee:	2301      	moveq	r3, #1
 80018f0:	2300      	movne	r3, #0
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	e008      	b.n	8001908 <HAL_ADCEx_MultiModeConfigChannel+0x160>
 80018f6:	4817      	ldr	r0, [pc, #92]	; (8001954 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80018f8:	f7ff ff30 	bl	800175c <LL_ADC_IsEnabled>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	bf0c      	ite	eq
 8001902:	2301      	moveq	r3, #1
 8001904:	2300      	movne	r3, #0
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b00      	cmp	r3, #0
 800190a:	d010      	beq.n	800192e <HAL_ADCEx_MultiModeConfigChannel+0x186>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800190c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	4b11      	ldr	r3, [pc, #68]	; (8001958 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8001912:	4013      	ands	r3, r2
 8001914:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001916:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001918:	e009      	b.n	800192e <HAL_ADCEx_MultiModeConfigChannel+0x186>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800191e:	f043 0220 	orr.w	r2, r3, #32
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800192c:	e000      	b.n	8001930 <HAL_ADCEx_MultiModeConfigChannel+0x188>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800192e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001938:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800193c:	4618      	mov	r0, r3
 800193e:	377c      	adds	r7, #124	; 0x7c
 8001940:	46bd      	mov	sp, r7
 8001942:	bd90      	pop	{r4, r7, pc}
 8001944:	40022000 	.word	0x40022000
 8001948:	40022100 	.word	0x40022100
 800194c:	40022300 	.word	0x40022300
 8001950:	58026300 	.word	0x58026300
 8001954:	58026000 	.word	0x58026000
 8001958:	fffff0e0 	.word	0xfffff0e0

0800195c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <__NVIC_SetPriorityGrouping+0x40>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001978:	4013      	ands	r3, r2
 800197a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001984:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001986:	4313      	orrs	r3, r2
 8001988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800198a:	4a04      	ldr	r2, [pc, #16]	; (800199c <__NVIC_SetPriorityGrouping+0x40>)
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	60d3      	str	r3, [r2, #12]
}
 8001990:	bf00      	nop
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	e000ed00 	.word	0xe000ed00
 80019a0:	05fa0000 	.word	0x05fa0000

080019a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a8:	4b04      	ldr	r3, [pc, #16]	; (80019bc <__NVIC_GetPriorityGrouping+0x18>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	0a1b      	lsrs	r3, r3, #8
 80019ae:	f003 0307 	and.w	r3, r3, #7
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80019ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	db0b      	blt.n	80019ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	f003 021f 	and.w	r2, r3, #31
 80019d8:	4907      	ldr	r1, [pc, #28]	; (80019f8 <__NVIC_EnableIRQ+0x38>)
 80019da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019de:	095b      	lsrs	r3, r3, #5
 80019e0:	2001      	movs	r0, #1
 80019e2:	fa00 f202 	lsl.w	r2, r0, r2
 80019e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	e000e100 	.word	0xe000e100

080019fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	6039      	str	r1, [r7, #0]
 8001a06:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	db0a      	blt.n	8001a26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	490c      	ldr	r1, [pc, #48]	; (8001a48 <__NVIC_SetPriority+0x4c>)
 8001a16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a1a:	0112      	lsls	r2, r2, #4
 8001a1c:	b2d2      	uxtb	r2, r2
 8001a1e:	440b      	add	r3, r1
 8001a20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a24:	e00a      	b.n	8001a3c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	b2da      	uxtb	r2, r3
 8001a2a:	4908      	ldr	r1, [pc, #32]	; (8001a4c <__NVIC_SetPriority+0x50>)
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	f003 030f 	and.w	r3, r3, #15
 8001a32:	3b04      	subs	r3, #4
 8001a34:	0112      	lsls	r2, r2, #4
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	440b      	add	r3, r1
 8001a3a:	761a      	strb	r2, [r3, #24]
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000e100 	.word	0xe000e100
 8001a4c:	e000ed00 	.word	0xe000ed00

08001a50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b089      	sub	sp, #36	; 0x24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	f1c3 0307 	rsb	r3, r3, #7
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	bf28      	it	cs
 8001a6e:	2304      	movcs	r3, #4
 8001a70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	3304      	adds	r3, #4
 8001a76:	2b06      	cmp	r3, #6
 8001a78:	d902      	bls.n	8001a80 <NVIC_EncodePriority+0x30>
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	3b03      	subs	r3, #3
 8001a7e:	e000      	b.n	8001a82 <NVIC_EncodePriority+0x32>
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43da      	mvns	r2, r3
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	401a      	ands	r2, r3
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa2:	43d9      	mvns	r1, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa8:	4313      	orrs	r3, r2
         );
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3724      	adds	r7, #36	; 0x24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
	...

08001ab8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ac8:	d301      	bcc.n	8001ace <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aca:	2301      	movs	r3, #1
 8001acc:	e00f      	b.n	8001aee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ace:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <SysTick_Config+0x40>)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ad6:	210f      	movs	r1, #15
 8001ad8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001adc:	f7ff ff8e 	bl	80019fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ae0:	4b05      	ldr	r3, [pc, #20]	; (8001af8 <SysTick_Config+0x40>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ae6:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <SysTick_Config+0x40>)
 8001ae8:	2207      	movs	r2, #7
 8001aea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	e000e010 	.word	0xe000e010

08001afc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f7ff ff29 	bl	800195c <__NVIC_SetPriorityGrouping>
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b086      	sub	sp, #24
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	4603      	mov	r3, r0
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b20:	f7ff ff40 	bl	80019a4 <__NVIC_GetPriorityGrouping>
 8001b24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	68b9      	ldr	r1, [r7, #8]
 8001b2a:	6978      	ldr	r0, [r7, #20]
 8001b2c:	f7ff ff90 	bl	8001a50 <NVIC_EncodePriority>
 8001b30:	4602      	mov	r2, r0
 8001b32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b36:	4611      	mov	r1, r2
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff ff5f 	bl	80019fc <__NVIC_SetPriority>
}
 8001b3e:	bf00      	nop
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b082      	sub	sp, #8
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff ff33 	bl	80019c0 <__NVIC_EnableIRQ>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff ffa4 	bl	8001ab8 <SysTick_Config>
 8001b70:	4603      	mov	r3, r0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8001b80:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001b84:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_MPU_Disable+0x24>)
 8001b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b88:	4a05      	ldr	r2, [pc, #20]	; (8001ba0 <HAL_MPU_Disable+0x24>)
 8001b8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b8e:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001b90:	4b04      	ldr	r3, [pc, #16]	; (8001ba4 <HAL_MPU_Disable+0x28>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	605a      	str	r2, [r3, #4]
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	e000ed00 	.word	0xe000ed00
 8001ba4:	e000ed90 	.word	0xe000ed90

08001ba8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001bb0:	4a0a      	ldr	r2, [pc, #40]	; (8001bdc <HAL_MPU_Enable+0x34>)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_MPU_Enable+0x38>)
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbe:	4a08      	ldr	r2, [pc, #32]	; (8001be0 <HAL_MPU_Enable+0x38>)
 8001bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc4:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001bc6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001bca:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001bce:	bf00      	nop
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	e000ed90 	.word	0xe000ed90
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	785a      	ldrb	r2, [r3, #1]
 8001bf0:	4b1d      	ldr	r3, [pc, #116]	; (8001c68 <HAL_MPU_ConfigRegion+0x84>)
 8001bf2:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d029      	beq.n	8001c50 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8001bfc:	4a1a      	ldr	r2, [pc, #104]	; (8001c68 <HAL_MPU_ConfigRegion+0x84>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	7b1b      	ldrb	r3, [r3, #12]
 8001c08:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	7adb      	ldrb	r3, [r3, #11]
 8001c0e:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c10:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	7a9b      	ldrb	r3, [r3, #10]
 8001c16:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c18:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	7b5b      	ldrb	r3, [r3, #13]
 8001c1e:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c20:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	7b9b      	ldrb	r3, [r3, #14]
 8001c26:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c28:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	7bdb      	ldrb	r3, [r3, #15]
 8001c2e:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c30:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	7a5b      	ldrb	r3, [r3, #9]
 8001c36:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c38:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	7a1b      	ldrb	r3, [r3, #8]
 8001c3e:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c40:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	7812      	ldrb	r2, [r2, #0]
 8001c46:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c48:	4a07      	ldr	r2, [pc, #28]	; (8001c68 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c4a:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c4c:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001c4e:	e005      	b.n	8001c5c <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001c50:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <HAL_MPU_ConfigRegion+0x84>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001c56:	4b04      	ldr	r3, [pc, #16]	; (8001c68 <HAL_MPU_ConfigRegion+0x84>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr
 8001c68:	e000ed90 	.word	0xe000ed90

08001c6c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001c74:	f7fe fbb6 	bl	80003e4 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e316      	b.n	80022b2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a66      	ldr	r2, [pc, #408]	; (8001e24 <HAL_DMA_Init+0x1b8>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d04a      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a65      	ldr	r2, [pc, #404]	; (8001e28 <HAL_DMA_Init+0x1bc>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d045      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a63      	ldr	r2, [pc, #396]	; (8001e2c <HAL_DMA_Init+0x1c0>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d040      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a62      	ldr	r2, [pc, #392]	; (8001e30 <HAL_DMA_Init+0x1c4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d03b      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a60      	ldr	r2, [pc, #384]	; (8001e34 <HAL_DMA_Init+0x1c8>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d036      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a5f      	ldr	r2, [pc, #380]	; (8001e38 <HAL_DMA_Init+0x1cc>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d031      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a5d      	ldr	r2, [pc, #372]	; (8001e3c <HAL_DMA_Init+0x1d0>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d02c      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a5c      	ldr	r2, [pc, #368]	; (8001e40 <HAL_DMA_Init+0x1d4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d027      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a5a      	ldr	r2, [pc, #360]	; (8001e44 <HAL_DMA_Init+0x1d8>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d022      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a59      	ldr	r2, [pc, #356]	; (8001e48 <HAL_DMA_Init+0x1dc>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d01d      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a57      	ldr	r2, [pc, #348]	; (8001e4c <HAL_DMA_Init+0x1e0>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d018      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a56      	ldr	r2, [pc, #344]	; (8001e50 <HAL_DMA_Init+0x1e4>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d013      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a54      	ldr	r2, [pc, #336]	; (8001e54 <HAL_DMA_Init+0x1e8>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d00e      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a53      	ldr	r2, [pc, #332]	; (8001e58 <HAL_DMA_Init+0x1ec>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d009      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a51      	ldr	r2, [pc, #324]	; (8001e5c <HAL_DMA_Init+0x1f0>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d004      	beq.n	8001d24 <HAL_DMA_Init+0xb8>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a50      	ldr	r2, [pc, #320]	; (8001e60 <HAL_DMA_Init+0x1f4>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d101      	bne.n	8001d28 <HAL_DMA_Init+0xbc>
 8001d24:	2301      	movs	r3, #1
 8001d26:	e000      	b.n	8001d2a <HAL_DMA_Init+0xbe>
 8001d28:	2300      	movs	r3, #0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f000 813b 	beq.w	8001fa6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a37      	ldr	r2, [pc, #220]	; (8001e24 <HAL_DMA_Init+0x1b8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d04a      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a36      	ldr	r2, [pc, #216]	; (8001e28 <HAL_DMA_Init+0x1bc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d045      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a34      	ldr	r2, [pc, #208]	; (8001e2c <HAL_DMA_Init+0x1c0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d040      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a33      	ldr	r2, [pc, #204]	; (8001e30 <HAL_DMA_Init+0x1c4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d03b      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a31      	ldr	r2, [pc, #196]	; (8001e34 <HAL_DMA_Init+0x1c8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d036      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a30      	ldr	r2, [pc, #192]	; (8001e38 <HAL_DMA_Init+0x1cc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d031      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a2e      	ldr	r2, [pc, #184]	; (8001e3c <HAL_DMA_Init+0x1d0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d02c      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a2d      	ldr	r2, [pc, #180]	; (8001e40 <HAL_DMA_Init+0x1d4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d027      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a2b      	ldr	r2, [pc, #172]	; (8001e44 <HAL_DMA_Init+0x1d8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d022      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a2a      	ldr	r2, [pc, #168]	; (8001e48 <HAL_DMA_Init+0x1dc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d01d      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a28      	ldr	r2, [pc, #160]	; (8001e4c <HAL_DMA_Init+0x1e0>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d018      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a27      	ldr	r2, [pc, #156]	; (8001e50 <HAL_DMA_Init+0x1e4>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d013      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a25      	ldr	r2, [pc, #148]	; (8001e54 <HAL_DMA_Init+0x1e8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d00e      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a24      	ldr	r2, [pc, #144]	; (8001e58 <HAL_DMA_Init+0x1ec>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d009      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a22      	ldr	r2, [pc, #136]	; (8001e5c <HAL_DMA_Init+0x1f0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d004      	beq.n	8001de0 <HAL_DMA_Init+0x174>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a21      	ldr	r2, [pc, #132]	; (8001e60 <HAL_DMA_Init+0x1f4>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d108      	bne.n	8001df2 <HAL_DMA_Init+0x186>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f022 0201 	bic.w	r2, r2, #1
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	e007      	b.n	8001e02 <HAL_DMA_Init+0x196>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f022 0201 	bic.w	r2, r2, #1
 8001e00:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001e02:	e02f      	b.n	8001e64 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e04:	f7fe faee 	bl	80003e4 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b05      	cmp	r3, #5
 8001e10:	d928      	bls.n	8001e64 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2220      	movs	r2, #32
 8001e16:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2203      	movs	r2, #3
 8001e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e246      	b.n	80022b2 <HAL_DMA_Init+0x646>
 8001e24:	40020010 	.word	0x40020010
 8001e28:	40020028 	.word	0x40020028
 8001e2c:	40020040 	.word	0x40020040
 8001e30:	40020058 	.word	0x40020058
 8001e34:	40020070 	.word	0x40020070
 8001e38:	40020088 	.word	0x40020088
 8001e3c:	400200a0 	.word	0x400200a0
 8001e40:	400200b8 	.word	0x400200b8
 8001e44:	40020410 	.word	0x40020410
 8001e48:	40020428 	.word	0x40020428
 8001e4c:	40020440 	.word	0x40020440
 8001e50:	40020458 	.word	0x40020458
 8001e54:	40020470 	.word	0x40020470
 8001e58:	40020488 	.word	0x40020488
 8001e5c:	400204a0 	.word	0x400204a0
 8001e60:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1c8      	bne.n	8001e04 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	4b83      	ldr	r3, [pc, #524]	; (800208c <HAL_DMA_Init+0x420>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001e8a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e96:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ea2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	2b04      	cmp	r3, #4
 8001eb6:	d107      	bne.n	8001ec8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001ec8:	4b71      	ldr	r3, [pc, #452]	; (8002090 <HAL_DMA_Init+0x424>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	4b71      	ldr	r3, [pc, #452]	; (8002094 <HAL_DMA_Init+0x428>)
 8001ece:	4013      	ands	r3, r2
 8001ed0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ed4:	d328      	bcc.n	8001f28 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b28      	cmp	r3, #40	; 0x28
 8001edc:	d903      	bls.n	8001ee6 <HAL_DMA_Init+0x27a>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b2e      	cmp	r3, #46	; 0x2e
 8001ee4:	d917      	bls.n	8001f16 <HAL_DMA_Init+0x2aa>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b3e      	cmp	r3, #62	; 0x3e
 8001eec:	d903      	bls.n	8001ef6 <HAL_DMA_Init+0x28a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2b42      	cmp	r3, #66	; 0x42
 8001ef4:	d90f      	bls.n	8001f16 <HAL_DMA_Init+0x2aa>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	2b46      	cmp	r3, #70	; 0x46
 8001efc:	d903      	bls.n	8001f06 <HAL_DMA_Init+0x29a>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b48      	cmp	r3, #72	; 0x48
 8001f04:	d907      	bls.n	8001f16 <HAL_DMA_Init+0x2aa>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2b4e      	cmp	r3, #78	; 0x4e
 8001f0c:	d905      	bls.n	8001f1a <HAL_DMA_Init+0x2ae>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2b52      	cmp	r3, #82	; 0x52
 8001f14:	d801      	bhi.n	8001f1a <HAL_DMA_Init+0x2ae>
 8001f16:	2301      	movs	r3, #1
 8001f18:	e000      	b.n	8001f1c <HAL_DMA_Init+0x2b0>
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d003      	beq.n	8001f28 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f26:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	f023 0307 	bic.w	r3, r3, #7
 8001f3e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	d117      	bne.n	8001f82 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00e      	beq.n	8001f82 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f002 f81f 	bl	8003fa8 <DMA_CheckFifoParam>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d008      	beq.n	8001f82 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2240      	movs	r2, #64	; 0x40
 8001f74:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e197      	b.n	80022b2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f001 ff5a 	bl	8003e44 <DMA_CalcBaseAndBitshift>
 8001f90:	4603      	mov	r3, r0
 8001f92:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f98:	f003 031f 	and.w	r3, r3, #31
 8001f9c:	223f      	movs	r2, #63	; 0x3f
 8001f9e:	409a      	lsls	r2, r3
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	e0cd      	b.n	8002142 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a3b      	ldr	r2, [pc, #236]	; (8002098 <HAL_DMA_Init+0x42c>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d022      	beq.n	8001ff6 <HAL_DMA_Init+0x38a>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a39      	ldr	r2, [pc, #228]	; (800209c <HAL_DMA_Init+0x430>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d01d      	beq.n	8001ff6 <HAL_DMA_Init+0x38a>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a38      	ldr	r2, [pc, #224]	; (80020a0 <HAL_DMA_Init+0x434>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d018      	beq.n	8001ff6 <HAL_DMA_Init+0x38a>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a36      	ldr	r2, [pc, #216]	; (80020a4 <HAL_DMA_Init+0x438>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d013      	beq.n	8001ff6 <HAL_DMA_Init+0x38a>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a35      	ldr	r2, [pc, #212]	; (80020a8 <HAL_DMA_Init+0x43c>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d00e      	beq.n	8001ff6 <HAL_DMA_Init+0x38a>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a33      	ldr	r2, [pc, #204]	; (80020ac <HAL_DMA_Init+0x440>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d009      	beq.n	8001ff6 <HAL_DMA_Init+0x38a>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a32      	ldr	r2, [pc, #200]	; (80020b0 <HAL_DMA_Init+0x444>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d004      	beq.n	8001ff6 <HAL_DMA_Init+0x38a>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a30      	ldr	r2, [pc, #192]	; (80020b4 <HAL_DMA_Init+0x448>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d101      	bne.n	8001ffa <HAL_DMA_Init+0x38e>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <HAL_DMA_Init+0x390>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 8097 	beq.w	8002130 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a24      	ldr	r2, [pc, #144]	; (8002098 <HAL_DMA_Init+0x42c>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d021      	beq.n	8002050 <HAL_DMA_Init+0x3e4>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a22      	ldr	r2, [pc, #136]	; (800209c <HAL_DMA_Init+0x430>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d01c      	beq.n	8002050 <HAL_DMA_Init+0x3e4>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a21      	ldr	r2, [pc, #132]	; (80020a0 <HAL_DMA_Init+0x434>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d017      	beq.n	8002050 <HAL_DMA_Init+0x3e4>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a1f      	ldr	r2, [pc, #124]	; (80020a4 <HAL_DMA_Init+0x438>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d012      	beq.n	8002050 <HAL_DMA_Init+0x3e4>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a1e      	ldr	r2, [pc, #120]	; (80020a8 <HAL_DMA_Init+0x43c>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d00d      	beq.n	8002050 <HAL_DMA_Init+0x3e4>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a1c      	ldr	r2, [pc, #112]	; (80020ac <HAL_DMA_Init+0x440>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d008      	beq.n	8002050 <HAL_DMA_Init+0x3e4>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a1b      	ldr	r2, [pc, #108]	; (80020b0 <HAL_DMA_Init+0x444>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d003      	beq.n	8002050 <HAL_DMA_Init+0x3e4>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a19      	ldr	r2, [pc, #100]	; (80020b4 <HAL_DMA_Init+0x448>)
 800204e:	4293      	cmp	r3, r2
 8002050:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2202      	movs	r2, #2
 800205e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	4b12      	ldr	r3, [pc, #72]	; (80020b8 <HAL_DMA_Init+0x44c>)
 800206e:	4013      	ands	r3, r2
 8002070:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	2b40      	cmp	r3, #64	; 0x40
 8002078:	d020      	beq.n	80020bc <HAL_DMA_Init+0x450>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2b80      	cmp	r3, #128	; 0x80
 8002080:	d102      	bne.n	8002088 <HAL_DMA_Init+0x41c>
 8002082:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002086:	e01a      	b.n	80020be <HAL_DMA_Init+0x452>
 8002088:	2300      	movs	r3, #0
 800208a:	e018      	b.n	80020be <HAL_DMA_Init+0x452>
 800208c:	fe10803f 	.word	0xfe10803f
 8002090:	5c001000 	.word	0x5c001000
 8002094:	ffff0000 	.word	0xffff0000
 8002098:	58025408 	.word	0x58025408
 800209c:	5802541c 	.word	0x5802541c
 80020a0:	58025430 	.word	0x58025430
 80020a4:	58025444 	.word	0x58025444
 80020a8:	58025458 	.word	0x58025458
 80020ac:	5802546c 	.word	0x5802546c
 80020b0:	58025480 	.word	0x58025480
 80020b4:	58025494 	.word	0x58025494
 80020b8:	fffe000f 	.word	0xfffe000f
 80020bc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68d2      	ldr	r2, [r2, #12]
 80020c2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80020cc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80020d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80020dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80020e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80020ec:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020ee:	697a      	ldr	r2, [r7, #20]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	697a      	ldr	r2, [r7, #20]
 80020fa:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	461a      	mov	r2, r3
 8002102:	4b6e      	ldr	r3, [pc, #440]	; (80022bc <HAL_DMA_Init+0x650>)
 8002104:	4413      	add	r3, r2
 8002106:	4a6e      	ldr	r2, [pc, #440]	; (80022c0 <HAL_DMA_Init+0x654>)
 8002108:	fba2 2303 	umull	r2, r3, r2, r3
 800210c:	091b      	lsrs	r3, r3, #4
 800210e:	009a      	lsls	r2, r3, #2
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f001 fe95 	bl	8003e44 <DMA_CalcBaseAndBitshift>
 800211a:	4603      	mov	r3, r0
 800211c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002122:	f003 031f 	and.w	r3, r3, #31
 8002126:	2201      	movs	r2, #1
 8002128:	409a      	lsls	r2, r3
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	605a      	str	r2, [r3, #4]
 800212e:	e008      	b.n	8002142 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2240      	movs	r2, #64	; 0x40
 8002134:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2203      	movs	r2, #3
 800213a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e0b7      	b.n	80022b2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a5f      	ldr	r2, [pc, #380]	; (80022c4 <HAL_DMA_Init+0x658>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d072      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a5d      	ldr	r2, [pc, #372]	; (80022c8 <HAL_DMA_Init+0x65c>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d06d      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a5c      	ldr	r2, [pc, #368]	; (80022cc <HAL_DMA_Init+0x660>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d068      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a5a      	ldr	r2, [pc, #360]	; (80022d0 <HAL_DMA_Init+0x664>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d063      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a59      	ldr	r2, [pc, #356]	; (80022d4 <HAL_DMA_Init+0x668>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d05e      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a57      	ldr	r2, [pc, #348]	; (80022d8 <HAL_DMA_Init+0x66c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d059      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a56      	ldr	r2, [pc, #344]	; (80022dc <HAL_DMA_Init+0x670>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d054      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a54      	ldr	r2, [pc, #336]	; (80022e0 <HAL_DMA_Init+0x674>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d04f      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a53      	ldr	r2, [pc, #332]	; (80022e4 <HAL_DMA_Init+0x678>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d04a      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a51      	ldr	r2, [pc, #324]	; (80022e8 <HAL_DMA_Init+0x67c>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d045      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a50      	ldr	r2, [pc, #320]	; (80022ec <HAL_DMA_Init+0x680>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d040      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a4e      	ldr	r2, [pc, #312]	; (80022f0 <HAL_DMA_Init+0x684>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d03b      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a4d      	ldr	r2, [pc, #308]	; (80022f4 <HAL_DMA_Init+0x688>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d036      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a4b      	ldr	r2, [pc, #300]	; (80022f8 <HAL_DMA_Init+0x68c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d031      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a4a      	ldr	r2, [pc, #296]	; (80022fc <HAL_DMA_Init+0x690>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d02c      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a48      	ldr	r2, [pc, #288]	; (8002300 <HAL_DMA_Init+0x694>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d027      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a47      	ldr	r2, [pc, #284]	; (8002304 <HAL_DMA_Init+0x698>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d022      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a45      	ldr	r2, [pc, #276]	; (8002308 <HAL_DMA_Init+0x69c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d01d      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a44      	ldr	r2, [pc, #272]	; (800230c <HAL_DMA_Init+0x6a0>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d018      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a42      	ldr	r2, [pc, #264]	; (8002310 <HAL_DMA_Init+0x6a4>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d013      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a41      	ldr	r2, [pc, #260]	; (8002314 <HAL_DMA_Init+0x6a8>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d00e      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a3f      	ldr	r2, [pc, #252]	; (8002318 <HAL_DMA_Init+0x6ac>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d009      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a3e      	ldr	r2, [pc, #248]	; (800231c <HAL_DMA_Init+0x6b0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d004      	beq.n	8002232 <HAL_DMA_Init+0x5c6>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a3c      	ldr	r2, [pc, #240]	; (8002320 <HAL_DMA_Init+0x6b4>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d101      	bne.n	8002236 <HAL_DMA_Init+0x5ca>
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <HAL_DMA_Init+0x5cc>
 8002236:	2300      	movs	r3, #0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d032      	beq.n	80022a2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f001 ff2f 	bl	80040a0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	2b80      	cmp	r3, #128	; 0x80
 8002248:	d102      	bne.n	8002250 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685a      	ldr	r2, [r3, #4]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002258:	b2d2      	uxtb	r2, r2
 800225a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002264:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d010      	beq.n	8002290 <HAL_DMA_Init+0x624>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b08      	cmp	r3, #8
 8002274:	d80c      	bhi.n	8002290 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f001 ffac 	bl	80041d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	e008      	b.n	80022a2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	a7fdabf8 	.word	0xa7fdabf8
 80022c0:	cccccccd 	.word	0xcccccccd
 80022c4:	40020010 	.word	0x40020010
 80022c8:	40020028 	.word	0x40020028
 80022cc:	40020040 	.word	0x40020040
 80022d0:	40020058 	.word	0x40020058
 80022d4:	40020070 	.word	0x40020070
 80022d8:	40020088 	.word	0x40020088
 80022dc:	400200a0 	.word	0x400200a0
 80022e0:	400200b8 	.word	0x400200b8
 80022e4:	40020410 	.word	0x40020410
 80022e8:	40020428 	.word	0x40020428
 80022ec:	40020440 	.word	0x40020440
 80022f0:	40020458 	.word	0x40020458
 80022f4:	40020470 	.word	0x40020470
 80022f8:	40020488 	.word	0x40020488
 80022fc:	400204a0 	.word	0x400204a0
 8002300:	400204b8 	.word	0x400204b8
 8002304:	58025408 	.word	0x58025408
 8002308:	5802541c 	.word	0x5802541c
 800230c:	58025430 	.word	0x58025430
 8002310:	58025444 	.word	0x58025444
 8002314:	58025458 	.word	0x58025458
 8002318:	5802546c 	.word	0x5802546c
 800231c:	58025480 	.word	0x58025480
 8002320:	58025494 	.word	0x58025494

08002324 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
 8002330:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002332:	2300      	movs	r3, #0
 8002334:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e226      	b.n	800278e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002346:	2b01      	cmp	r3, #1
 8002348:	d101      	bne.n	800234e <HAL_DMA_Start_IT+0x2a>
 800234a:	2302      	movs	r3, #2
 800234c:	e21f      	b.n	800278e <HAL_DMA_Start_IT+0x46a>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b01      	cmp	r3, #1
 8002360:	f040 820a 	bne.w	8002778 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2202      	movs	r2, #2
 8002368:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a68      	ldr	r2, [pc, #416]	; (8002518 <HAL_DMA_Start_IT+0x1f4>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d04a      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a66      	ldr	r2, [pc, #408]	; (800251c <HAL_DMA_Start_IT+0x1f8>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d045      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a65      	ldr	r2, [pc, #404]	; (8002520 <HAL_DMA_Start_IT+0x1fc>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d040      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a63      	ldr	r2, [pc, #396]	; (8002524 <HAL_DMA_Start_IT+0x200>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d03b      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a62      	ldr	r2, [pc, #392]	; (8002528 <HAL_DMA_Start_IT+0x204>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d036      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a60      	ldr	r2, [pc, #384]	; (800252c <HAL_DMA_Start_IT+0x208>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d031      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a5f      	ldr	r2, [pc, #380]	; (8002530 <HAL_DMA_Start_IT+0x20c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d02c      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a5d      	ldr	r2, [pc, #372]	; (8002534 <HAL_DMA_Start_IT+0x210>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d027      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a5c      	ldr	r2, [pc, #368]	; (8002538 <HAL_DMA_Start_IT+0x214>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d022      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a5a      	ldr	r2, [pc, #360]	; (800253c <HAL_DMA_Start_IT+0x218>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d01d      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a59      	ldr	r2, [pc, #356]	; (8002540 <HAL_DMA_Start_IT+0x21c>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d018      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a57      	ldr	r2, [pc, #348]	; (8002544 <HAL_DMA_Start_IT+0x220>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d013      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a56      	ldr	r2, [pc, #344]	; (8002548 <HAL_DMA_Start_IT+0x224>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d00e      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a54      	ldr	r2, [pc, #336]	; (800254c <HAL_DMA_Start_IT+0x228>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d009      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a53      	ldr	r2, [pc, #332]	; (8002550 <HAL_DMA_Start_IT+0x22c>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d004      	beq.n	8002412 <HAL_DMA_Start_IT+0xee>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a51      	ldr	r2, [pc, #324]	; (8002554 <HAL_DMA_Start_IT+0x230>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d108      	bne.n	8002424 <HAL_DMA_Start_IT+0x100>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0201 	bic.w	r2, r2, #1
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	e007      	b.n	8002434 <HAL_DMA_Start_IT+0x110>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 0201 	bic.w	r2, r2, #1
 8002432:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	68b9      	ldr	r1, [r7, #8]
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f001 fb56 	bl	8003aec <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a34      	ldr	r2, [pc, #208]	; (8002518 <HAL_DMA_Start_IT+0x1f4>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d04a      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a33      	ldr	r2, [pc, #204]	; (800251c <HAL_DMA_Start_IT+0x1f8>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d045      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a31      	ldr	r2, [pc, #196]	; (8002520 <HAL_DMA_Start_IT+0x1fc>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d040      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a30      	ldr	r2, [pc, #192]	; (8002524 <HAL_DMA_Start_IT+0x200>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d03b      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a2e      	ldr	r2, [pc, #184]	; (8002528 <HAL_DMA_Start_IT+0x204>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d036      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a2d      	ldr	r2, [pc, #180]	; (800252c <HAL_DMA_Start_IT+0x208>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d031      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a2b      	ldr	r2, [pc, #172]	; (8002530 <HAL_DMA_Start_IT+0x20c>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d02c      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a2a      	ldr	r2, [pc, #168]	; (8002534 <HAL_DMA_Start_IT+0x210>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d027      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a28      	ldr	r2, [pc, #160]	; (8002538 <HAL_DMA_Start_IT+0x214>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d022      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a27      	ldr	r2, [pc, #156]	; (800253c <HAL_DMA_Start_IT+0x218>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d01d      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a25      	ldr	r2, [pc, #148]	; (8002540 <HAL_DMA_Start_IT+0x21c>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d018      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a24      	ldr	r2, [pc, #144]	; (8002544 <HAL_DMA_Start_IT+0x220>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d013      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a22      	ldr	r2, [pc, #136]	; (8002548 <HAL_DMA_Start_IT+0x224>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d00e      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a21      	ldr	r2, [pc, #132]	; (800254c <HAL_DMA_Start_IT+0x228>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d009      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a1f      	ldr	r2, [pc, #124]	; (8002550 <HAL_DMA_Start_IT+0x22c>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d004      	beq.n	80024e0 <HAL_DMA_Start_IT+0x1bc>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a1e      	ldr	r2, [pc, #120]	; (8002554 <HAL_DMA_Start_IT+0x230>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d101      	bne.n	80024e4 <HAL_DMA_Start_IT+0x1c0>
 80024e0:	2301      	movs	r3, #1
 80024e2:	e000      	b.n	80024e6 <HAL_DMA_Start_IT+0x1c2>
 80024e4:	2300      	movs	r3, #0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d036      	beq.n	8002558 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f023 021e 	bic.w	r2, r3, #30
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f042 0216 	orr.w	r2, r2, #22
 80024fc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d03e      	beq.n	8002584 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f042 0208 	orr.w	r2, r2, #8
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	e035      	b.n	8002584 <HAL_DMA_Start_IT+0x260>
 8002518:	40020010 	.word	0x40020010
 800251c:	40020028 	.word	0x40020028
 8002520:	40020040 	.word	0x40020040
 8002524:	40020058 	.word	0x40020058
 8002528:	40020070 	.word	0x40020070
 800252c:	40020088 	.word	0x40020088
 8002530:	400200a0 	.word	0x400200a0
 8002534:	400200b8 	.word	0x400200b8
 8002538:	40020410 	.word	0x40020410
 800253c:	40020428 	.word	0x40020428
 8002540:	40020440 	.word	0x40020440
 8002544:	40020458 	.word	0x40020458
 8002548:	40020470 	.word	0x40020470
 800254c:	40020488 	.word	0x40020488
 8002550:	400204a0 	.word	0x400204a0
 8002554:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f023 020e 	bic.w	r2, r3, #14
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 020a 	orr.w	r2, r2, #10
 800256a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002570:	2b00      	cmp	r3, #0
 8002572:	d007      	beq.n	8002584 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f042 0204 	orr.w	r2, r2, #4
 8002582:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a83      	ldr	r2, [pc, #524]	; (8002798 <HAL_DMA_Start_IT+0x474>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d072      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a82      	ldr	r2, [pc, #520]	; (800279c <HAL_DMA_Start_IT+0x478>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d06d      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a80      	ldr	r2, [pc, #512]	; (80027a0 <HAL_DMA_Start_IT+0x47c>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d068      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a7f      	ldr	r2, [pc, #508]	; (80027a4 <HAL_DMA_Start_IT+0x480>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d063      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a7d      	ldr	r2, [pc, #500]	; (80027a8 <HAL_DMA_Start_IT+0x484>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d05e      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a7c      	ldr	r2, [pc, #496]	; (80027ac <HAL_DMA_Start_IT+0x488>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d059      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a7a      	ldr	r2, [pc, #488]	; (80027b0 <HAL_DMA_Start_IT+0x48c>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d054      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a79      	ldr	r2, [pc, #484]	; (80027b4 <HAL_DMA_Start_IT+0x490>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d04f      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a77      	ldr	r2, [pc, #476]	; (80027b8 <HAL_DMA_Start_IT+0x494>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d04a      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a76      	ldr	r2, [pc, #472]	; (80027bc <HAL_DMA_Start_IT+0x498>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d045      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a74      	ldr	r2, [pc, #464]	; (80027c0 <HAL_DMA_Start_IT+0x49c>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d040      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a73      	ldr	r2, [pc, #460]	; (80027c4 <HAL_DMA_Start_IT+0x4a0>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d03b      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a71      	ldr	r2, [pc, #452]	; (80027c8 <HAL_DMA_Start_IT+0x4a4>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d036      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a70      	ldr	r2, [pc, #448]	; (80027cc <HAL_DMA_Start_IT+0x4a8>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d031      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a6e      	ldr	r2, [pc, #440]	; (80027d0 <HAL_DMA_Start_IT+0x4ac>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d02c      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a6d      	ldr	r2, [pc, #436]	; (80027d4 <HAL_DMA_Start_IT+0x4b0>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d027      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a6b      	ldr	r2, [pc, #428]	; (80027d8 <HAL_DMA_Start_IT+0x4b4>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d022      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a6a      	ldr	r2, [pc, #424]	; (80027dc <HAL_DMA_Start_IT+0x4b8>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d01d      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a68      	ldr	r2, [pc, #416]	; (80027e0 <HAL_DMA_Start_IT+0x4bc>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d018      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a67      	ldr	r2, [pc, #412]	; (80027e4 <HAL_DMA_Start_IT+0x4c0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d013      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a65      	ldr	r2, [pc, #404]	; (80027e8 <HAL_DMA_Start_IT+0x4c4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d00e      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a64      	ldr	r2, [pc, #400]	; (80027ec <HAL_DMA_Start_IT+0x4c8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d009      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a62      	ldr	r2, [pc, #392]	; (80027f0 <HAL_DMA_Start_IT+0x4cc>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d004      	beq.n	8002674 <HAL_DMA_Start_IT+0x350>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a61      	ldr	r2, [pc, #388]	; (80027f4 <HAL_DMA_Start_IT+0x4d0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d101      	bne.n	8002678 <HAL_DMA_Start_IT+0x354>
 8002674:	2301      	movs	r3, #1
 8002676:	e000      	b.n	800267a <HAL_DMA_Start_IT+0x356>
 8002678:	2300      	movs	r3, #0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d01a      	beq.n	80026b4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d007      	beq.n	800269c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002696:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800269a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d007      	beq.n	80026b4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026b2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a37      	ldr	r2, [pc, #220]	; (8002798 <HAL_DMA_Start_IT+0x474>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d04a      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a36      	ldr	r2, [pc, #216]	; (800279c <HAL_DMA_Start_IT+0x478>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d045      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a34      	ldr	r2, [pc, #208]	; (80027a0 <HAL_DMA_Start_IT+0x47c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d040      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a33      	ldr	r2, [pc, #204]	; (80027a4 <HAL_DMA_Start_IT+0x480>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d03b      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a31      	ldr	r2, [pc, #196]	; (80027a8 <HAL_DMA_Start_IT+0x484>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d036      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a30      	ldr	r2, [pc, #192]	; (80027ac <HAL_DMA_Start_IT+0x488>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d031      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a2e      	ldr	r2, [pc, #184]	; (80027b0 <HAL_DMA_Start_IT+0x48c>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d02c      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a2d      	ldr	r2, [pc, #180]	; (80027b4 <HAL_DMA_Start_IT+0x490>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d027      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a2b      	ldr	r2, [pc, #172]	; (80027b8 <HAL_DMA_Start_IT+0x494>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d022      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a2a      	ldr	r2, [pc, #168]	; (80027bc <HAL_DMA_Start_IT+0x498>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d01d      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a28      	ldr	r2, [pc, #160]	; (80027c0 <HAL_DMA_Start_IT+0x49c>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d018      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a27      	ldr	r2, [pc, #156]	; (80027c4 <HAL_DMA_Start_IT+0x4a0>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d013      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a25      	ldr	r2, [pc, #148]	; (80027c8 <HAL_DMA_Start_IT+0x4a4>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d00e      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a24      	ldr	r2, [pc, #144]	; (80027cc <HAL_DMA_Start_IT+0x4a8>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d009      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a22      	ldr	r2, [pc, #136]	; (80027d0 <HAL_DMA_Start_IT+0x4ac>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d004      	beq.n	8002754 <HAL_DMA_Start_IT+0x430>
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a21      	ldr	r2, [pc, #132]	; (80027d4 <HAL_DMA_Start_IT+0x4b0>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d108      	bne.n	8002766 <HAL_DMA_Start_IT+0x442>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	e012      	b.n	800278c <HAL_DMA_Start_IT+0x468>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f042 0201 	orr.w	r2, r2, #1
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	e009      	b.n	800278c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2200      	movs	r2, #0
 800277c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002786:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800278c:	7dfb      	ldrb	r3, [r7, #23]
}
 800278e:	4618      	mov	r0, r3
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40020010 	.word	0x40020010
 800279c:	40020028 	.word	0x40020028
 80027a0:	40020040 	.word	0x40020040
 80027a4:	40020058 	.word	0x40020058
 80027a8:	40020070 	.word	0x40020070
 80027ac:	40020088 	.word	0x40020088
 80027b0:	400200a0 	.word	0x400200a0
 80027b4:	400200b8 	.word	0x400200b8
 80027b8:	40020410 	.word	0x40020410
 80027bc:	40020428 	.word	0x40020428
 80027c0:	40020440 	.word	0x40020440
 80027c4:	40020458 	.word	0x40020458
 80027c8:	40020470 	.word	0x40020470
 80027cc:	40020488 	.word	0x40020488
 80027d0:	400204a0 	.word	0x400204a0
 80027d4:	400204b8 	.word	0x400204b8
 80027d8:	58025408 	.word	0x58025408
 80027dc:	5802541c 	.word	0x5802541c
 80027e0:	58025430 	.word	0x58025430
 80027e4:	58025444 	.word	0x58025444
 80027e8:	58025458 	.word	0x58025458
 80027ec:	5802546c 	.word	0x5802546c
 80027f0:	58025480 	.word	0x58025480
 80027f4:	58025494 	.word	0x58025494

080027f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d101      	bne.n	800280a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e205      	b.n	8002c16 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d004      	beq.n	8002820 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2280      	movs	r2, #128	; 0x80
 800281a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e1fa      	b.n	8002c16 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a8c      	ldr	r2, [pc, #560]	; (8002a58 <HAL_DMA_Abort_IT+0x260>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d04a      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a8b      	ldr	r2, [pc, #556]	; (8002a5c <HAL_DMA_Abort_IT+0x264>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d045      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a89      	ldr	r2, [pc, #548]	; (8002a60 <HAL_DMA_Abort_IT+0x268>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d040      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a88      	ldr	r2, [pc, #544]	; (8002a64 <HAL_DMA_Abort_IT+0x26c>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d03b      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a86      	ldr	r2, [pc, #536]	; (8002a68 <HAL_DMA_Abort_IT+0x270>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d036      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a85      	ldr	r2, [pc, #532]	; (8002a6c <HAL_DMA_Abort_IT+0x274>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d031      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a83      	ldr	r2, [pc, #524]	; (8002a70 <HAL_DMA_Abort_IT+0x278>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d02c      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a82      	ldr	r2, [pc, #520]	; (8002a74 <HAL_DMA_Abort_IT+0x27c>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d027      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a80      	ldr	r2, [pc, #512]	; (8002a78 <HAL_DMA_Abort_IT+0x280>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d022      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a7f      	ldr	r2, [pc, #508]	; (8002a7c <HAL_DMA_Abort_IT+0x284>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d01d      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a7d      	ldr	r2, [pc, #500]	; (8002a80 <HAL_DMA_Abort_IT+0x288>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d018      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a7c      	ldr	r2, [pc, #496]	; (8002a84 <HAL_DMA_Abort_IT+0x28c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d013      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a7a      	ldr	r2, [pc, #488]	; (8002a88 <HAL_DMA_Abort_IT+0x290>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d00e      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a79      	ldr	r2, [pc, #484]	; (8002a8c <HAL_DMA_Abort_IT+0x294>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d009      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a77      	ldr	r2, [pc, #476]	; (8002a90 <HAL_DMA_Abort_IT+0x298>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d004      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a76      	ldr	r2, [pc, #472]	; (8002a94 <HAL_DMA_Abort_IT+0x29c>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d101      	bne.n	80028c4 <HAL_DMA_Abort_IT+0xcc>
 80028c0:	2301      	movs	r3, #1
 80028c2:	e000      	b.n	80028c6 <HAL_DMA_Abort_IT+0xce>
 80028c4:	2300      	movs	r3, #0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d065      	beq.n	8002996 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2204      	movs	r2, #4
 80028ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a60      	ldr	r2, [pc, #384]	; (8002a58 <HAL_DMA_Abort_IT+0x260>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d04a      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a5e      	ldr	r2, [pc, #376]	; (8002a5c <HAL_DMA_Abort_IT+0x264>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d045      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a5d      	ldr	r2, [pc, #372]	; (8002a60 <HAL_DMA_Abort_IT+0x268>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d040      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a5b      	ldr	r2, [pc, #364]	; (8002a64 <HAL_DMA_Abort_IT+0x26c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d03b      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a5a      	ldr	r2, [pc, #360]	; (8002a68 <HAL_DMA_Abort_IT+0x270>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d036      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a58      	ldr	r2, [pc, #352]	; (8002a6c <HAL_DMA_Abort_IT+0x274>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d031      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a57      	ldr	r2, [pc, #348]	; (8002a70 <HAL_DMA_Abort_IT+0x278>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d02c      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a55      	ldr	r2, [pc, #340]	; (8002a74 <HAL_DMA_Abort_IT+0x27c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d027      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a54      	ldr	r2, [pc, #336]	; (8002a78 <HAL_DMA_Abort_IT+0x280>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d022      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a52      	ldr	r2, [pc, #328]	; (8002a7c <HAL_DMA_Abort_IT+0x284>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d01d      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a51      	ldr	r2, [pc, #324]	; (8002a80 <HAL_DMA_Abort_IT+0x288>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d018      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a4f      	ldr	r2, [pc, #316]	; (8002a84 <HAL_DMA_Abort_IT+0x28c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d013      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a4e      	ldr	r2, [pc, #312]	; (8002a88 <HAL_DMA_Abort_IT+0x290>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d00e      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a4c      	ldr	r2, [pc, #304]	; (8002a8c <HAL_DMA_Abort_IT+0x294>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d009      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a4b      	ldr	r2, [pc, #300]	; (8002a90 <HAL_DMA_Abort_IT+0x298>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d004      	beq.n	8002972 <HAL_DMA_Abort_IT+0x17a>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a49      	ldr	r2, [pc, #292]	; (8002a94 <HAL_DMA_Abort_IT+0x29c>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d108      	bne.n	8002984 <HAL_DMA_Abort_IT+0x18c>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f022 0201 	bic.w	r2, r2, #1
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	e147      	b.n	8002c14 <HAL_DMA_Abort_IT+0x41c>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0201 	bic.w	r2, r2, #1
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	e13e      	b.n	8002c14 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 020e 	bic.w	r2, r2, #14
 80029a4:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a2b      	ldr	r2, [pc, #172]	; (8002a58 <HAL_DMA_Abort_IT+0x260>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d04a      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a29      	ldr	r2, [pc, #164]	; (8002a5c <HAL_DMA_Abort_IT+0x264>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d045      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a28      	ldr	r2, [pc, #160]	; (8002a60 <HAL_DMA_Abort_IT+0x268>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d040      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a26      	ldr	r2, [pc, #152]	; (8002a64 <HAL_DMA_Abort_IT+0x26c>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d03b      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a25      	ldr	r2, [pc, #148]	; (8002a68 <HAL_DMA_Abort_IT+0x270>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d036      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a23      	ldr	r2, [pc, #140]	; (8002a6c <HAL_DMA_Abort_IT+0x274>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d031      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a22      	ldr	r2, [pc, #136]	; (8002a70 <HAL_DMA_Abort_IT+0x278>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d02c      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a20      	ldr	r2, [pc, #128]	; (8002a74 <HAL_DMA_Abort_IT+0x27c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d027      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a1f      	ldr	r2, [pc, #124]	; (8002a78 <HAL_DMA_Abort_IT+0x280>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d022      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1d      	ldr	r2, [pc, #116]	; (8002a7c <HAL_DMA_Abort_IT+0x284>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d01d      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a1c      	ldr	r2, [pc, #112]	; (8002a80 <HAL_DMA_Abort_IT+0x288>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d018      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a1a      	ldr	r2, [pc, #104]	; (8002a84 <HAL_DMA_Abort_IT+0x28c>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d013      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a19      	ldr	r2, [pc, #100]	; (8002a88 <HAL_DMA_Abort_IT+0x290>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d00e      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a17      	ldr	r2, [pc, #92]	; (8002a8c <HAL_DMA_Abort_IT+0x294>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d009      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a16      	ldr	r2, [pc, #88]	; (8002a90 <HAL_DMA_Abort_IT+0x298>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d004      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x24e>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a14      	ldr	r2, [pc, #80]	; (8002a94 <HAL_DMA_Abort_IT+0x29c>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d128      	bne.n	8002a98 <HAL_DMA_Abort_IT+0x2a0>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 0201 	bic.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	e027      	b.n	8002aa8 <HAL_DMA_Abort_IT+0x2b0>
 8002a58:	40020010 	.word	0x40020010
 8002a5c:	40020028 	.word	0x40020028
 8002a60:	40020040 	.word	0x40020040
 8002a64:	40020058 	.word	0x40020058
 8002a68:	40020070 	.word	0x40020070
 8002a6c:	40020088 	.word	0x40020088
 8002a70:	400200a0 	.word	0x400200a0
 8002a74:	400200b8 	.word	0x400200b8
 8002a78:	40020410 	.word	0x40020410
 8002a7c:	40020428 	.word	0x40020428
 8002a80:	40020440 	.word	0x40020440
 8002a84:	40020458 	.word	0x40020458
 8002a88:	40020470 	.word	0x40020470
 8002a8c:	40020488 	.word	0x40020488
 8002a90:	400204a0 	.word	0x400204a0
 8002a94:	400204b8 	.word	0x400204b8
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 0201 	bic.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a5c      	ldr	r2, [pc, #368]	; (8002c20 <HAL_DMA_Abort_IT+0x428>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d072      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a5b      	ldr	r2, [pc, #364]	; (8002c24 <HAL_DMA_Abort_IT+0x42c>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d06d      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a59      	ldr	r2, [pc, #356]	; (8002c28 <HAL_DMA_Abort_IT+0x430>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d068      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a58      	ldr	r2, [pc, #352]	; (8002c2c <HAL_DMA_Abort_IT+0x434>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d063      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a56      	ldr	r2, [pc, #344]	; (8002c30 <HAL_DMA_Abort_IT+0x438>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d05e      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a55      	ldr	r2, [pc, #340]	; (8002c34 <HAL_DMA_Abort_IT+0x43c>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d059      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a53      	ldr	r2, [pc, #332]	; (8002c38 <HAL_DMA_Abort_IT+0x440>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d054      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a52      	ldr	r2, [pc, #328]	; (8002c3c <HAL_DMA_Abort_IT+0x444>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d04f      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a50      	ldr	r2, [pc, #320]	; (8002c40 <HAL_DMA_Abort_IT+0x448>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d04a      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a4f      	ldr	r2, [pc, #316]	; (8002c44 <HAL_DMA_Abort_IT+0x44c>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d045      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a4d      	ldr	r2, [pc, #308]	; (8002c48 <HAL_DMA_Abort_IT+0x450>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d040      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a4c      	ldr	r2, [pc, #304]	; (8002c4c <HAL_DMA_Abort_IT+0x454>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d03b      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a4a      	ldr	r2, [pc, #296]	; (8002c50 <HAL_DMA_Abort_IT+0x458>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d036      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a49      	ldr	r2, [pc, #292]	; (8002c54 <HAL_DMA_Abort_IT+0x45c>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d031      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a47      	ldr	r2, [pc, #284]	; (8002c58 <HAL_DMA_Abort_IT+0x460>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d02c      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a46      	ldr	r2, [pc, #280]	; (8002c5c <HAL_DMA_Abort_IT+0x464>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d027      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a44      	ldr	r2, [pc, #272]	; (8002c60 <HAL_DMA_Abort_IT+0x468>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d022      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a43      	ldr	r2, [pc, #268]	; (8002c64 <HAL_DMA_Abort_IT+0x46c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d01d      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a41      	ldr	r2, [pc, #260]	; (8002c68 <HAL_DMA_Abort_IT+0x470>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d018      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a40      	ldr	r2, [pc, #256]	; (8002c6c <HAL_DMA_Abort_IT+0x474>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d013      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a3e      	ldr	r2, [pc, #248]	; (8002c70 <HAL_DMA_Abort_IT+0x478>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d00e      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a3d      	ldr	r2, [pc, #244]	; (8002c74 <HAL_DMA_Abort_IT+0x47c>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d009      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a3b      	ldr	r2, [pc, #236]	; (8002c78 <HAL_DMA_Abort_IT+0x480>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d004      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x3a0>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a3a      	ldr	r2, [pc, #232]	; (8002c7c <HAL_DMA_Abort_IT+0x484>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d101      	bne.n	8002b9c <HAL_DMA_Abort_IT+0x3a4>
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e000      	b.n	8002b9e <HAL_DMA_Abort_IT+0x3a6>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d028      	beq.n	8002bf4 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bb0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bbc:	f003 031f 	and.w	r3, r3, #31
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002bd0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00c      	beq.n	8002bf4 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002be4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002be8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002bf2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40020010 	.word	0x40020010
 8002c24:	40020028 	.word	0x40020028
 8002c28:	40020040 	.word	0x40020040
 8002c2c:	40020058 	.word	0x40020058
 8002c30:	40020070 	.word	0x40020070
 8002c34:	40020088 	.word	0x40020088
 8002c38:	400200a0 	.word	0x400200a0
 8002c3c:	400200b8 	.word	0x400200b8
 8002c40:	40020410 	.word	0x40020410
 8002c44:	40020428 	.word	0x40020428
 8002c48:	40020440 	.word	0x40020440
 8002c4c:	40020458 	.word	0x40020458
 8002c50:	40020470 	.word	0x40020470
 8002c54:	40020488 	.word	0x40020488
 8002c58:	400204a0 	.word	0x400204a0
 8002c5c:	400204b8 	.word	0x400204b8
 8002c60:	58025408 	.word	0x58025408
 8002c64:	5802541c 	.word	0x5802541c
 8002c68:	58025430 	.word	0x58025430
 8002c6c:	58025444 	.word	0x58025444
 8002c70:	58025458 	.word	0x58025458
 8002c74:	5802546c 	.word	0x5802546c
 8002c78:	58025480 	.word	0x58025480
 8002c7c:	58025494 	.word	0x58025494

08002c80 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b08a      	sub	sp, #40	; 0x28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c8c:	4b67      	ldr	r3, [pc, #412]	; (8002e2c <HAL_DMA_IRQHandler+0x1ac>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a67      	ldr	r2, [pc, #412]	; (8002e30 <HAL_DMA_IRQHandler+0x1b0>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	0a9b      	lsrs	r3, r3, #10
 8002c98:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c9e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002ca6:	6a3b      	ldr	r3, [r7, #32]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a5f      	ldr	r2, [pc, #380]	; (8002e34 <HAL_DMA_IRQHandler+0x1b4>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d04a      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a5d      	ldr	r2, [pc, #372]	; (8002e38 <HAL_DMA_IRQHandler+0x1b8>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d045      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a5c      	ldr	r2, [pc, #368]	; (8002e3c <HAL_DMA_IRQHandler+0x1bc>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d040      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a5a      	ldr	r2, [pc, #360]	; (8002e40 <HAL_DMA_IRQHandler+0x1c0>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d03b      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a59      	ldr	r2, [pc, #356]	; (8002e44 <HAL_DMA_IRQHandler+0x1c4>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d036      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a57      	ldr	r2, [pc, #348]	; (8002e48 <HAL_DMA_IRQHandler+0x1c8>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d031      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a56      	ldr	r2, [pc, #344]	; (8002e4c <HAL_DMA_IRQHandler+0x1cc>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d02c      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a54      	ldr	r2, [pc, #336]	; (8002e50 <HAL_DMA_IRQHandler+0x1d0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d027      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a53      	ldr	r2, [pc, #332]	; (8002e54 <HAL_DMA_IRQHandler+0x1d4>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d022      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a51      	ldr	r2, [pc, #324]	; (8002e58 <HAL_DMA_IRQHandler+0x1d8>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d01d      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a50      	ldr	r2, [pc, #320]	; (8002e5c <HAL_DMA_IRQHandler+0x1dc>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d018      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a4e      	ldr	r2, [pc, #312]	; (8002e60 <HAL_DMA_IRQHandler+0x1e0>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d013      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a4d      	ldr	r2, [pc, #308]	; (8002e64 <HAL_DMA_IRQHandler+0x1e4>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d00e      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a4b      	ldr	r2, [pc, #300]	; (8002e68 <HAL_DMA_IRQHandler+0x1e8>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d009      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a4a      	ldr	r2, [pc, #296]	; (8002e6c <HAL_DMA_IRQHandler+0x1ec>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d004      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xd2>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a48      	ldr	r2, [pc, #288]	; (8002e70 <HAL_DMA_IRQHandler+0x1f0>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d101      	bne.n	8002d56 <HAL_DMA_IRQHandler+0xd6>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <HAL_DMA_IRQHandler+0xd8>
 8002d56:	2300      	movs	r3, #0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 842b 	beq.w	80035b4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d62:	f003 031f 	and.w	r3, r3, #31
 8002d66:	2208      	movs	r2, #8
 8002d68:	409a      	lsls	r2, r3
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 80a2 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a2e      	ldr	r2, [pc, #184]	; (8002e34 <HAL_DMA_IRQHandler+0x1b4>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d04a      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a2d      	ldr	r2, [pc, #180]	; (8002e38 <HAL_DMA_IRQHandler+0x1b8>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d045      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a2b      	ldr	r2, [pc, #172]	; (8002e3c <HAL_DMA_IRQHandler+0x1bc>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d040      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a2a      	ldr	r2, [pc, #168]	; (8002e40 <HAL_DMA_IRQHandler+0x1c0>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d03b      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a28      	ldr	r2, [pc, #160]	; (8002e44 <HAL_DMA_IRQHandler+0x1c4>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d036      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a27      	ldr	r2, [pc, #156]	; (8002e48 <HAL_DMA_IRQHandler+0x1c8>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d031      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a25      	ldr	r2, [pc, #148]	; (8002e4c <HAL_DMA_IRQHandler+0x1cc>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d02c      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a24      	ldr	r2, [pc, #144]	; (8002e50 <HAL_DMA_IRQHandler+0x1d0>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d027      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <HAL_DMA_IRQHandler+0x1d4>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d022      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a21      	ldr	r2, [pc, #132]	; (8002e58 <HAL_DMA_IRQHandler+0x1d8>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d01d      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a1f      	ldr	r2, [pc, #124]	; (8002e5c <HAL_DMA_IRQHandler+0x1dc>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d018      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a1e      	ldr	r2, [pc, #120]	; (8002e60 <HAL_DMA_IRQHandler+0x1e0>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d013      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a1c      	ldr	r2, [pc, #112]	; (8002e64 <HAL_DMA_IRQHandler+0x1e4>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d00e      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a1b      	ldr	r2, [pc, #108]	; (8002e68 <HAL_DMA_IRQHandler+0x1e8>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d009      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a19      	ldr	r2, [pc, #100]	; (8002e6c <HAL_DMA_IRQHandler+0x1ec>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d004      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x194>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a18      	ldr	r2, [pc, #96]	; (8002e70 <HAL_DMA_IRQHandler+0x1f0>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d12f      	bne.n	8002e74 <HAL_DMA_IRQHandler+0x1f4>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	bf14      	ite	ne
 8002e22:	2301      	movne	r3, #1
 8002e24:	2300      	moveq	r3, #0
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	e02e      	b.n	8002e88 <HAL_DMA_IRQHandler+0x208>
 8002e2a:	bf00      	nop
 8002e2c:	20000008 	.word	0x20000008
 8002e30:	1b4e81b5 	.word	0x1b4e81b5
 8002e34:	40020010 	.word	0x40020010
 8002e38:	40020028 	.word	0x40020028
 8002e3c:	40020040 	.word	0x40020040
 8002e40:	40020058 	.word	0x40020058
 8002e44:	40020070 	.word	0x40020070
 8002e48:	40020088 	.word	0x40020088
 8002e4c:	400200a0 	.word	0x400200a0
 8002e50:	400200b8 	.word	0x400200b8
 8002e54:	40020410 	.word	0x40020410
 8002e58:	40020428 	.word	0x40020428
 8002e5c:	40020440 	.word	0x40020440
 8002e60:	40020458 	.word	0x40020458
 8002e64:	40020470 	.word	0x40020470
 8002e68:	40020488 	.word	0x40020488
 8002e6c:	400204a0 	.word	0x400204a0
 8002e70:	400204b8 	.word	0x400204b8
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0308 	and.w	r3, r3, #8
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	bf14      	ite	ne
 8002e82:	2301      	movne	r3, #1
 8002e84:	2300      	moveq	r3, #0
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d015      	beq.n	8002eb8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0204 	bic.w	r2, r2, #4
 8002e9a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea0:	f003 031f 	and.w	r3, r3, #31
 8002ea4:	2208      	movs	r2, #8
 8002ea6:	409a      	lsls	r2, r3
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebc:	f003 031f 	and.w	r3, r3, #31
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d06e      	beq.n	8002fac <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a69      	ldr	r2, [pc, #420]	; (8003078 <HAL_DMA_IRQHandler+0x3f8>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d04a      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a67      	ldr	r2, [pc, #412]	; (800307c <HAL_DMA_IRQHandler+0x3fc>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d045      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a66      	ldr	r2, [pc, #408]	; (8003080 <HAL_DMA_IRQHandler+0x400>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d040      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a64      	ldr	r2, [pc, #400]	; (8003084 <HAL_DMA_IRQHandler+0x404>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d03b      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a63      	ldr	r2, [pc, #396]	; (8003088 <HAL_DMA_IRQHandler+0x408>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d036      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a61      	ldr	r2, [pc, #388]	; (800308c <HAL_DMA_IRQHandler+0x40c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d031      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a60      	ldr	r2, [pc, #384]	; (8003090 <HAL_DMA_IRQHandler+0x410>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d02c      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a5e      	ldr	r2, [pc, #376]	; (8003094 <HAL_DMA_IRQHandler+0x414>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d027      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a5d      	ldr	r2, [pc, #372]	; (8003098 <HAL_DMA_IRQHandler+0x418>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d022      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a5b      	ldr	r2, [pc, #364]	; (800309c <HAL_DMA_IRQHandler+0x41c>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d01d      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a5a      	ldr	r2, [pc, #360]	; (80030a0 <HAL_DMA_IRQHandler+0x420>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d018      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a58      	ldr	r2, [pc, #352]	; (80030a4 <HAL_DMA_IRQHandler+0x424>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d013      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a57      	ldr	r2, [pc, #348]	; (80030a8 <HAL_DMA_IRQHandler+0x428>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d00e      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a55      	ldr	r2, [pc, #340]	; (80030ac <HAL_DMA_IRQHandler+0x42c>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d009      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a54      	ldr	r2, [pc, #336]	; (80030b0 <HAL_DMA_IRQHandler+0x430>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d004      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2ee>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a52      	ldr	r2, [pc, #328]	; (80030b4 <HAL_DMA_IRQHandler+0x434>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d10a      	bne.n	8002f84 <HAL_DMA_IRQHandler+0x304>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	bf14      	ite	ne
 8002f7c:	2301      	movne	r3, #1
 8002f7e:	2300      	moveq	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	e003      	b.n	8002f8c <HAL_DMA_IRQHandler+0x30c>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00d      	beq.n	8002fac <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f94:	f003 031f 	and.w	r3, r3, #31
 8002f98:	2201      	movs	r2, #1
 8002f9a:	409a      	lsls	r2, r3
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa4:	f043 0202 	orr.w	r2, r3, #2
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb0:	f003 031f 	and.w	r3, r3, #31
 8002fb4:	2204      	movs	r2, #4
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f000 808f 	beq.w	80030e0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a2c      	ldr	r2, [pc, #176]	; (8003078 <HAL_DMA_IRQHandler+0x3f8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d04a      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a2a      	ldr	r2, [pc, #168]	; (800307c <HAL_DMA_IRQHandler+0x3fc>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d045      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a29      	ldr	r2, [pc, #164]	; (8003080 <HAL_DMA_IRQHandler+0x400>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d040      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a27      	ldr	r2, [pc, #156]	; (8003084 <HAL_DMA_IRQHandler+0x404>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d03b      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a26      	ldr	r2, [pc, #152]	; (8003088 <HAL_DMA_IRQHandler+0x408>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d036      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a24      	ldr	r2, [pc, #144]	; (800308c <HAL_DMA_IRQHandler+0x40c>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d031      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a23      	ldr	r2, [pc, #140]	; (8003090 <HAL_DMA_IRQHandler+0x410>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d02c      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a21      	ldr	r2, [pc, #132]	; (8003094 <HAL_DMA_IRQHandler+0x414>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d027      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a20      	ldr	r2, [pc, #128]	; (8003098 <HAL_DMA_IRQHandler+0x418>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d022      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a1e      	ldr	r2, [pc, #120]	; (800309c <HAL_DMA_IRQHandler+0x41c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d01d      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a1d      	ldr	r2, [pc, #116]	; (80030a0 <HAL_DMA_IRQHandler+0x420>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d018      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a1b      	ldr	r2, [pc, #108]	; (80030a4 <HAL_DMA_IRQHandler+0x424>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d013      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a1a      	ldr	r2, [pc, #104]	; (80030a8 <HAL_DMA_IRQHandler+0x428>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d00e      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a18      	ldr	r2, [pc, #96]	; (80030ac <HAL_DMA_IRQHandler+0x42c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d009      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a17      	ldr	r2, [pc, #92]	; (80030b0 <HAL_DMA_IRQHandler+0x430>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d004      	beq.n	8003062 <HAL_DMA_IRQHandler+0x3e2>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a15      	ldr	r2, [pc, #84]	; (80030b4 <HAL_DMA_IRQHandler+0x434>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d12a      	bne.n	80030b8 <HAL_DMA_IRQHandler+0x438>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b00      	cmp	r3, #0
 800306e:	bf14      	ite	ne
 8003070:	2301      	movne	r3, #1
 8003072:	2300      	moveq	r3, #0
 8003074:	b2db      	uxtb	r3, r3
 8003076:	e023      	b.n	80030c0 <HAL_DMA_IRQHandler+0x440>
 8003078:	40020010 	.word	0x40020010
 800307c:	40020028 	.word	0x40020028
 8003080:	40020040 	.word	0x40020040
 8003084:	40020058 	.word	0x40020058
 8003088:	40020070 	.word	0x40020070
 800308c:	40020088 	.word	0x40020088
 8003090:	400200a0 	.word	0x400200a0
 8003094:	400200b8 	.word	0x400200b8
 8003098:	40020410 	.word	0x40020410
 800309c:	40020428 	.word	0x40020428
 80030a0:	40020440 	.word	0x40020440
 80030a4:	40020458 	.word	0x40020458
 80030a8:	40020470 	.word	0x40020470
 80030ac:	40020488 	.word	0x40020488
 80030b0:	400204a0 	.word	0x400204a0
 80030b4:	400204b8 	.word	0x400204b8
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2300      	movs	r3, #0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00d      	beq.n	80030e0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c8:	f003 031f 	and.w	r3, r3, #31
 80030cc:	2204      	movs	r2, #4
 80030ce:	409a      	lsls	r2, r3
 80030d0:	6a3b      	ldr	r3, [r7, #32]
 80030d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d8:	f043 0204 	orr.w	r2, r3, #4
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e4:	f003 031f 	and.w	r3, r3, #31
 80030e8:	2210      	movs	r2, #16
 80030ea:	409a      	lsls	r2, r3
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 80a6 	beq.w	8003242 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a85      	ldr	r2, [pc, #532]	; (8003310 <HAL_DMA_IRQHandler+0x690>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d04a      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a83      	ldr	r2, [pc, #524]	; (8003314 <HAL_DMA_IRQHandler+0x694>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d045      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a82      	ldr	r2, [pc, #520]	; (8003318 <HAL_DMA_IRQHandler+0x698>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d040      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a80      	ldr	r2, [pc, #512]	; (800331c <HAL_DMA_IRQHandler+0x69c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d03b      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a7f      	ldr	r2, [pc, #508]	; (8003320 <HAL_DMA_IRQHandler+0x6a0>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d036      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a7d      	ldr	r2, [pc, #500]	; (8003324 <HAL_DMA_IRQHandler+0x6a4>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d031      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a7c      	ldr	r2, [pc, #496]	; (8003328 <HAL_DMA_IRQHandler+0x6a8>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d02c      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a7a      	ldr	r2, [pc, #488]	; (800332c <HAL_DMA_IRQHandler+0x6ac>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d027      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a79      	ldr	r2, [pc, #484]	; (8003330 <HAL_DMA_IRQHandler+0x6b0>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d022      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a77      	ldr	r2, [pc, #476]	; (8003334 <HAL_DMA_IRQHandler+0x6b4>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d01d      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a76      	ldr	r2, [pc, #472]	; (8003338 <HAL_DMA_IRQHandler+0x6b8>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d018      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a74      	ldr	r2, [pc, #464]	; (800333c <HAL_DMA_IRQHandler+0x6bc>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d013      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a73      	ldr	r2, [pc, #460]	; (8003340 <HAL_DMA_IRQHandler+0x6c0>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d00e      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a71      	ldr	r2, [pc, #452]	; (8003344 <HAL_DMA_IRQHandler+0x6c4>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d009      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a70      	ldr	r2, [pc, #448]	; (8003348 <HAL_DMA_IRQHandler+0x6c8>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d004      	beq.n	8003196 <HAL_DMA_IRQHandler+0x516>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a6e      	ldr	r2, [pc, #440]	; (800334c <HAL_DMA_IRQHandler+0x6cc>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d10a      	bne.n	80031ac <HAL_DMA_IRQHandler+0x52c>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0308 	and.w	r3, r3, #8
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	bf14      	ite	ne
 80031a4:	2301      	movne	r3, #1
 80031a6:	2300      	moveq	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	e009      	b.n	80031c0 <HAL_DMA_IRQHandler+0x540>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	bf14      	ite	ne
 80031ba:	2301      	movne	r3, #1
 80031bc:	2300      	moveq	r3, #0
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d03e      	beq.n	8003242 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c8:	f003 031f 	and.w	r3, r3, #31
 80031cc:	2210      	movs	r2, #16
 80031ce:	409a      	lsls	r2, r3
 80031d0:	6a3b      	ldr	r3, [r7, #32]
 80031d2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d018      	beq.n	8003214 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d108      	bne.n	8003202 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d024      	beq.n	8003242 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	4798      	blx	r3
 8003200:	e01f      	b.n	8003242 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003206:	2b00      	cmp	r3, #0
 8003208:	d01b      	beq.n	8003242 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	4798      	blx	r3
 8003212:	e016      	b.n	8003242 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321e:	2b00      	cmp	r3, #0
 8003220:	d107      	bne.n	8003232 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 0208 	bic.w	r2, r2, #8
 8003230:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003246:	f003 031f 	and.w	r3, r3, #31
 800324a:	2220      	movs	r2, #32
 800324c:	409a      	lsls	r2, r3
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	2b00      	cmp	r3, #0
 8003254:	f000 8110 	beq.w	8003478 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a2c      	ldr	r2, [pc, #176]	; (8003310 <HAL_DMA_IRQHandler+0x690>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d04a      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a2b      	ldr	r2, [pc, #172]	; (8003314 <HAL_DMA_IRQHandler+0x694>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d045      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a29      	ldr	r2, [pc, #164]	; (8003318 <HAL_DMA_IRQHandler+0x698>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d040      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a28      	ldr	r2, [pc, #160]	; (800331c <HAL_DMA_IRQHandler+0x69c>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d03b      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a26      	ldr	r2, [pc, #152]	; (8003320 <HAL_DMA_IRQHandler+0x6a0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d036      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a25      	ldr	r2, [pc, #148]	; (8003324 <HAL_DMA_IRQHandler+0x6a4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d031      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a23      	ldr	r2, [pc, #140]	; (8003328 <HAL_DMA_IRQHandler+0x6a8>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d02c      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a22      	ldr	r2, [pc, #136]	; (800332c <HAL_DMA_IRQHandler+0x6ac>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d027      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a20      	ldr	r2, [pc, #128]	; (8003330 <HAL_DMA_IRQHandler+0x6b0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d022      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a1f      	ldr	r2, [pc, #124]	; (8003334 <HAL_DMA_IRQHandler+0x6b4>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d01d      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a1d      	ldr	r2, [pc, #116]	; (8003338 <HAL_DMA_IRQHandler+0x6b8>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d018      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a1c      	ldr	r2, [pc, #112]	; (800333c <HAL_DMA_IRQHandler+0x6bc>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d013      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a1a      	ldr	r2, [pc, #104]	; (8003340 <HAL_DMA_IRQHandler+0x6c0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d00e      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a19      	ldr	r2, [pc, #100]	; (8003344 <HAL_DMA_IRQHandler+0x6c4>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d009      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a17      	ldr	r2, [pc, #92]	; (8003348 <HAL_DMA_IRQHandler+0x6c8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d004      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x678>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a16      	ldr	r2, [pc, #88]	; (800334c <HAL_DMA_IRQHandler+0x6cc>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d12b      	bne.n	8003350 <HAL_DMA_IRQHandler+0x6d0>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0310 	and.w	r3, r3, #16
 8003302:	2b00      	cmp	r3, #0
 8003304:	bf14      	ite	ne
 8003306:	2301      	movne	r3, #1
 8003308:	2300      	moveq	r3, #0
 800330a:	b2db      	uxtb	r3, r3
 800330c:	e02a      	b.n	8003364 <HAL_DMA_IRQHandler+0x6e4>
 800330e:	bf00      	nop
 8003310:	40020010 	.word	0x40020010
 8003314:	40020028 	.word	0x40020028
 8003318:	40020040 	.word	0x40020040
 800331c:	40020058 	.word	0x40020058
 8003320:	40020070 	.word	0x40020070
 8003324:	40020088 	.word	0x40020088
 8003328:	400200a0 	.word	0x400200a0
 800332c:	400200b8 	.word	0x400200b8
 8003330:	40020410 	.word	0x40020410
 8003334:	40020428 	.word	0x40020428
 8003338:	40020440 	.word	0x40020440
 800333c:	40020458 	.word	0x40020458
 8003340:	40020470 	.word	0x40020470
 8003344:	40020488 	.word	0x40020488
 8003348:	400204a0 	.word	0x400204a0
 800334c:	400204b8 	.word	0x400204b8
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	bf14      	ite	ne
 800335e:	2301      	movne	r3, #1
 8003360:	2300      	moveq	r3, #0
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 8087 	beq.w	8003478 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800336e:	f003 031f 	and.w	r3, r3, #31
 8003372:	2220      	movs	r2, #32
 8003374:	409a      	lsls	r2, r3
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b04      	cmp	r3, #4
 8003384:	d139      	bne.n	80033fa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0216 	bic.w	r2, r2, #22
 8003394:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	695a      	ldr	r2, [r3, #20]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033a4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d103      	bne.n	80033b6 <HAL_DMA_IRQHandler+0x736>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d007      	beq.n	80033c6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0208 	bic.w	r2, r2, #8
 80033c4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ca:	f003 031f 	and.w	r3, r3, #31
 80033ce:	223f      	movs	r2, #63	; 0x3f
 80033d0:	409a      	lsls	r2, r3
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	f000 834a 	beq.w	8003a84 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	4798      	blx	r3
          }
          return;
 80033f8:	e344      	b.n	8003a84 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d018      	beq.n	800343a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d108      	bne.n	8003428 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341a:	2b00      	cmp	r3, #0
 800341c:	d02c      	beq.n	8003478 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	4798      	blx	r3
 8003426:	e027      	b.n	8003478 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800342c:	2b00      	cmp	r3, #0
 800342e:	d023      	beq.n	8003478 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	4798      	blx	r3
 8003438:	e01e      	b.n	8003478 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10f      	bne.n	8003468 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 0210 	bic.w	r2, r2, #16
 8003456:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800346c:	2b00      	cmp	r3, #0
 800346e:	d003      	beq.n	8003478 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 8306 	beq.w	8003a8e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 8088 	beq.w	80035a0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2204      	movs	r2, #4
 8003494:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a7a      	ldr	r2, [pc, #488]	; (8003688 <HAL_DMA_IRQHandler+0xa08>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d04a      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a79      	ldr	r2, [pc, #484]	; (800368c <HAL_DMA_IRQHandler+0xa0c>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d045      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a77      	ldr	r2, [pc, #476]	; (8003690 <HAL_DMA_IRQHandler+0xa10>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d040      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a76      	ldr	r2, [pc, #472]	; (8003694 <HAL_DMA_IRQHandler+0xa14>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d03b      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a74      	ldr	r2, [pc, #464]	; (8003698 <HAL_DMA_IRQHandler+0xa18>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d036      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a73      	ldr	r2, [pc, #460]	; (800369c <HAL_DMA_IRQHandler+0xa1c>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d031      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a71      	ldr	r2, [pc, #452]	; (80036a0 <HAL_DMA_IRQHandler+0xa20>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d02c      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a70      	ldr	r2, [pc, #448]	; (80036a4 <HAL_DMA_IRQHandler+0xa24>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d027      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a6e      	ldr	r2, [pc, #440]	; (80036a8 <HAL_DMA_IRQHandler+0xa28>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d022      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a6d      	ldr	r2, [pc, #436]	; (80036ac <HAL_DMA_IRQHandler+0xa2c>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d01d      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a6b      	ldr	r2, [pc, #428]	; (80036b0 <HAL_DMA_IRQHandler+0xa30>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d018      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a6a      	ldr	r2, [pc, #424]	; (80036b4 <HAL_DMA_IRQHandler+0xa34>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d013      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a68      	ldr	r2, [pc, #416]	; (80036b8 <HAL_DMA_IRQHandler+0xa38>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d00e      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a67      	ldr	r2, [pc, #412]	; (80036bc <HAL_DMA_IRQHandler+0xa3c>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d009      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a65      	ldr	r2, [pc, #404]	; (80036c0 <HAL_DMA_IRQHandler+0xa40>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d004      	beq.n	8003538 <HAL_DMA_IRQHandler+0x8b8>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a64      	ldr	r2, [pc, #400]	; (80036c4 <HAL_DMA_IRQHandler+0xa44>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d108      	bne.n	800354a <HAL_DMA_IRQHandler+0x8ca>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 0201 	bic.w	r2, r2, #1
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	e007      	b.n	800355a <HAL_DMA_IRQHandler+0x8da>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0201 	bic.w	r2, r2, #1
 8003558:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	3301      	adds	r3, #1
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003562:	429a      	cmp	r2, r3
 8003564:	d307      	bcc.n	8003576 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1f2      	bne.n	800355a <HAL_DMA_IRQHandler+0x8da>
 8003574:	e000      	b.n	8003578 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003576:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	d004      	beq.n	8003598 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2203      	movs	r2, #3
 8003592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003596:	e003      	b.n	80035a0 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f000 8272 	beq.w	8003a8e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	4798      	blx	r3
 80035b2:	e26c      	b.n	8003a8e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a43      	ldr	r2, [pc, #268]	; (80036c8 <HAL_DMA_IRQHandler+0xa48>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d022      	beq.n	8003604 <HAL_DMA_IRQHandler+0x984>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a42      	ldr	r2, [pc, #264]	; (80036cc <HAL_DMA_IRQHandler+0xa4c>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d01d      	beq.n	8003604 <HAL_DMA_IRQHandler+0x984>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a40      	ldr	r2, [pc, #256]	; (80036d0 <HAL_DMA_IRQHandler+0xa50>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d018      	beq.n	8003604 <HAL_DMA_IRQHandler+0x984>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a3f      	ldr	r2, [pc, #252]	; (80036d4 <HAL_DMA_IRQHandler+0xa54>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d013      	beq.n	8003604 <HAL_DMA_IRQHandler+0x984>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a3d      	ldr	r2, [pc, #244]	; (80036d8 <HAL_DMA_IRQHandler+0xa58>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00e      	beq.n	8003604 <HAL_DMA_IRQHandler+0x984>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a3c      	ldr	r2, [pc, #240]	; (80036dc <HAL_DMA_IRQHandler+0xa5c>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d009      	beq.n	8003604 <HAL_DMA_IRQHandler+0x984>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a3a      	ldr	r2, [pc, #232]	; (80036e0 <HAL_DMA_IRQHandler+0xa60>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <HAL_DMA_IRQHandler+0x984>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a39      	ldr	r2, [pc, #228]	; (80036e4 <HAL_DMA_IRQHandler+0xa64>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d101      	bne.n	8003608 <HAL_DMA_IRQHandler+0x988>
 8003604:	2301      	movs	r3, #1
 8003606:	e000      	b.n	800360a <HAL_DMA_IRQHandler+0x98a>
 8003608:	2300      	movs	r3, #0
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 823f 	beq.w	8003a8e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361c:	f003 031f 	and.w	r3, r3, #31
 8003620:	2204      	movs	r2, #4
 8003622:	409a      	lsls	r2, r3
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	4013      	ands	r3, r2
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 80cd 	beq.w	80037c8 <HAL_DMA_IRQHandler+0xb48>
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	2b00      	cmp	r3, #0
 8003636:	f000 80c7 	beq.w	80037c8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363e:	f003 031f 	and.w	r3, r3, #31
 8003642:	2204      	movs	r2, #4
 8003644:	409a      	lsls	r2, r3
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d049      	beq.n	80036e8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d109      	bne.n	8003672 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 8210 	beq.w	8003a88 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003670:	e20a      	b.n	8003a88 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003676:	2b00      	cmp	r3, #0
 8003678:	f000 8206 	beq.w	8003a88 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003684:	e200      	b.n	8003a88 <HAL_DMA_IRQHandler+0xe08>
 8003686:	bf00      	nop
 8003688:	40020010 	.word	0x40020010
 800368c:	40020028 	.word	0x40020028
 8003690:	40020040 	.word	0x40020040
 8003694:	40020058 	.word	0x40020058
 8003698:	40020070 	.word	0x40020070
 800369c:	40020088 	.word	0x40020088
 80036a0:	400200a0 	.word	0x400200a0
 80036a4:	400200b8 	.word	0x400200b8
 80036a8:	40020410 	.word	0x40020410
 80036ac:	40020428 	.word	0x40020428
 80036b0:	40020440 	.word	0x40020440
 80036b4:	40020458 	.word	0x40020458
 80036b8:	40020470 	.word	0x40020470
 80036bc:	40020488 	.word	0x40020488
 80036c0:	400204a0 	.word	0x400204a0
 80036c4:	400204b8 	.word	0x400204b8
 80036c8:	58025408 	.word	0x58025408
 80036cc:	5802541c 	.word	0x5802541c
 80036d0:	58025430 	.word	0x58025430
 80036d4:	58025444 	.word	0x58025444
 80036d8:	58025458 	.word	0x58025458
 80036dc:	5802546c 	.word	0x5802546c
 80036e0:	58025480 	.word	0x58025480
 80036e4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	f003 0320 	and.w	r3, r3, #32
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d160      	bne.n	80037b4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a8c      	ldr	r2, [pc, #560]	; (8003928 <HAL_DMA_IRQHandler+0xca8>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d04a      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a8a      	ldr	r2, [pc, #552]	; (800392c <HAL_DMA_IRQHandler+0xcac>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d045      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a89      	ldr	r2, [pc, #548]	; (8003930 <HAL_DMA_IRQHandler+0xcb0>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d040      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a87      	ldr	r2, [pc, #540]	; (8003934 <HAL_DMA_IRQHandler+0xcb4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d03b      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a86      	ldr	r2, [pc, #536]	; (8003938 <HAL_DMA_IRQHandler+0xcb8>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d036      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a84      	ldr	r2, [pc, #528]	; (800393c <HAL_DMA_IRQHandler+0xcbc>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d031      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a83      	ldr	r2, [pc, #524]	; (8003940 <HAL_DMA_IRQHandler+0xcc0>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d02c      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a81      	ldr	r2, [pc, #516]	; (8003944 <HAL_DMA_IRQHandler+0xcc4>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d027      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a80      	ldr	r2, [pc, #512]	; (8003948 <HAL_DMA_IRQHandler+0xcc8>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d022      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a7e      	ldr	r2, [pc, #504]	; (800394c <HAL_DMA_IRQHandler+0xccc>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d01d      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a7d      	ldr	r2, [pc, #500]	; (8003950 <HAL_DMA_IRQHandler+0xcd0>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d018      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a7b      	ldr	r2, [pc, #492]	; (8003954 <HAL_DMA_IRQHandler+0xcd4>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d013      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a7a      	ldr	r2, [pc, #488]	; (8003958 <HAL_DMA_IRQHandler+0xcd8>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d00e      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a78      	ldr	r2, [pc, #480]	; (800395c <HAL_DMA_IRQHandler+0xcdc>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d009      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a77      	ldr	r2, [pc, #476]	; (8003960 <HAL_DMA_IRQHandler+0xce0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d004      	beq.n	8003792 <HAL_DMA_IRQHandler+0xb12>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a75      	ldr	r2, [pc, #468]	; (8003964 <HAL_DMA_IRQHandler+0xce4>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d108      	bne.n	80037a4 <HAL_DMA_IRQHandler+0xb24>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0208 	bic.w	r2, r2, #8
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	e007      	b.n	80037b4 <HAL_DMA_IRQHandler+0xb34>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 0204 	bic.w	r2, r2, #4
 80037b2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 8165 	beq.w	8003a88 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037c6:	e15f      	b.n	8003a88 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037cc:	f003 031f 	and.w	r3, r3, #31
 80037d0:	2202      	movs	r2, #2
 80037d2:	409a      	lsls	r2, r3
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	4013      	ands	r3, r2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 80c5 	beq.w	8003968 <HAL_DMA_IRQHandler+0xce8>
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 80bf 	beq.w	8003968 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ee:	f003 031f 	and.w	r3, r3, #31
 80037f2:	2202      	movs	r2, #2
 80037f4:	409a      	lsls	r2, r3
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d018      	beq.n	8003836 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d109      	bne.n	8003822 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 813a 	beq.w	8003a8c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003820:	e134      	b.n	8003a8c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003826:	2b00      	cmp	r3, #0
 8003828:	f000 8130 	beq.w	8003a8c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003834:	e12a      	b.n	8003a8c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	f003 0320 	and.w	r3, r3, #32
 800383c:	2b00      	cmp	r3, #0
 800383e:	d168      	bne.n	8003912 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a38      	ldr	r2, [pc, #224]	; (8003928 <HAL_DMA_IRQHandler+0xca8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d04a      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a37      	ldr	r2, [pc, #220]	; (800392c <HAL_DMA_IRQHandler+0xcac>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d045      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a35      	ldr	r2, [pc, #212]	; (8003930 <HAL_DMA_IRQHandler+0xcb0>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d040      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a34      	ldr	r2, [pc, #208]	; (8003934 <HAL_DMA_IRQHandler+0xcb4>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d03b      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a32      	ldr	r2, [pc, #200]	; (8003938 <HAL_DMA_IRQHandler+0xcb8>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d036      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a31      	ldr	r2, [pc, #196]	; (800393c <HAL_DMA_IRQHandler+0xcbc>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d031      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a2f      	ldr	r2, [pc, #188]	; (8003940 <HAL_DMA_IRQHandler+0xcc0>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d02c      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a2e      	ldr	r2, [pc, #184]	; (8003944 <HAL_DMA_IRQHandler+0xcc4>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d027      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a2c      	ldr	r2, [pc, #176]	; (8003948 <HAL_DMA_IRQHandler+0xcc8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d022      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a2b      	ldr	r2, [pc, #172]	; (800394c <HAL_DMA_IRQHandler+0xccc>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d01d      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a29      	ldr	r2, [pc, #164]	; (8003950 <HAL_DMA_IRQHandler+0xcd0>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d018      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a28      	ldr	r2, [pc, #160]	; (8003954 <HAL_DMA_IRQHandler+0xcd4>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d013      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a26      	ldr	r2, [pc, #152]	; (8003958 <HAL_DMA_IRQHandler+0xcd8>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d00e      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a25      	ldr	r2, [pc, #148]	; (800395c <HAL_DMA_IRQHandler+0xcdc>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d009      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a23      	ldr	r2, [pc, #140]	; (8003960 <HAL_DMA_IRQHandler+0xce0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d004      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc60>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a22      	ldr	r2, [pc, #136]	; (8003964 <HAL_DMA_IRQHandler+0xce4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d108      	bne.n	80038f2 <HAL_DMA_IRQHandler+0xc72>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0214 	bic.w	r2, r2, #20
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	e007      	b.n	8003902 <HAL_DMA_IRQHandler+0xc82>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 020a 	bic.w	r2, r2, #10
 8003900:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 80b8 	beq.w	8003a8c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003924:	e0b2      	b.n	8003a8c <HAL_DMA_IRQHandler+0xe0c>
 8003926:	bf00      	nop
 8003928:	40020010 	.word	0x40020010
 800392c:	40020028 	.word	0x40020028
 8003930:	40020040 	.word	0x40020040
 8003934:	40020058 	.word	0x40020058
 8003938:	40020070 	.word	0x40020070
 800393c:	40020088 	.word	0x40020088
 8003940:	400200a0 	.word	0x400200a0
 8003944:	400200b8 	.word	0x400200b8
 8003948:	40020410 	.word	0x40020410
 800394c:	40020428 	.word	0x40020428
 8003950:	40020440 	.word	0x40020440
 8003954:	40020458 	.word	0x40020458
 8003958:	40020470 	.word	0x40020470
 800395c:	40020488 	.word	0x40020488
 8003960:	400204a0 	.word	0x400204a0
 8003964:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396c:	f003 031f 	and.w	r3, r3, #31
 8003970:	2208      	movs	r2, #8
 8003972:	409a      	lsls	r2, r3
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	4013      	ands	r3, r2
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 8088 	beq.w	8003a8e <HAL_DMA_IRQHandler+0xe0e>
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	f003 0308 	and.w	r3, r3, #8
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 8082 	beq.w	8003a8e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a41      	ldr	r2, [pc, #260]	; (8003a94 <HAL_DMA_IRQHandler+0xe14>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d04a      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a3f      	ldr	r2, [pc, #252]	; (8003a98 <HAL_DMA_IRQHandler+0xe18>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d045      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a3e      	ldr	r2, [pc, #248]	; (8003a9c <HAL_DMA_IRQHandler+0xe1c>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d040      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a3c      	ldr	r2, [pc, #240]	; (8003aa0 <HAL_DMA_IRQHandler+0xe20>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d03b      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a3b      	ldr	r2, [pc, #236]	; (8003aa4 <HAL_DMA_IRQHandler+0xe24>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d036      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a39      	ldr	r2, [pc, #228]	; (8003aa8 <HAL_DMA_IRQHandler+0xe28>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d031      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a38      	ldr	r2, [pc, #224]	; (8003aac <HAL_DMA_IRQHandler+0xe2c>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d02c      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a36      	ldr	r2, [pc, #216]	; (8003ab0 <HAL_DMA_IRQHandler+0xe30>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d027      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a35      	ldr	r2, [pc, #212]	; (8003ab4 <HAL_DMA_IRQHandler+0xe34>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d022      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a33      	ldr	r2, [pc, #204]	; (8003ab8 <HAL_DMA_IRQHandler+0xe38>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d01d      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a32      	ldr	r2, [pc, #200]	; (8003abc <HAL_DMA_IRQHandler+0xe3c>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d018      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a30      	ldr	r2, [pc, #192]	; (8003ac0 <HAL_DMA_IRQHandler+0xe40>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d013      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a2f      	ldr	r2, [pc, #188]	; (8003ac4 <HAL_DMA_IRQHandler+0xe44>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d00e      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a2d      	ldr	r2, [pc, #180]	; (8003ac8 <HAL_DMA_IRQHandler+0xe48>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d009      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a2c      	ldr	r2, [pc, #176]	; (8003acc <HAL_DMA_IRQHandler+0xe4c>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d004      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xdaa>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a2a      	ldr	r2, [pc, #168]	; (8003ad0 <HAL_DMA_IRQHandler+0xe50>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d108      	bne.n	8003a3c <HAL_DMA_IRQHandler+0xdbc>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 021c 	bic.w	r2, r2, #28
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	e007      	b.n	8003a4c <HAL_DMA_IRQHandler+0xdcc>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f022 020e 	bic.w	r2, r2, #14
 8003a4a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a50:	f003 031f 	and.w	r3, r3, #31
 8003a54:	2201      	movs	r2, #1
 8003a56:	409a      	lsls	r2, r3
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d009      	beq.n	8003a8e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	4798      	blx	r3
 8003a82:	e004      	b.n	8003a8e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003a84:	bf00      	nop
 8003a86:	e002      	b.n	8003a8e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a88:	bf00      	nop
 8003a8a:	e000      	b.n	8003a8e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a8c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003a8e:	3728      	adds	r7, #40	; 0x28
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40020010 	.word	0x40020010
 8003a98:	40020028 	.word	0x40020028
 8003a9c:	40020040 	.word	0x40020040
 8003aa0:	40020058 	.word	0x40020058
 8003aa4:	40020070 	.word	0x40020070
 8003aa8:	40020088 	.word	0x40020088
 8003aac:	400200a0 	.word	0x400200a0
 8003ab0:	400200b8 	.word	0x400200b8
 8003ab4:	40020410 	.word	0x40020410
 8003ab8:	40020428 	.word	0x40020428
 8003abc:	40020440 	.word	0x40020440
 8003ac0:	40020458 	.word	0x40020458
 8003ac4:	40020470 	.word	0x40020470
 8003ac8:	40020488 	.word	0x40020488
 8003acc:	400204a0 	.word	0x400204a0
 8003ad0:	400204b8 	.word	0x400204b8

08003ad4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b087      	sub	sp, #28
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
 8003af8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afe:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b04:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a84      	ldr	r2, [pc, #528]	; (8003d1c <DMA_SetConfig+0x230>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d072      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a82      	ldr	r2, [pc, #520]	; (8003d20 <DMA_SetConfig+0x234>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d06d      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a81      	ldr	r2, [pc, #516]	; (8003d24 <DMA_SetConfig+0x238>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d068      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a7f      	ldr	r2, [pc, #508]	; (8003d28 <DMA_SetConfig+0x23c>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d063      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a7e      	ldr	r2, [pc, #504]	; (8003d2c <DMA_SetConfig+0x240>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d05e      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a7c      	ldr	r2, [pc, #496]	; (8003d30 <DMA_SetConfig+0x244>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d059      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a7b      	ldr	r2, [pc, #492]	; (8003d34 <DMA_SetConfig+0x248>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d054      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a79      	ldr	r2, [pc, #484]	; (8003d38 <DMA_SetConfig+0x24c>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d04f      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a78      	ldr	r2, [pc, #480]	; (8003d3c <DMA_SetConfig+0x250>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d04a      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a76      	ldr	r2, [pc, #472]	; (8003d40 <DMA_SetConfig+0x254>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d045      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a75      	ldr	r2, [pc, #468]	; (8003d44 <DMA_SetConfig+0x258>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d040      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a73      	ldr	r2, [pc, #460]	; (8003d48 <DMA_SetConfig+0x25c>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d03b      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a72      	ldr	r2, [pc, #456]	; (8003d4c <DMA_SetConfig+0x260>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d036      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a70      	ldr	r2, [pc, #448]	; (8003d50 <DMA_SetConfig+0x264>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d031      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a6f      	ldr	r2, [pc, #444]	; (8003d54 <DMA_SetConfig+0x268>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d02c      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a6d      	ldr	r2, [pc, #436]	; (8003d58 <DMA_SetConfig+0x26c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d027      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a6c      	ldr	r2, [pc, #432]	; (8003d5c <DMA_SetConfig+0x270>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d022      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a6a      	ldr	r2, [pc, #424]	; (8003d60 <DMA_SetConfig+0x274>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d01d      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a69      	ldr	r2, [pc, #420]	; (8003d64 <DMA_SetConfig+0x278>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d018      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a67      	ldr	r2, [pc, #412]	; (8003d68 <DMA_SetConfig+0x27c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d013      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a66      	ldr	r2, [pc, #408]	; (8003d6c <DMA_SetConfig+0x280>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d00e      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a64      	ldr	r2, [pc, #400]	; (8003d70 <DMA_SetConfig+0x284>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d009      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a63      	ldr	r2, [pc, #396]	; (8003d74 <DMA_SetConfig+0x288>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d004      	beq.n	8003bf6 <DMA_SetConfig+0x10a>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a61      	ldr	r2, [pc, #388]	; (8003d78 <DMA_SetConfig+0x28c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d101      	bne.n	8003bfa <DMA_SetConfig+0x10e>
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e000      	b.n	8003bfc <DMA_SetConfig+0x110>
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00d      	beq.n	8003c1c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003c08:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d004      	beq.n	8003c1c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003c1a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a3e      	ldr	r2, [pc, #248]	; (8003d1c <DMA_SetConfig+0x230>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d04a      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a3d      	ldr	r2, [pc, #244]	; (8003d20 <DMA_SetConfig+0x234>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d045      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a3b      	ldr	r2, [pc, #236]	; (8003d24 <DMA_SetConfig+0x238>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d040      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a3a      	ldr	r2, [pc, #232]	; (8003d28 <DMA_SetConfig+0x23c>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d03b      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a38      	ldr	r2, [pc, #224]	; (8003d2c <DMA_SetConfig+0x240>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d036      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a37      	ldr	r2, [pc, #220]	; (8003d30 <DMA_SetConfig+0x244>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d031      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a35      	ldr	r2, [pc, #212]	; (8003d34 <DMA_SetConfig+0x248>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d02c      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a34      	ldr	r2, [pc, #208]	; (8003d38 <DMA_SetConfig+0x24c>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d027      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a32      	ldr	r2, [pc, #200]	; (8003d3c <DMA_SetConfig+0x250>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d022      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a31      	ldr	r2, [pc, #196]	; (8003d40 <DMA_SetConfig+0x254>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d01d      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a2f      	ldr	r2, [pc, #188]	; (8003d44 <DMA_SetConfig+0x258>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d018      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a2e      	ldr	r2, [pc, #184]	; (8003d48 <DMA_SetConfig+0x25c>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d013      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a2c      	ldr	r2, [pc, #176]	; (8003d4c <DMA_SetConfig+0x260>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d00e      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a2b      	ldr	r2, [pc, #172]	; (8003d50 <DMA_SetConfig+0x264>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d009      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a29      	ldr	r2, [pc, #164]	; (8003d54 <DMA_SetConfig+0x268>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d004      	beq.n	8003cbc <DMA_SetConfig+0x1d0>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a28      	ldr	r2, [pc, #160]	; (8003d58 <DMA_SetConfig+0x26c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d101      	bne.n	8003cc0 <DMA_SetConfig+0x1d4>
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e000      	b.n	8003cc2 <DMA_SetConfig+0x1d6>
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d05a      	beq.n	8003d7c <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cca:	f003 031f 	and.w	r3, r3, #31
 8003cce:	223f      	movs	r2, #63	; 0x3f
 8003cd0:	409a      	lsls	r2, r3
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ce4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	683a      	ldr	r2, [r7, #0]
 8003cec:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	2b40      	cmp	r3, #64	; 0x40
 8003cf4:	d108      	bne.n	8003d08 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003d06:	e087      	b.n	8003e18 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68ba      	ldr	r2, [r7, #8]
 8003d0e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	60da      	str	r2, [r3, #12]
}
 8003d18:	e07e      	b.n	8003e18 <DMA_SetConfig+0x32c>
 8003d1a:	bf00      	nop
 8003d1c:	40020010 	.word	0x40020010
 8003d20:	40020028 	.word	0x40020028
 8003d24:	40020040 	.word	0x40020040
 8003d28:	40020058 	.word	0x40020058
 8003d2c:	40020070 	.word	0x40020070
 8003d30:	40020088 	.word	0x40020088
 8003d34:	400200a0 	.word	0x400200a0
 8003d38:	400200b8 	.word	0x400200b8
 8003d3c:	40020410 	.word	0x40020410
 8003d40:	40020428 	.word	0x40020428
 8003d44:	40020440 	.word	0x40020440
 8003d48:	40020458 	.word	0x40020458
 8003d4c:	40020470 	.word	0x40020470
 8003d50:	40020488 	.word	0x40020488
 8003d54:	400204a0 	.word	0x400204a0
 8003d58:	400204b8 	.word	0x400204b8
 8003d5c:	58025408 	.word	0x58025408
 8003d60:	5802541c 	.word	0x5802541c
 8003d64:	58025430 	.word	0x58025430
 8003d68:	58025444 	.word	0x58025444
 8003d6c:	58025458 	.word	0x58025458
 8003d70:	5802546c 	.word	0x5802546c
 8003d74:	58025480 	.word	0x58025480
 8003d78:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a28      	ldr	r2, [pc, #160]	; (8003e24 <DMA_SetConfig+0x338>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d022      	beq.n	8003dcc <DMA_SetConfig+0x2e0>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a27      	ldr	r2, [pc, #156]	; (8003e28 <DMA_SetConfig+0x33c>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d01d      	beq.n	8003dcc <DMA_SetConfig+0x2e0>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a25      	ldr	r2, [pc, #148]	; (8003e2c <DMA_SetConfig+0x340>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d018      	beq.n	8003dcc <DMA_SetConfig+0x2e0>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a24      	ldr	r2, [pc, #144]	; (8003e30 <DMA_SetConfig+0x344>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d013      	beq.n	8003dcc <DMA_SetConfig+0x2e0>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a22      	ldr	r2, [pc, #136]	; (8003e34 <DMA_SetConfig+0x348>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d00e      	beq.n	8003dcc <DMA_SetConfig+0x2e0>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a21      	ldr	r2, [pc, #132]	; (8003e38 <DMA_SetConfig+0x34c>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d009      	beq.n	8003dcc <DMA_SetConfig+0x2e0>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a1f      	ldr	r2, [pc, #124]	; (8003e3c <DMA_SetConfig+0x350>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d004      	beq.n	8003dcc <DMA_SetConfig+0x2e0>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a1e      	ldr	r2, [pc, #120]	; (8003e40 <DMA_SetConfig+0x354>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d101      	bne.n	8003dd0 <DMA_SetConfig+0x2e4>
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e000      	b.n	8003dd2 <DMA_SetConfig+0x2e6>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d020      	beq.n	8003e18 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dda:	f003 031f 	and.w	r3, r3, #31
 8003dde:	2201      	movs	r2, #1
 8003de0:	409a      	lsls	r2, r3
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	2b40      	cmp	r3, #64	; 0x40
 8003df4:	d108      	bne.n	8003e08 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	60da      	str	r2, [r3, #12]
}
 8003e06:	e007      	b.n	8003e18 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	60da      	str	r2, [r3, #12]
}
 8003e18:	bf00      	nop
 8003e1a:	371c      	adds	r7, #28
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	58025408 	.word	0x58025408
 8003e28:	5802541c 	.word	0x5802541c
 8003e2c:	58025430 	.word	0x58025430
 8003e30:	58025444 	.word	0x58025444
 8003e34:	58025458 	.word	0x58025458
 8003e38:	5802546c 	.word	0x5802546c
 8003e3c:	58025480 	.word	0x58025480
 8003e40:	58025494 	.word	0x58025494

08003e44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a42      	ldr	r2, [pc, #264]	; (8003f5c <DMA_CalcBaseAndBitshift+0x118>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d04a      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a41      	ldr	r2, [pc, #260]	; (8003f60 <DMA_CalcBaseAndBitshift+0x11c>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d045      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a3f      	ldr	r2, [pc, #252]	; (8003f64 <DMA_CalcBaseAndBitshift+0x120>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d040      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a3e      	ldr	r2, [pc, #248]	; (8003f68 <DMA_CalcBaseAndBitshift+0x124>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d03b      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a3c      	ldr	r2, [pc, #240]	; (8003f6c <DMA_CalcBaseAndBitshift+0x128>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d036      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a3b      	ldr	r2, [pc, #236]	; (8003f70 <DMA_CalcBaseAndBitshift+0x12c>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d031      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a39      	ldr	r2, [pc, #228]	; (8003f74 <DMA_CalcBaseAndBitshift+0x130>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d02c      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a38      	ldr	r2, [pc, #224]	; (8003f78 <DMA_CalcBaseAndBitshift+0x134>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d027      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a36      	ldr	r2, [pc, #216]	; (8003f7c <DMA_CalcBaseAndBitshift+0x138>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d022      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a35      	ldr	r2, [pc, #212]	; (8003f80 <DMA_CalcBaseAndBitshift+0x13c>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d01d      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a33      	ldr	r2, [pc, #204]	; (8003f84 <DMA_CalcBaseAndBitshift+0x140>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d018      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a32      	ldr	r2, [pc, #200]	; (8003f88 <DMA_CalcBaseAndBitshift+0x144>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d013      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a30      	ldr	r2, [pc, #192]	; (8003f8c <DMA_CalcBaseAndBitshift+0x148>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d00e      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a2f      	ldr	r2, [pc, #188]	; (8003f90 <DMA_CalcBaseAndBitshift+0x14c>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d009      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a2d      	ldr	r2, [pc, #180]	; (8003f94 <DMA_CalcBaseAndBitshift+0x150>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d004      	beq.n	8003eec <DMA_CalcBaseAndBitshift+0xa8>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a2c      	ldr	r2, [pc, #176]	; (8003f98 <DMA_CalcBaseAndBitshift+0x154>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d101      	bne.n	8003ef0 <DMA_CalcBaseAndBitshift+0xac>
 8003eec:	2301      	movs	r3, #1
 8003eee:	e000      	b.n	8003ef2 <DMA_CalcBaseAndBitshift+0xae>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d024      	beq.n	8003f40 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	3b10      	subs	r3, #16
 8003efe:	4a27      	ldr	r2, [pc, #156]	; (8003f9c <DMA_CalcBaseAndBitshift+0x158>)
 8003f00:	fba2 2303 	umull	r2, r3, r2, r3
 8003f04:	091b      	lsrs	r3, r3, #4
 8003f06:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	4a24      	ldr	r2, [pc, #144]	; (8003fa0 <DMA_CalcBaseAndBitshift+0x15c>)
 8003f10:	5cd3      	ldrb	r3, [r2, r3]
 8003f12:	461a      	mov	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2b03      	cmp	r3, #3
 8003f1c:	d908      	bls.n	8003f30 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	461a      	mov	r2, r3
 8003f24:	4b1f      	ldr	r3, [pc, #124]	; (8003fa4 <DMA_CalcBaseAndBitshift+0x160>)
 8003f26:	4013      	ands	r3, r2
 8003f28:	1d1a      	adds	r2, r3, #4
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	659a      	str	r2, [r3, #88]	; 0x58
 8003f2e:	e00d      	b.n	8003f4c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	461a      	mov	r2, r3
 8003f36:	4b1b      	ldr	r3, [pc, #108]	; (8003fa4 <DMA_CalcBaseAndBitshift+0x160>)
 8003f38:	4013      	ands	r3, r2
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	6593      	str	r3, [r2, #88]	; 0x58
 8003f3e:	e005      	b.n	8003f4c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3714      	adds	r7, #20
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	40020010 	.word	0x40020010
 8003f60:	40020028 	.word	0x40020028
 8003f64:	40020040 	.word	0x40020040
 8003f68:	40020058 	.word	0x40020058
 8003f6c:	40020070 	.word	0x40020070
 8003f70:	40020088 	.word	0x40020088
 8003f74:	400200a0 	.word	0x400200a0
 8003f78:	400200b8 	.word	0x400200b8
 8003f7c:	40020410 	.word	0x40020410
 8003f80:	40020428 	.word	0x40020428
 8003f84:	40020440 	.word	0x40020440
 8003f88:	40020458 	.word	0x40020458
 8003f8c:	40020470 	.word	0x40020470
 8003f90:	40020488 	.word	0x40020488
 8003f94:	400204a0 	.word	0x400204a0
 8003f98:	400204b8 	.word	0x400204b8
 8003f9c:	aaaaaaab 	.word	0xaaaaaaab
 8003fa0:	08010cc0 	.word	0x08010cc0
 8003fa4:	fffffc00 	.word	0xfffffc00

08003fa8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d120      	bne.n	8003ffe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc0:	2b03      	cmp	r3, #3
 8003fc2:	d858      	bhi.n	8004076 <DMA_CheckFifoParam+0xce>
 8003fc4:	a201      	add	r2, pc, #4	; (adr r2, 8003fcc <DMA_CheckFifoParam+0x24>)
 8003fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fca:	bf00      	nop
 8003fcc:	08003fdd 	.word	0x08003fdd
 8003fd0:	08003fef 	.word	0x08003fef
 8003fd4:	08003fdd 	.word	0x08003fdd
 8003fd8:	08004077 	.word	0x08004077
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d048      	beq.n	800407a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003fec:	e045      	b.n	800407a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ff6:	d142      	bne.n	800407e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003ffc:	e03f      	b.n	800407e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004006:	d123      	bne.n	8004050 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400c:	2b03      	cmp	r3, #3
 800400e:	d838      	bhi.n	8004082 <DMA_CheckFifoParam+0xda>
 8004010:	a201      	add	r2, pc, #4	; (adr r2, 8004018 <DMA_CheckFifoParam+0x70>)
 8004012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004016:	bf00      	nop
 8004018:	08004029 	.word	0x08004029
 800401c:	0800402f 	.word	0x0800402f
 8004020:	08004029 	.word	0x08004029
 8004024:	08004041 	.word	0x08004041
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	73fb      	strb	r3, [r7, #15]
        break;
 800402c:	e030      	b.n	8004090 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004032:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d025      	beq.n	8004086 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800403e:	e022      	b.n	8004086 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004044:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004048:	d11f      	bne.n	800408a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800404e:	e01c      	b.n	800408a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004054:	2b02      	cmp	r3, #2
 8004056:	d902      	bls.n	800405e <DMA_CheckFifoParam+0xb6>
 8004058:	2b03      	cmp	r3, #3
 800405a:	d003      	beq.n	8004064 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800405c:	e018      	b.n	8004090 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	73fb      	strb	r3, [r7, #15]
        break;
 8004062:	e015      	b.n	8004090 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004068:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00e      	beq.n	800408e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	73fb      	strb	r3, [r7, #15]
    break;
 8004074:	e00b      	b.n	800408e <DMA_CheckFifoParam+0xe6>
        break;
 8004076:	bf00      	nop
 8004078:	e00a      	b.n	8004090 <DMA_CheckFifoParam+0xe8>
        break;
 800407a:	bf00      	nop
 800407c:	e008      	b.n	8004090 <DMA_CheckFifoParam+0xe8>
        break;
 800407e:	bf00      	nop
 8004080:	e006      	b.n	8004090 <DMA_CheckFifoParam+0xe8>
        break;
 8004082:	bf00      	nop
 8004084:	e004      	b.n	8004090 <DMA_CheckFifoParam+0xe8>
        break;
 8004086:	bf00      	nop
 8004088:	e002      	b.n	8004090 <DMA_CheckFifoParam+0xe8>
        break;
 800408a:	bf00      	nop
 800408c:	e000      	b.n	8004090 <DMA_CheckFifoParam+0xe8>
    break;
 800408e:	bf00      	nop
    }
  }

  return status;
 8004090:	7bfb      	ldrb	r3, [r7, #15]
}
 8004092:	4618      	mov	r0, r3
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop

080040a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a38      	ldr	r2, [pc, #224]	; (8004194 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d022      	beq.n	80040fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a36      	ldr	r2, [pc, #216]	; (8004198 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d01d      	beq.n	80040fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a35      	ldr	r2, [pc, #212]	; (800419c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d018      	beq.n	80040fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a33      	ldr	r2, [pc, #204]	; (80041a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d013      	beq.n	80040fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a32      	ldr	r2, [pc, #200]	; (80041a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d00e      	beq.n	80040fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a30      	ldr	r2, [pc, #192]	; (80041a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d009      	beq.n	80040fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a2f      	ldr	r2, [pc, #188]	; (80041ac <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d004      	beq.n	80040fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a2d      	ldr	r2, [pc, #180]	; (80041b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d101      	bne.n	8004102 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80040fe:	2301      	movs	r3, #1
 8004100:	e000      	b.n	8004104 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004102:	2300      	movs	r3, #0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d01a      	beq.n	800413e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	b2db      	uxtb	r3, r3
 800410e:	3b08      	subs	r3, #8
 8004110:	4a28      	ldr	r2, [pc, #160]	; (80041b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004112:	fba2 2303 	umull	r2, r3, r2, r3
 8004116:	091b      	lsrs	r3, r3, #4
 8004118:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	4b26      	ldr	r3, [pc, #152]	; (80041b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800411e:	4413      	add	r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	461a      	mov	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a24      	ldr	r2, [pc, #144]	; (80041bc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800412c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 031f 	and.w	r3, r3, #31
 8004134:	2201      	movs	r2, #1
 8004136:	409a      	lsls	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800413c:	e024      	b.n	8004188 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	b2db      	uxtb	r3, r3
 8004144:	3b10      	subs	r3, #16
 8004146:	4a1e      	ldr	r2, [pc, #120]	; (80041c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004148:	fba2 2303 	umull	r2, r3, r2, r3
 800414c:	091b      	lsrs	r3, r3, #4
 800414e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	4a1c      	ldr	r2, [pc, #112]	; (80041c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d806      	bhi.n	8004166 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4a1b      	ldr	r2, [pc, #108]	; (80041c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d902      	bls.n	8004166 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	3308      	adds	r3, #8
 8004164:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4b18      	ldr	r3, [pc, #96]	; (80041cc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800416a:	4413      	add	r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	461a      	mov	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a16      	ldr	r2, [pc, #88]	; (80041d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004178:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	2201      	movs	r2, #1
 8004182:	409a      	lsls	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004188:	bf00      	nop
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr
 8004194:	58025408 	.word	0x58025408
 8004198:	5802541c 	.word	0x5802541c
 800419c:	58025430 	.word	0x58025430
 80041a0:	58025444 	.word	0x58025444
 80041a4:	58025458 	.word	0x58025458
 80041a8:	5802546c 	.word	0x5802546c
 80041ac:	58025480 	.word	0x58025480
 80041b0:	58025494 	.word	0x58025494
 80041b4:	cccccccd 	.word	0xcccccccd
 80041b8:	16009600 	.word	0x16009600
 80041bc:	58025880 	.word	0x58025880
 80041c0:	aaaaaaab 	.word	0xaaaaaaab
 80041c4:	400204b8 	.word	0x400204b8
 80041c8:	4002040f 	.word	0x4002040f
 80041cc:	10008200 	.word	0x10008200
 80041d0:	40020880 	.word	0x40020880

080041d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d04a      	beq.n	8004280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2b08      	cmp	r3, #8
 80041ee:	d847      	bhi.n	8004280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a25      	ldr	r2, [pc, #148]	; (800428c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d022      	beq.n	8004240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a24      	ldr	r2, [pc, #144]	; (8004290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d01d      	beq.n	8004240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a22      	ldr	r2, [pc, #136]	; (8004294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d018      	beq.n	8004240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a21      	ldr	r2, [pc, #132]	; (8004298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d013      	beq.n	8004240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a1f      	ldr	r2, [pc, #124]	; (800429c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d00e      	beq.n	8004240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a1e      	ldr	r2, [pc, #120]	; (80042a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d009      	beq.n	8004240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a1c      	ldr	r2, [pc, #112]	; (80042a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d004      	beq.n	8004240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a1b      	ldr	r2, [pc, #108]	; (80042a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d101      	bne.n	8004244 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004240:	2301      	movs	r3, #1
 8004242:	e000      	b.n	8004246 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004244:	2300      	movs	r3, #0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00a      	beq.n	8004260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	4b17      	ldr	r3, [pc, #92]	; (80042ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800424e:	4413      	add	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	461a      	mov	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a15      	ldr	r2, [pc, #84]	; (80042b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800425c:	671a      	str	r2, [r3, #112]	; 0x70
 800425e:	e009      	b.n	8004274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4b14      	ldr	r3, [pc, #80]	; (80042b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004264:	4413      	add	r3, r2
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	461a      	mov	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a11      	ldr	r2, [pc, #68]	; (80042b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004272:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	3b01      	subs	r3, #1
 8004278:	2201      	movs	r2, #1
 800427a:	409a      	lsls	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004280:	bf00      	nop
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	58025408 	.word	0x58025408
 8004290:	5802541c 	.word	0x5802541c
 8004294:	58025430 	.word	0x58025430
 8004298:	58025444 	.word	0x58025444
 800429c:	58025458 	.word	0x58025458
 80042a0:	5802546c 	.word	0x5802546c
 80042a4:	58025480 	.word	0x58025480
 80042a8:	58025494 	.word	0x58025494
 80042ac:	1600963f 	.word	0x1600963f
 80042b0:	58025940 	.word	0x58025940
 80042b4:	1000823f 	.word	0x1000823f
 80042b8:	40020940 	.word	0x40020940

080042bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042bc:	b480      	push	{r7}
 80042be:	b089      	sub	sp, #36	; 0x24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80042c6:	2300      	movs	r3, #0
 80042c8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80042ca:	4b89      	ldr	r3, [pc, #548]	; (80044f0 <HAL_GPIO_Init+0x234>)
 80042cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80042ce:	e194      	b.n	80045fa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	2101      	movs	r1, #1
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	fa01 f303 	lsl.w	r3, r1, r3
 80042dc:	4013      	ands	r3, r2
 80042de:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 8186 	beq.w	80045f4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d00b      	beq.n	8004308 <HAL_GPIO_Init+0x4c>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d007      	beq.n	8004308 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80042fc:	2b11      	cmp	r3, #17
 80042fe:	d003      	beq.n	8004308 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	2b12      	cmp	r3, #18
 8004306:	d130      	bne.n	800436a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	2203      	movs	r2, #3
 8004314:	fa02 f303 	lsl.w	r3, r2, r3
 8004318:	43db      	mvns	r3, r3
 800431a:	69ba      	ldr	r2, [r7, #24]
 800431c:	4013      	ands	r3, r2
 800431e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	68da      	ldr	r2, [r3, #12]
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	4313      	orrs	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800433e:	2201      	movs	r2, #1
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	fa02 f303 	lsl.w	r3, r2, r3
 8004346:	43db      	mvns	r3, r3
 8004348:	69ba      	ldr	r2, [r7, #24]
 800434a:	4013      	ands	r3, r2
 800434c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	091b      	lsrs	r3, r3, #4
 8004354:	f003 0201 	and.w	r2, r3, #1
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	4313      	orrs	r3, r2
 8004362:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	69ba      	ldr	r2, [r7, #24]
 8004368:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	005b      	lsls	r3, r3, #1
 8004374:	2203      	movs	r2, #3
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	43db      	mvns	r3, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4013      	ands	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	fa02 f303 	lsl.w	r3, r2, r3
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4313      	orrs	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d003      	beq.n	80043aa <HAL_GPIO_Init+0xee>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b12      	cmp	r3, #18
 80043a8:	d123      	bne.n	80043f2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	08da      	lsrs	r2, r3, #3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3208      	adds	r2, #8
 80043b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f003 0307 	and.w	r3, r3, #7
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	220f      	movs	r2, #15
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	43db      	mvns	r3, r3
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	4013      	ands	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	691a      	ldr	r2, [r3, #16]
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	08da      	lsrs	r2, r3, #3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3208      	adds	r2, #8
 80043ec:	69b9      	ldr	r1, [r7, #24]
 80043ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	2203      	movs	r2, #3
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	43db      	mvns	r3, r3
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	4013      	ands	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f003 0203 	and.w	r2, r3, #3
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	fa02 f303 	lsl.w	r3, r2, r3
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	4313      	orrs	r3, r2
 800441e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	69ba      	ldr	r2, [r7, #24]
 8004424:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 80e0 	beq.w	80045f4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004434:	4b2f      	ldr	r3, [pc, #188]	; (80044f4 <HAL_GPIO_Init+0x238>)
 8004436:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800443a:	4a2e      	ldr	r2, [pc, #184]	; (80044f4 <HAL_GPIO_Init+0x238>)
 800443c:	f043 0302 	orr.w	r3, r3, #2
 8004440:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004444:	4b2b      	ldr	r3, [pc, #172]	; (80044f4 <HAL_GPIO_Init+0x238>)
 8004446:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004452:	4a29      	ldr	r2, [pc, #164]	; (80044f8 <HAL_GPIO_Init+0x23c>)
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	089b      	lsrs	r3, r3, #2
 8004458:	3302      	adds	r3, #2
 800445a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800445e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	f003 0303 	and.w	r3, r3, #3
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	220f      	movs	r2, #15
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	43db      	mvns	r3, r3
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	4013      	ands	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a20      	ldr	r2, [pc, #128]	; (80044fc <HAL_GPIO_Init+0x240>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d052      	beq.n	8004524 <HAL_GPIO_Init+0x268>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a1f      	ldr	r2, [pc, #124]	; (8004500 <HAL_GPIO_Init+0x244>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d031      	beq.n	80044ea <HAL_GPIO_Init+0x22e>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a1e      	ldr	r2, [pc, #120]	; (8004504 <HAL_GPIO_Init+0x248>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d02b      	beq.n	80044e6 <HAL_GPIO_Init+0x22a>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a1d      	ldr	r2, [pc, #116]	; (8004508 <HAL_GPIO_Init+0x24c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d025      	beq.n	80044e2 <HAL_GPIO_Init+0x226>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a1c      	ldr	r2, [pc, #112]	; (800450c <HAL_GPIO_Init+0x250>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d01f      	beq.n	80044de <HAL_GPIO_Init+0x222>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a1b      	ldr	r2, [pc, #108]	; (8004510 <HAL_GPIO_Init+0x254>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d019      	beq.n	80044da <HAL_GPIO_Init+0x21e>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a1a      	ldr	r2, [pc, #104]	; (8004514 <HAL_GPIO_Init+0x258>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d013      	beq.n	80044d6 <HAL_GPIO_Init+0x21a>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a19      	ldr	r2, [pc, #100]	; (8004518 <HAL_GPIO_Init+0x25c>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d00d      	beq.n	80044d2 <HAL_GPIO_Init+0x216>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a18      	ldr	r2, [pc, #96]	; (800451c <HAL_GPIO_Init+0x260>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d007      	beq.n	80044ce <HAL_GPIO_Init+0x212>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a17      	ldr	r2, [pc, #92]	; (8004520 <HAL_GPIO_Init+0x264>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d101      	bne.n	80044ca <HAL_GPIO_Init+0x20e>
 80044c6:	2309      	movs	r3, #9
 80044c8:	e02d      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044ca:	230a      	movs	r3, #10
 80044cc:	e02b      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044ce:	2308      	movs	r3, #8
 80044d0:	e029      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044d2:	2307      	movs	r3, #7
 80044d4:	e027      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044d6:	2306      	movs	r3, #6
 80044d8:	e025      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044da:	2305      	movs	r3, #5
 80044dc:	e023      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044de:	2304      	movs	r3, #4
 80044e0:	e021      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044e2:	2303      	movs	r3, #3
 80044e4:	e01f      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044e6:	2302      	movs	r3, #2
 80044e8:	e01d      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044ea:	2301      	movs	r3, #1
 80044ec:	e01b      	b.n	8004526 <HAL_GPIO_Init+0x26a>
 80044ee:	bf00      	nop
 80044f0:	58000080 	.word	0x58000080
 80044f4:	58024400 	.word	0x58024400
 80044f8:	58000400 	.word	0x58000400
 80044fc:	58020000 	.word	0x58020000
 8004500:	58020400 	.word	0x58020400
 8004504:	58020800 	.word	0x58020800
 8004508:	58020c00 	.word	0x58020c00
 800450c:	58021000 	.word	0x58021000
 8004510:	58021400 	.word	0x58021400
 8004514:	58021800 	.word	0x58021800
 8004518:	58021c00 	.word	0x58021c00
 800451c:	58022000 	.word	0x58022000
 8004520:	58022400 	.word	0x58022400
 8004524:	2300      	movs	r3, #0
 8004526:	69fa      	ldr	r2, [r7, #28]
 8004528:	f002 0203 	and.w	r2, r2, #3
 800452c:	0092      	lsls	r2, r2, #2
 800452e:	4093      	lsls	r3, r2
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	4313      	orrs	r3, r2
 8004534:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004536:	4938      	ldr	r1, [pc, #224]	; (8004618 <HAL_GPIO_Init+0x35c>)
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	089b      	lsrs	r3, r3, #2
 800453c:	3302      	adds	r3, #2
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	43db      	mvns	r3, r3
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4013      	ands	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	43db      	mvns	r3, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	4013      	ands	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	4313      	orrs	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004598:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	43db      	mvns	r3, r3
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	4013      	ands	r3, r2
 80045a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d003      	beq.n	80045be <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80045be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80045c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	43db      	mvns	r3, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4013      	ands	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80045e4:	69ba      	ldr	r2, [r7, #24]
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80045ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	3301      	adds	r3, #1
 80045f8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	fa22 f303 	lsr.w	r3, r2, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	f47f ae63 	bne.w	80042d0 <HAL_GPIO_Init+0x14>
  }
}
 800460a:	bf00      	nop
 800460c:	3724      	adds	r7, #36	; 0x24
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	58000400 	.word	0x58000400

0800461c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	691a      	ldr	r2, [r3, #16]
 800462c:	887b      	ldrh	r3, [r7, #2]
 800462e:	4013      	ands	r3, r2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d002      	beq.n	800463a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004634:	2301      	movs	r3, #1
 8004636:	73fb      	strb	r3, [r7, #15]
 8004638:	e001      	b.n	800463e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800463a:	2300      	movs	r3, #0
 800463c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800463e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004640:	4618      	mov	r0, r3
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	460b      	mov	r3, r1
 8004656:	807b      	strh	r3, [r7, #2]
 8004658:	4613      	mov	r3, r2
 800465a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800465c:	787b      	ldrb	r3, [r7, #1]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d003      	beq.n	800466a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004662:	887a      	ldrh	r2, [r7, #2]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004668:	e003      	b.n	8004672 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800466a:	887b      	ldrh	r3, [r7, #2]
 800466c:	041a      	lsls	r2, r3, #16
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	619a      	str	r2, [r3, #24]
}
 8004672:	bf00      	nop
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
	...

08004680 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e07f      	b.n	8004792 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d106      	bne.n	80046ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f008 fad6 	bl	800cc58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2224      	movs	r2, #36	; 0x24
 80046b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f022 0201 	bic.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685a      	ldr	r2, [r3, #4]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d107      	bne.n	80046fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	689a      	ldr	r2, [r3, #8]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046f6:	609a      	str	r2, [r3, #8]
 80046f8:	e006      	b.n	8004708 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004706:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	2b02      	cmp	r3, #2
 800470e:	d104      	bne.n	800471a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004718:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	6859      	ldr	r1, [r3, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	4b1d      	ldr	r3, [pc, #116]	; (800479c <HAL_I2C_Init+0x11c>)
 8004726:	430b      	orrs	r3, r1
 8004728:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004738:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	691a      	ldr	r2, [r3, #16]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	ea42 0103 	orr.w	r1, r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	021a      	lsls	r2, r3, #8
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69d9      	ldr	r1, [r3, #28]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a1a      	ldr	r2, [r3, #32]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f042 0201 	orr.w	r2, r2, #1
 8004772:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2220      	movs	r2, #32
 800477e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	02008000 	.word	0x02008000

080047a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b20      	cmp	r3, #32
 80047b4:	d138      	bne.n	8004828 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d101      	bne.n	80047c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047c0:	2302      	movs	r3, #2
 80047c2:	e032      	b.n	800482a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2224      	movs	r2, #36	; 0x24
 80047d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f022 0201 	bic.w	r2, r2, #1
 80047e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6819      	ldr	r1, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0201 	orr.w	r2, r2, #1
 8004812:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2220      	movs	r2, #32
 8004818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004824:	2300      	movs	r3, #0
 8004826:	e000      	b.n	800482a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004828:	2302      	movs	r3, #2
  }
}
 800482a:	4618      	mov	r0, r3
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr

08004836 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004836:	b480      	push	{r7}
 8004838:	b085      	sub	sp, #20
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
 800483e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b20      	cmp	r3, #32
 800484a:	d139      	bne.n	80048c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004852:	2b01      	cmp	r3, #1
 8004854:	d101      	bne.n	800485a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004856:	2302      	movs	r3, #2
 8004858:	e033      	b.n	80048c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2224      	movs	r2, #36	; 0x24
 8004866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0201 	bic.w	r2, r2, #1
 8004878:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004888:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	021b      	lsls	r3, r3, #8
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	4313      	orrs	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f042 0201 	orr.w	r2, r2, #1
 80048aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	e000      	b.n	80048c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048c0:	2302      	movs	r3, #2
  }
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3714      	adds	r7, #20
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
	...

080048d0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80048d8:	4b19      	ldr	r3, [pc, #100]	; (8004940 <HAL_PWREx_ConfigSupply+0x70>)
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d00a      	beq.n	80048fa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80048e4:	4b16      	ldr	r3, [pc, #88]	; (8004940 <HAL_PWREx_ConfigSupply+0x70>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d001      	beq.n	80048f6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e01f      	b.n	8004936 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	e01d      	b.n	8004936 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80048fa:	4b11      	ldr	r3, [pc, #68]	; (8004940 <HAL_PWREx_ConfigSupply+0x70>)
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	f023 0207 	bic.w	r2, r3, #7
 8004902:	490f      	ldr	r1, [pc, #60]	; (8004940 <HAL_PWREx_ConfigSupply+0x70>)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4313      	orrs	r3, r2
 8004908:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800490a:	f7fb fd6b 	bl	80003e4 <HAL_GetTick>
 800490e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004910:	e009      	b.n	8004926 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004912:	f7fb fd67 	bl	80003e4 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004920:	d901      	bls.n	8004926 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e007      	b.n	8004936 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004926:	4b06      	ldr	r3, [pc, #24]	; (8004940 <HAL_PWREx_ConfigSupply+0x70>)
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800492e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004932:	d1ee      	bne.n	8004912 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004934:	2300      	movs	r3, #0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	58024800 	.word	0x58024800

08004944 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b08c      	sub	sp, #48	; 0x30
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e3c4      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 8087 	beq.w	8004a72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004964:	4ba2      	ldr	r3, [pc, #648]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800496c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800496e:	4ba0      	ldr	r3, [pc, #640]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004972:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004976:	2b10      	cmp	r3, #16
 8004978:	d007      	beq.n	800498a <HAL_RCC_OscConfig+0x46>
 800497a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800497c:	2b18      	cmp	r3, #24
 800497e:	d110      	bne.n	80049a2 <HAL_RCC_OscConfig+0x5e>
 8004980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004982:	f003 0303 	and.w	r3, r3, #3
 8004986:	2b02      	cmp	r3, #2
 8004988:	d10b      	bne.n	80049a2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800498a:	4b99      	ldr	r3, [pc, #612]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d06c      	beq.n	8004a70 <HAL_RCC_OscConfig+0x12c>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d168      	bne.n	8004a70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e39e      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049aa:	d106      	bne.n	80049ba <HAL_RCC_OscConfig+0x76>
 80049ac:	4b90      	ldr	r3, [pc, #576]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a8f      	ldr	r2, [pc, #572]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b6:	6013      	str	r3, [r2, #0]
 80049b8:	e02e      	b.n	8004a18 <HAL_RCC_OscConfig+0xd4>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0x98>
 80049c2:	4b8b      	ldr	r3, [pc, #556]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a8a      	ldr	r2, [pc, #552]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049cc:	6013      	str	r3, [r2, #0]
 80049ce:	4b88      	ldr	r3, [pc, #544]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a87      	ldr	r2, [pc, #540]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	e01d      	b.n	8004a18 <HAL_RCC_OscConfig+0xd4>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049e4:	d10c      	bne.n	8004a00 <HAL_RCC_OscConfig+0xbc>
 80049e6:	4b82      	ldr	r3, [pc, #520]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a81      	ldr	r2, [pc, #516]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049f0:	6013      	str	r3, [r2, #0]
 80049f2:	4b7f      	ldr	r3, [pc, #508]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a7e      	ldr	r2, [pc, #504]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	e00b      	b.n	8004a18 <HAL_RCC_OscConfig+0xd4>
 8004a00:	4b7b      	ldr	r3, [pc, #492]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a7a      	ldr	r2, [pc, #488]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	4b78      	ldr	r3, [pc, #480]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a77      	ldr	r2, [pc, #476]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d013      	beq.n	8004a48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a20:	f7fb fce0 	bl	80003e4 <HAL_GetTick>
 8004a24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a28:	f7fb fcdc 	bl	80003e4 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b64      	cmp	r3, #100	; 0x64
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e352      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a3a:	4b6d      	ldr	r3, [pc, #436]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d0f0      	beq.n	8004a28 <HAL_RCC_OscConfig+0xe4>
 8004a46:	e014      	b.n	8004a72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a48:	f7fb fccc 	bl	80003e4 <HAL_GetTick>
 8004a4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a50:	f7fb fcc8 	bl	80003e4 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b64      	cmp	r3, #100	; 0x64
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e33e      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a62:	4b63      	ldr	r3, [pc, #396]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1f0      	bne.n	8004a50 <HAL_RCC_OscConfig+0x10c>
 8004a6e:	e000      	b.n	8004a72 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 8092 	beq.w	8004ba4 <HAL_RCC_OscConfig+0x260>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a80:	4b5b      	ldr	r3, [pc, #364]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a88:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a8a:	4b59      	ldr	r3, [pc, #356]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a8e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004a90:	6a3b      	ldr	r3, [r7, #32]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d007      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x162>
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	2b18      	cmp	r3, #24
 8004a9a:	d12d      	bne.n	8004af8 <HAL_RCC_OscConfig+0x1b4>
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f003 0303 	and.w	r3, r3, #3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d128      	bne.n	8004af8 <HAL_RCC_OscConfig+0x1b4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004aa6:	4b52      	ldr	r3, [pc, #328]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0304 	and.w	r3, r3, #4
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d005      	beq.n	8004abe <HAL_RCC_OscConfig+0x17a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e310      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004abe:	f7fb fcbf 	bl	8000440 <HAL_GetREVID>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	f241 0303 	movw	r3, #4099	; 0x1003
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d80a      	bhi.n	8004ae2 <HAL_RCC_OscConfig+0x19e>
 8004acc:	4b48      	ldr	r3, [pc, #288]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	031b      	lsls	r3, r3, #12
 8004ada:	4945      	ldr	r1, [pc, #276]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ae0:	e060      	b.n	8004ba4 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae2:	4b43      	ldr	r3, [pc, #268]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	061b      	lsls	r3, r3, #24
 8004af0:	493f      	ldr	r1, [pc, #252]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004af6:	e055      	b.n	8004ba4 <HAL_RCC_OscConfig+0x260>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d038      	beq.n	8004b72 <HAL_RCC_OscConfig+0x22e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004b00:	4b3b      	ldr	r3, [pc, #236]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f023 0219 	bic.w	r2, r3, #25
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	4938      	ldr	r1, [pc, #224]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b12:	f7fb fc67 	bl	80003e4 <HAL_GetTick>
 8004b16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b18:	e008      	b.n	8004b2c <HAL_RCC_OscConfig+0x1e8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b1a:	f7fb fc63 	bl	80003e4 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d901      	bls.n	8004b2c <HAL_RCC_OscConfig+0x1e8>
          {
            return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e2d9      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b2c:	4b30      	ldr	r3, [pc, #192]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0304 	and.w	r3, r3, #4
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d0f0      	beq.n	8004b1a <HAL_RCC_OscConfig+0x1d6>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b38:	f7fb fc82 	bl	8000440 <HAL_GetREVID>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	f241 0303 	movw	r3, #4099	; 0x1003
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d80a      	bhi.n	8004b5c <HAL_RCC_OscConfig+0x218>
 8004b46:	4b2a      	ldr	r3, [pc, #168]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	031b      	lsls	r3, r3, #12
 8004b54:	4926      	ldr	r1, [pc, #152]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	604b      	str	r3, [r1, #4]
 8004b5a:	e023      	b.n	8004ba4 <HAL_RCC_OscConfig+0x260>
 8004b5c:	4b24      	ldr	r3, [pc, #144]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	691b      	ldr	r3, [r3, #16]
 8004b68:	061b      	lsls	r3, r3, #24
 8004b6a:	4921      	ldr	r1, [pc, #132]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	604b      	str	r3, [r1, #4]
 8004b70:	e018      	b.n	8004ba4 <HAL_RCC_OscConfig+0x260>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b72:	4b1f      	ldr	r3, [pc, #124]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a1e      	ldr	r2, [pc, #120]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b78:	f023 0301 	bic.w	r3, r3, #1
 8004b7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7e:	f7fb fc31 	bl	80003e4 <HAL_GetTick>
 8004b82:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b84:	e008      	b.n	8004b98 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b86:	f7fb fc2d 	bl	80003e4 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e2a3      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b98:	4b15      	ldr	r3, [pc, #84]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1f0      	bne.n	8004b86 <HAL_RCC_OscConfig+0x242>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0310 	and.w	r3, r3, #16
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 8091 	beq.w	8004cd4 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bb2:	4b0f      	ldr	r3, [pc, #60]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004bba:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004bbc:	4b0c      	ldr	r3, [pc, #48]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	2b08      	cmp	r3, #8
 8004bc6:	d007      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x294>
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	2b18      	cmp	r3, #24
 8004bcc:	d12f      	bne.n	8004c2e <HAL_RCC_OscConfig+0x2ea>
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f003 0303 	and.w	r3, r3, #3
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d12a      	bne.n	8004c2e <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004bd8:	4b05      	ldr	r3, [pc, #20]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d007      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x2b0>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	2b80      	cmp	r3, #128	; 0x80
 8004bea:	d003      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x2b0>
      {
        return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e277      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
 8004bf0:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004bf4:	f7fb fc24 	bl	8000440 <HAL_GetREVID>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	f241 0303 	movw	r3, #4099	; 0x1003
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d80a      	bhi.n	8004c18 <HAL_RCC_OscConfig+0x2d4>
 8004c02:	4ba2      	ldr	r3, [pc, #648]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	069b      	lsls	r3, r3, #26
 8004c10:	499e      	ldr	r1, [pc, #632]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c16:	e05d      	b.n	8004cd4 <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c18:	4b9c      	ldr	r3, [pc, #624]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a1b      	ldr	r3, [r3, #32]
 8004c24:	061b      	lsls	r3, r3, #24
 8004c26:	4999      	ldr	r1, [pc, #612]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c2c:	e052      	b.n	8004cd4 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d035      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004c36:	4b95      	ldr	r3, [pc, #596]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a94      	ldr	r2, [pc, #592]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c42:	f7fb fbcf 	bl	80003e4 <HAL_GetTick>
 8004c46:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004c48:	e008      	b.n	8004c5c <HAL_RCC_OscConfig+0x318>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004c4a:	f7fb fbcb 	bl	80003e4 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d901      	bls.n	8004c5c <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e241      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004c5c:	4b8b      	ldr	r3, [pc, #556]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0f0      	beq.n	8004c4a <HAL_RCC_OscConfig+0x306>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c68:	f7fb fbea 	bl	8000440 <HAL_GetREVID>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	f241 0303 	movw	r3, #4099	; 0x1003
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d80a      	bhi.n	8004c8c <HAL_RCC_OscConfig+0x348>
 8004c76:	4b85      	ldr	r3, [pc, #532]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	069b      	lsls	r3, r3, #26
 8004c84:	4981      	ldr	r1, [pc, #516]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	604b      	str	r3, [r1, #4]
 8004c8a:	e023      	b.n	8004cd4 <HAL_RCC_OscConfig+0x390>
 8004c8c:	4b7f      	ldr	r3, [pc, #508]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	061b      	lsls	r3, r3, #24
 8004c9a:	497c      	ldr	r1, [pc, #496]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60cb      	str	r3, [r1, #12]
 8004ca0:	e018      	b.n	8004cd4 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004ca2:	4b7a      	ldr	r3, [pc, #488]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a79      	ldr	r2, [pc, #484]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004ca8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cae:	f7fb fb99 	bl	80003e4 <HAL_GetTick>
 8004cb2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004cb4:	e008      	b.n	8004cc8 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004cb6:	f7fb fb95 	bl	80003e4 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e20b      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004cc8:	4b70      	ldr	r3, [pc, #448]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1f0      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0308 	and.w	r3, r3, #8
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d036      	beq.n	8004d4e <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d019      	beq.n	8004d1c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ce8:	4b68      	ldr	r3, [pc, #416]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004cea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cec:	4a67      	ldr	r2, [pc, #412]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004cee:	f043 0301 	orr.w	r3, r3, #1
 8004cf2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf4:	f7fb fb76 	bl	80003e4 <HAL_GetTick>
 8004cf8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004cfa:	e008      	b.n	8004d0e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cfc:	f7fb fb72 	bl	80003e4 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e1e8      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d0e:	4b5f      	ldr	r3, [pc, #380]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0f0      	beq.n	8004cfc <HAL_RCC_OscConfig+0x3b8>
 8004d1a:	e018      	b.n	8004d4e <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d1c:	4b5b      	ldr	r3, [pc, #364]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d20:	4a5a      	ldr	r2, [pc, #360]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d22:	f023 0301 	bic.w	r3, r3, #1
 8004d26:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d28:	f7fb fb5c 	bl	80003e4 <HAL_GetTick>
 8004d2c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d2e:	e008      	b.n	8004d42 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d30:	f7fb fb58 	bl	80003e4 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d901      	bls.n	8004d42 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e1ce      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d42:	4b52      	ldr	r3, [pc, #328]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1f0      	bne.n	8004d30 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0320 	and.w	r3, r3, #32
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d036      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d019      	beq.n	8004d96 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d62:	4b4a      	ldr	r3, [pc, #296]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a49      	ldr	r2, [pc, #292]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d6c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004d6e:	f7fb fb39 	bl	80003e4 <HAL_GetTick>
 8004d72:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004d76:	f7fb fb35 	bl	80003e4 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e1ab      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d88:	4b40      	ldr	r3, [pc, #256]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0f0      	beq.n	8004d76 <HAL_RCC_OscConfig+0x432>
 8004d94:	e018      	b.n	8004dc8 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d96:	4b3d      	ldr	r3, [pc, #244]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a3c      	ldr	r2, [pc, #240]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004d9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004da0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004da2:	f7fb fb1f 	bl	80003e4 <HAL_GetTick>
 8004da6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004da8:	e008      	b.n	8004dbc <HAL_RCC_OscConfig+0x478>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004daa:	f7fb fb1b 	bl	80003e4 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e191      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004dbc:	4b33      	ldr	r3, [pc, #204]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1f0      	bne.n	8004daa <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0304 	and.w	r3, r3, #4
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 8086 	beq.w	8004ee2 <HAL_RCC_OscConfig+0x59e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004dd6:	4b2e      	ldr	r3, [pc, #184]	; (8004e90 <HAL_RCC_OscConfig+0x54c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a2d      	ldr	r2, [pc, #180]	; (8004e90 <HAL_RCC_OscConfig+0x54c>)
 8004ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004de0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004de2:	f7fb faff 	bl	80003e4 <HAL_GetTick>
 8004de6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004de8:	e008      	b.n	8004dfc <HAL_RCC_OscConfig+0x4b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004dea:	f7fb fafb 	bl	80003e4 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b64      	cmp	r3, #100	; 0x64
 8004df6:	d901      	bls.n	8004dfc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e171      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dfc:	4b24      	ldr	r3, [pc, #144]	; (8004e90 <HAL_RCC_OscConfig+0x54c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0f0      	beq.n	8004dea <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d106      	bne.n	8004e1e <HAL_RCC_OscConfig+0x4da>
 8004e10:	4b1e      	ldr	r3, [pc, #120]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e14:	4a1d      	ldr	r2, [pc, #116]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e16:	f043 0301 	orr.w	r3, r3, #1
 8004e1a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e1c:	e02d      	b.n	8004e7a <HAL_RCC_OscConfig+0x536>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10c      	bne.n	8004e40 <HAL_RCC_OscConfig+0x4fc>
 8004e26:	4b19      	ldr	r3, [pc, #100]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e2a:	4a18      	ldr	r2, [pc, #96]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e2c:	f023 0301 	bic.w	r3, r3, #1
 8004e30:	6713      	str	r3, [r2, #112]	; 0x70
 8004e32:	4b16      	ldr	r3, [pc, #88]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e36:	4a15      	ldr	r2, [pc, #84]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e38:	f023 0304 	bic.w	r3, r3, #4
 8004e3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e3e:	e01c      	b.n	8004e7a <HAL_RCC_OscConfig+0x536>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	2b05      	cmp	r3, #5
 8004e46:	d10c      	bne.n	8004e62 <HAL_RCC_OscConfig+0x51e>
 8004e48:	4b10      	ldr	r3, [pc, #64]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4c:	4a0f      	ldr	r2, [pc, #60]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e4e:	f043 0304 	orr.w	r3, r3, #4
 8004e52:	6713      	str	r3, [r2, #112]	; 0x70
 8004e54:	4b0d      	ldr	r3, [pc, #52]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e58:	4a0c      	ldr	r2, [pc, #48]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e5a:	f043 0301 	orr.w	r3, r3, #1
 8004e5e:	6713      	str	r3, [r2, #112]	; 0x70
 8004e60:	e00b      	b.n	8004e7a <HAL_RCC_OscConfig+0x536>
 8004e62:	4b0a      	ldr	r3, [pc, #40]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e66:	4a09      	ldr	r2, [pc, #36]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e68:	f023 0301 	bic.w	r3, r3, #1
 8004e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e6e:	4b07      	ldr	r3, [pc, #28]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e72:	4a06      	ldr	r2, [pc, #24]	; (8004e8c <HAL_RCC_OscConfig+0x548>)
 8004e74:	f023 0304 	bic.w	r3, r3, #4
 8004e78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d01a      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x574>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e82:	f7fb faaf 	bl	80003e4 <HAL_GetTick>
 8004e86:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e88:	e00f      	b.n	8004eaa <HAL_RCC_OscConfig+0x566>
 8004e8a:	bf00      	nop
 8004e8c:	58024400 	.word	0x58024400
 8004e90:	58024800 	.word	0x58024800
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e94:	f7fb faa6 	bl	80003e4 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d901      	bls.n	8004eaa <HAL_RCC_OscConfig+0x566>
        {
          return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e11a      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004eaa:	4b8f      	ldr	r3, [pc, #572]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d0ee      	beq.n	8004e94 <HAL_RCC_OscConfig+0x550>
 8004eb6:	e014      	b.n	8004ee2 <HAL_RCC_OscConfig+0x59e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb8:	f7fb fa94 	bl	80003e4 <HAL_GetTick>
 8004ebc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ebe:	e00a      	b.n	8004ed6 <HAL_RCC_OscConfig+0x592>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ec0:	f7fb fa90 	bl	80003e4 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x592>
        {
          return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e104      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ed6:	4b84      	ldr	r3, [pc, #528]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1ee      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x57c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f000 80f9 	beq.w	80050de <HAL_RCC_OscConfig+0x79a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004eec:	4b7e      	ldr	r3, [pc, #504]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ef4:	2b18      	cmp	r3, #24
 8004ef6:	f000 80b4 	beq.w	8005062 <HAL_RCC_OscConfig+0x71e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	f040 8095 	bne.w	800502e <HAL_RCC_OscConfig+0x6ea>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f04:	4b78      	ldr	r3, [pc, #480]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a77      	ldr	r2, [pc, #476]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f10:	f7fb fa68 	bl	80003e4 <HAL_GetTick>
 8004f14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f18:	f7fb fa64 	bl	80003e4 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e0da      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f2a:	4b6f      	ldr	r3, [pc, #444]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1f0      	bne.n	8004f18 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f36:	4b6c      	ldr	r3, [pc, #432]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f3a:	4b6c      	ldr	r3, [pc, #432]	; (80050ec <HAL_RCC_OscConfig+0x7a8>)
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004f46:	0112      	lsls	r2, r2, #4
 8004f48:	430a      	orrs	r2, r1
 8004f4a:	4967      	ldr	r1, [pc, #412]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	628b      	str	r3, [r1, #40]	; 0x28
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f54:	3b01      	subs	r3, #1
 8004f56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	025b      	lsls	r3, r3, #9
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	041b      	lsls	r3, r3, #16
 8004f6e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	061b      	lsls	r3, r3, #24
 8004f7c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004f80:	4959      	ldr	r1, [pc, #356]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8004f86:	4b58      	ldr	r3, [pc, #352]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8a:	4a57      	ldr	r2, [pc, #348]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f8c:	f023 0301 	bic.w	r3, r3, #1
 8004f90:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004f92:	4b55      	ldr	r3, [pc, #340]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004f94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f96:	4b56      	ldr	r3, [pc, #344]	; (80050f0 <HAL_RCC_OscConfig+0x7ac>)
 8004f98:	4013      	ands	r3, r2
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004f9e:	00d2      	lsls	r2, r2, #3
 8004fa0:	4951      	ldr	r1, [pc, #324]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004fa6:	4b50      	ldr	r3, [pc, #320]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004faa:	f023 020c 	bic.w	r2, r3, #12
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb2:	494d      	ldr	r1, [pc, #308]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004fb8:	4b4b      	ldr	r3, [pc, #300]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fbc:	f023 0202 	bic.w	r2, r3, #2
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc4:	4948      	ldr	r1, [pc, #288]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004fca:	4b47      	ldr	r3, [pc, #284]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	4a46      	ldr	r2, [pc, #280]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fd4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fd6:	4b44      	ldr	r3, [pc, #272]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fda:	4a43      	ldr	r2, [pc, #268]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fe0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004fe2:	4b41      	ldr	r3, [pc, #260]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe6:	4a40      	ldr	r2, [pc, #256]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004fe8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004fee:	4b3e      	ldr	r3, [pc, #248]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff2:	4a3d      	ldr	r2, [pc, #244]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004ff4:	f043 0301 	orr.w	r3, r3, #1
 8004ff8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ffa:	4b3b      	ldr	r3, [pc, #236]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a3a      	ldr	r2, [pc, #232]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8005000:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005006:	f7fb f9ed 	bl	80003e4 <HAL_GetTick>
 800500a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800500c:	e008      	b.n	8005020 <HAL_RCC_OscConfig+0x6dc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800500e:	f7fb f9e9 	bl	80003e4 <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b02      	cmp	r3, #2
 800501a:	d901      	bls.n	8005020 <HAL_RCC_OscConfig+0x6dc>
          {
            return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e05f      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005020:	4b31      	ldr	r3, [pc, #196]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0f0      	beq.n	800500e <HAL_RCC_OscConfig+0x6ca>
 800502c:	e057      	b.n	80050de <HAL_RCC_OscConfig+0x79a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800502e:	4b2e      	ldr	r3, [pc, #184]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a2d      	ldr	r2, [pc, #180]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8005034:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800503a:	f7fb f9d3 	bl	80003e4 <HAL_GetTick>
 800503e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005040:	e008      	b.n	8005054 <HAL_RCC_OscConfig+0x710>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005042:	f7fb f9cf 	bl	80003e4 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d901      	bls.n	8005054 <HAL_RCC_OscConfig+0x710>
          {
            return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e045      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005054:	4b24      	ldr	r3, [pc, #144]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1f0      	bne.n	8005042 <HAL_RCC_OscConfig+0x6fe>
 8005060:	e03d      	b.n	80050de <HAL_RCC_OscConfig+0x79a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005062:	4b21      	ldr	r3, [pc, #132]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 8005064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005066:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005068:	4b1f      	ldr	r3, [pc, #124]	; (80050e8 <HAL_RCC_OscConfig+0x7a4>)
 800506a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506c:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005072:	2b01      	cmp	r3, #1
 8005074:	d031      	beq.n	80050da <HAL_RCC_OscConfig+0x796>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f003 0203 	and.w	r2, r3, #3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005080:	429a      	cmp	r2, r3
 8005082:	d12a      	bne.n	80050da <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	091b      	lsrs	r3, r3, #4
 8005088:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005090:	429a      	cmp	r2, r3
 8005092:	d122      	bne.n	80050da <HAL_RCC_OscConfig+0x796>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509e:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d11a      	bne.n	80050da <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	0a5b      	lsrs	r3, r3, #9
 80050a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050b0:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d111      	bne.n	80050da <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	0c1b      	lsrs	r3, r3, #16
 80050ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d108      	bne.n	80050da <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	0e1b      	lsrs	r3, r3, #24
 80050cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d001      	beq.n	80050de <HAL_RCC_OscConfig+0x79a>
      {
        return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e000      	b.n	80050e0 <HAL_RCC_OscConfig+0x79c>
      }
    }
  }
  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3730      	adds	r7, #48	; 0x30
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	58024400 	.word	0x58024400
 80050ec:	fffffc0c 	.word	0xfffffc0c
 80050f0:	ffff0007 	.word	0xffff0007

080050f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b086      	sub	sp, #24
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e19c      	b.n	8005442 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005108:	4b8a      	ldr	r3, [pc, #552]	; (8005334 <HAL_RCC_ClockConfig+0x240>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 030f 	and.w	r3, r3, #15
 8005110:	683a      	ldr	r2, [r7, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d910      	bls.n	8005138 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005116:	4b87      	ldr	r3, [pc, #540]	; (8005334 <HAL_RCC_ClockConfig+0x240>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f023 020f 	bic.w	r2, r3, #15
 800511e:	4985      	ldr	r1, [pc, #532]	; (8005334 <HAL_RCC_ClockConfig+0x240>)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	4313      	orrs	r3, r2
 8005124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005126:	4b83      	ldr	r3, [pc, #524]	; (8005334 <HAL_RCC_ClockConfig+0x240>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	683a      	ldr	r2, [r7, #0]
 8005130:	429a      	cmp	r2, r3
 8005132:	d001      	beq.n	8005138 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e184      	b.n	8005442 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0304 	and.w	r3, r3, #4
 8005140:	2b00      	cmp	r3, #0
 8005142:	d010      	beq.n	8005166 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691a      	ldr	r2, [r3, #16]
 8005148:	4b7b      	ldr	r3, [pc, #492]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005150:	429a      	cmp	r2, r3
 8005152:	d908      	bls.n	8005166 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005154:	4b78      	ldr	r3, [pc, #480]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	4975      	ldr	r1, [pc, #468]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005162:	4313      	orrs	r3, r2
 8005164:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0308 	and.w	r3, r3, #8
 800516e:	2b00      	cmp	r3, #0
 8005170:	d010      	beq.n	8005194 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	695a      	ldr	r2, [r3, #20]
 8005176:	4b70      	ldr	r3, [pc, #448]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800517e:	429a      	cmp	r2, r3
 8005180:	d908      	bls.n	8005194 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005182:	4b6d      	ldr	r3, [pc, #436]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	496a      	ldr	r1, [pc, #424]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005190:	4313      	orrs	r3, r2
 8005192:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0310 	and.w	r3, r3, #16
 800519c:	2b00      	cmp	r3, #0
 800519e:	d010      	beq.n	80051c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	699a      	ldr	r2, [r3, #24]
 80051a4:	4b64      	ldr	r3, [pc, #400]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80051a6:	69db      	ldr	r3, [r3, #28]
 80051a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d908      	bls.n	80051c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80051b0:	4b61      	ldr	r3, [pc, #388]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	495e      	ldr	r1, [pc, #376]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0320 	and.w	r3, r3, #32
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d010      	beq.n	80051f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	69da      	ldr	r2, [r3, #28]
 80051d2:	4b59      	ldr	r3, [pc, #356]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80051da:	429a      	cmp	r2, r3
 80051dc:	d908      	bls.n	80051f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80051de:	4b56      	ldr	r3, [pc, #344]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	4953      	ldr	r1, [pc, #332]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d010      	beq.n	800521e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68da      	ldr	r2, [r3, #12]
 8005200:	4b4d      	ldr	r3, [pc, #308]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005202:	699b      	ldr	r3, [r3, #24]
 8005204:	f003 030f 	and.w	r3, r3, #15
 8005208:	429a      	cmp	r2, r3
 800520a:	d908      	bls.n	800521e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800520c:	4b4a      	ldr	r3, [pc, #296]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	f023 020f 	bic.w	r2, r3, #15
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	4947      	ldr	r1, [pc, #284]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 800521a:	4313      	orrs	r3, r2
 800521c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	d055      	beq.n	80052d6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800522a:	4b43      	ldr	r3, [pc, #268]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	4940      	ldr	r1, [pc, #256]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005238:	4313      	orrs	r3, r2
 800523a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	2b02      	cmp	r3, #2
 8005242:	d107      	bne.n	8005254 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005244:	4b3c      	ldr	r3, [pc, #240]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d121      	bne.n	8005294 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e0f6      	b.n	8005442 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	2b03      	cmp	r3, #3
 800525a:	d107      	bne.n	800526c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800525c:	4b36      	ldr	r3, [pc, #216]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d115      	bne.n	8005294 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e0ea      	b.n	8005442 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d107      	bne.n	8005284 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005274:	4b30      	ldr	r3, [pc, #192]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800527c:	2b00      	cmp	r3, #0
 800527e:	d109      	bne.n	8005294 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e0de      	b.n	8005442 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005284:	4b2c      	ldr	r3, [pc, #176]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0304 	and.w	r3, r3, #4
 800528c:	2b00      	cmp	r3, #0
 800528e:	d101      	bne.n	8005294 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e0d6      	b.n	8005442 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005294:	4b28      	ldr	r3, [pc, #160]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	f023 0207 	bic.w	r2, r3, #7
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	4925      	ldr	r1, [pc, #148]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052a6:	f7fb f89d 	bl	80003e4 <HAL_GetTick>
 80052aa:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ac:	e00a      	b.n	80052c4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052ae:	f7fb f899 	bl	80003e4 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052bc:	4293      	cmp	r3, r2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e0be      	b.n	8005442 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052c4:	4b1c      	ldr	r3, [pc, #112]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d1eb      	bne.n	80052ae <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d010      	beq.n	8005304 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68da      	ldr	r2, [r3, #12]
 80052e6:	4b14      	ldr	r3, [pc, #80]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	f003 030f 	and.w	r3, r3, #15
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d208      	bcs.n	8005304 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052f2:	4b11      	ldr	r3, [pc, #68]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	f023 020f 	bic.w	r2, r3, #15
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	490e      	ldr	r1, [pc, #56]	; (8005338 <HAL_RCC_ClockConfig+0x244>)
 8005300:	4313      	orrs	r3, r2
 8005302:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005304:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <HAL_RCC_ClockConfig+0x240>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 030f 	and.w	r3, r3, #15
 800530c:	683a      	ldr	r2, [r7, #0]
 800530e:	429a      	cmp	r2, r3
 8005310:	d214      	bcs.n	800533c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005312:	4b08      	ldr	r3, [pc, #32]	; (8005334 <HAL_RCC_ClockConfig+0x240>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f023 020f 	bic.w	r2, r3, #15
 800531a:	4906      	ldr	r1, [pc, #24]	; (8005334 <HAL_RCC_ClockConfig+0x240>)
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	4313      	orrs	r3, r2
 8005320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005322:	4b04      	ldr	r3, [pc, #16]	; (8005334 <HAL_RCC_ClockConfig+0x240>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 030f 	and.w	r3, r3, #15
 800532a:	683a      	ldr	r2, [r7, #0]
 800532c:	429a      	cmp	r2, r3
 800532e:	d005      	beq.n	800533c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	e086      	b.n	8005442 <HAL_RCC_ClockConfig+0x34e>
 8005334:	52002000 	.word	0x52002000
 8005338:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b00      	cmp	r3, #0
 8005346:	d010      	beq.n	800536a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	4b3f      	ldr	r3, [pc, #252]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005354:	429a      	cmp	r2, r3
 8005356:	d208      	bcs.n	800536a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005358:	4b3c      	ldr	r3, [pc, #240]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	4939      	ldr	r1, [pc, #228]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 8005366:	4313      	orrs	r3, r2
 8005368:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0308 	and.w	r3, r3, #8
 8005372:	2b00      	cmp	r3, #0
 8005374:	d010      	beq.n	8005398 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	695a      	ldr	r2, [r3, #20]
 800537a:	4b34      	ldr	r3, [pc, #208]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005382:	429a      	cmp	r2, r3
 8005384:	d208      	bcs.n	8005398 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005386:	4b31      	ldr	r3, [pc, #196]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	492e      	ldr	r1, [pc, #184]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 8005394:	4313      	orrs	r3, r2
 8005396:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0310 	and.w	r3, r3, #16
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d010      	beq.n	80053c6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	699a      	ldr	r2, [r3, #24]
 80053a8:	4b28      	ldr	r3, [pc, #160]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d208      	bcs.n	80053c6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80053b4:	4b25      	ldr	r3, [pc, #148]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	4922      	ldr	r1, [pc, #136]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0320 	and.w	r3, r3, #32
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d010      	beq.n	80053f4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	69da      	ldr	r2, [r3, #28]
 80053d6:	4b1d      	ldr	r3, [pc, #116]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80053de:	429a      	cmp	r2, r3
 80053e0:	d208      	bcs.n	80053f4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80053e2:	4b1a      	ldr	r3, [pc, #104]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 80053e4:	6a1b      	ldr	r3, [r3, #32]
 80053e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	4917      	ldr	r1, [pc, #92]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80053f4:	f000 f834 	bl	8005460 <HAL_RCC_GetSysClockFreq>
 80053f8:	4601      	mov	r1, r0
 80053fa:	4b14      	ldr	r3, [pc, #80]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	0a1b      	lsrs	r3, r3, #8
 8005400:	f003 030f 	and.w	r3, r3, #15
 8005404:	4a12      	ldr	r2, [pc, #72]	; (8005450 <HAL_RCC_ClockConfig+0x35c>)
 8005406:	5cd3      	ldrb	r3, [r2, r3]
 8005408:	f003 031f 	and.w	r3, r3, #31
 800540c:	fa21 f303 	lsr.w	r3, r1, r3
 8005410:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005412:	4b0e      	ldr	r3, [pc, #56]	; (800544c <HAL_RCC_ClockConfig+0x358>)
 8005414:	699b      	ldr	r3, [r3, #24]
 8005416:	f003 030f 	and.w	r3, r3, #15
 800541a:	4a0d      	ldr	r2, [pc, #52]	; (8005450 <HAL_RCC_ClockConfig+0x35c>)
 800541c:	5cd3      	ldrb	r3, [r2, r3]
 800541e:	f003 031f 	and.w	r3, r3, #31
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	fa22 f303 	lsr.w	r3, r2, r3
 8005428:	4a0a      	ldr	r2, [pc, #40]	; (8005454 <HAL_RCC_ClockConfig+0x360>)
 800542a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800542c:	4a0a      	ldr	r2, [pc, #40]	; (8005458 <HAL_RCC_ClockConfig+0x364>)
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005432:	4b0a      	ldr	r3, [pc, #40]	; (800545c <HAL_RCC_ClockConfig+0x368>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4618      	mov	r0, r3
 8005438:	f7fa ff8a 	bl	8000350 <HAL_InitTick>
 800543c:	4603      	mov	r3, r0
 800543e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005440:	7bfb      	ldrb	r3, [r7, #15]
}
 8005442:	4618      	mov	r0, r3
 8005444:	3718      	adds	r7, #24
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	58024400 	.word	0x58024400
 8005450:	08010cdc 	.word	0x08010cdc
 8005454:	2000000c 	.word	0x2000000c
 8005458:	20000008 	.word	0x20000008
 800545c:	20000000 	.word	0x20000000

08005460 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005460:	b480      	push	{r7}
 8005462:	b089      	sub	sp, #36	; 0x24
 8005464:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005466:	4baf      	ldr	r3, [pc, #700]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800546e:	2b18      	cmp	r3, #24
 8005470:	f200 814e 	bhi.w	8005710 <HAL_RCC_GetSysClockFreq+0x2b0>
 8005474:	a201      	add	r2, pc, #4	; (adr r2, 800547c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800547a:	bf00      	nop
 800547c:	080054e1 	.word	0x080054e1
 8005480:	08005711 	.word	0x08005711
 8005484:	08005711 	.word	0x08005711
 8005488:	08005711 	.word	0x08005711
 800548c:	08005711 	.word	0x08005711
 8005490:	08005711 	.word	0x08005711
 8005494:	08005711 	.word	0x08005711
 8005498:	08005711 	.word	0x08005711
 800549c:	08005507 	.word	0x08005507
 80054a0:	08005711 	.word	0x08005711
 80054a4:	08005711 	.word	0x08005711
 80054a8:	08005711 	.word	0x08005711
 80054ac:	08005711 	.word	0x08005711
 80054b0:	08005711 	.word	0x08005711
 80054b4:	08005711 	.word	0x08005711
 80054b8:	08005711 	.word	0x08005711
 80054bc:	0800550d 	.word	0x0800550d
 80054c0:	08005711 	.word	0x08005711
 80054c4:	08005711 	.word	0x08005711
 80054c8:	08005711 	.word	0x08005711
 80054cc:	08005711 	.word	0x08005711
 80054d0:	08005711 	.word	0x08005711
 80054d4:	08005711 	.word	0x08005711
 80054d8:	08005711 	.word	0x08005711
 80054dc:	08005513 	.word	0x08005513
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054e0:	4b90      	ldr	r3, [pc, #576]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0320 	and.w	r3, r3, #32
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d009      	beq.n	8005500 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80054ec:	4b8d      	ldr	r3, [pc, #564]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	08db      	lsrs	r3, r3, #3
 80054f2:	f003 0303 	and.w	r3, r3, #3
 80054f6:	4a8c      	ldr	r2, [pc, #560]	; (8005728 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
 80054fc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80054fe:	e10a      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005500:	4b89      	ldr	r3, [pc, #548]	; (8005728 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8005502:	61bb      	str	r3, [r7, #24]
    break;
 8005504:	e107      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005506:	4b89      	ldr	r3, [pc, #548]	; (800572c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8005508:	61bb      	str	r3, [r7, #24]
    break;
 800550a:	e104      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800550c:	4b88      	ldr	r3, [pc, #544]	; (8005730 <HAL_RCC_GetSysClockFreq+0x2d0>)
 800550e:	61bb      	str	r3, [r7, #24]
    break;
 8005510:	e101      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005512:	4b84      	ldr	r3, [pc, #528]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005516:	f003 0303 	and.w	r3, r3, #3
 800551a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800551c:	4b81      	ldr	r3, [pc, #516]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800551e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005520:	091b      	lsrs	r3, r3, #4
 8005522:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005526:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005528:	4b7e      	ldr	r3, [pc, #504]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800552a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552c:	f003 0301 	and.w	r3, r3, #1
 8005530:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005532:	4b7c      	ldr	r3, [pc, #496]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005536:	08db      	lsrs	r3, r3, #3
 8005538:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	fb02 f303 	mul.w	r3, r2, r3
 8005542:	ee07 3a90 	vmov	s15, r3
 8005546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800554a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 80da 	beq.w	800570a <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d05a      	beq.n	8005612 <HAL_RCC_GetSysClockFreq+0x1b2>
 800555c:	2b01      	cmp	r3, #1
 800555e:	d302      	bcc.n	8005566 <HAL_RCC_GetSysClockFreq+0x106>
 8005560:	2b02      	cmp	r3, #2
 8005562:	d078      	beq.n	8005656 <HAL_RCC_GetSysClockFreq+0x1f6>
 8005564:	e099      	b.n	800569a <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005566:	4b6f      	ldr	r3, [pc, #444]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b00      	cmp	r3, #0
 8005570:	d02d      	beq.n	80055ce <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005572:	4b6c      	ldr	r3, [pc, #432]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	08db      	lsrs	r3, r3, #3
 8005578:	f003 0303 	and.w	r3, r3, #3
 800557c:	4a6a      	ldr	r2, [pc, #424]	; (8005728 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800557e:	fa22 f303 	lsr.w	r3, r2, r3
 8005582:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	ee07 3a90 	vmov	s15, r3
 800558a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	ee07 3a90 	vmov	s15, r3
 8005594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005598:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800559c:	4b61      	ldr	r3, [pc, #388]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800559e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055a4:	ee07 3a90 	vmov	s15, r3
 80055a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055ac:	ed97 6a02 	vldr	s12, [r7, #8]
 80055b0:	eddf 5a60 	vldr	s11, [pc, #384]	; 8005734 <HAL_RCC_GetSysClockFreq+0x2d4>
 80055b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055bc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80055c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80055cc:	e087      	b.n	80056de <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	ee07 3a90 	vmov	s15, r3
 80055d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055d8:	eddf 6a57 	vldr	s13, [pc, #348]	; 8005738 <HAL_RCC_GetSysClockFreq+0x2d8>
 80055dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055e0:	4b50      	ldr	r3, [pc, #320]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80055e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055e8:	ee07 3a90 	vmov	s15, r3
 80055ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055f0:	ed97 6a02 	vldr	s12, [r7, #8]
 80055f4:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8005734 <HAL_RCC_GetSysClockFreq+0x2d4>
 80055f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005600:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005604:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800560c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005610:	e065      	b.n	80056de <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	ee07 3a90 	vmov	s15, r3
 8005618:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800561c:	eddf 6a47 	vldr	s13, [pc, #284]	; 800573c <HAL_RCC_GetSysClockFreq+0x2dc>
 8005620:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005624:	4b3f      	ldr	r3, [pc, #252]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800562c:	ee07 3a90 	vmov	s15, r3
 8005630:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005634:	ed97 6a02 	vldr	s12, [r7, #8]
 8005638:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8005734 <HAL_RCC_GetSysClockFreq+0x2d4>
 800563c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005640:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005644:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005648:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800564c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005650:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005654:	e043      	b.n	80056de <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	ee07 3a90 	vmov	s15, r3
 800565c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005660:	eddf 6a37 	vldr	s13, [pc, #220]	; 8005740 <HAL_RCC_GetSysClockFreq+0x2e0>
 8005664:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005668:	4b2e      	ldr	r3, [pc, #184]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800566a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005670:	ee07 3a90 	vmov	s15, r3
 8005674:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005678:	ed97 6a02 	vldr	s12, [r7, #8]
 800567c:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8005734 <HAL_RCC_GetSysClockFreq+0x2d4>
 8005680:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005684:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005688:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800568c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005694:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005698:	e021      	b.n	80056de <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	ee07 3a90 	vmov	s15, r3
 80056a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056a4:	eddf 6a25 	vldr	s13, [pc, #148]	; 800573c <HAL_RCC_GetSysClockFreq+0x2dc>
 80056a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056ac:	4b1d      	ldr	r3, [pc, #116]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80056ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056b4:	ee07 3a90 	vmov	s15, r3
 80056b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056bc:	ed97 6a02 	vldr	s12, [r7, #8]
 80056c0:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8005734 <HAL_RCC_GetSysClockFreq+0x2d4>
 80056c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80056d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056dc:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80056de:	4b11      	ldr	r3, [pc, #68]	; (8005724 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80056e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e2:	0a5b      	lsrs	r3, r3, #9
 80056e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056e8:	3301      	adds	r3, #1
 80056ea:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	ee07 3a90 	vmov	s15, r3
 80056f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80056f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80056fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005702:	ee17 3a90 	vmov	r3, s15
 8005706:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005708:	e005      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 800570a:	2300      	movs	r3, #0
 800570c:	61bb      	str	r3, [r7, #24]
    break;
 800570e:	e002      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8005710:	4b06      	ldr	r3, [pc, #24]	; (800572c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8005712:	61bb      	str	r3, [r7, #24]
    break;
 8005714:	bf00      	nop
  }

  return sysclockfreq;
 8005716:	69bb      	ldr	r3, [r7, #24]
}
 8005718:	4618      	mov	r0, r3
 800571a:	3724      	adds	r7, #36	; 0x24
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr
 8005724:	58024400 	.word	0x58024400
 8005728:	03d09000 	.word	0x03d09000
 800572c:	003d0900 	.word	0x003d0900
 8005730:	017d7840 	.word	0x017d7840
 8005734:	46000000 	.word	0x46000000
 8005738:	4c742400 	.word	0x4c742400
 800573c:	4a742400 	.word	0x4a742400
 8005740:	4bbebc20 	.word	0x4bbebc20

08005744 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800574a:	f7ff fe89 	bl	8005460 <HAL_RCC_GetSysClockFreq>
 800574e:	4601      	mov	r1, r0
 8005750:	4b10      	ldr	r3, [pc, #64]	; (8005794 <HAL_RCC_GetHCLKFreq+0x50>)
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	0a1b      	lsrs	r3, r3, #8
 8005756:	f003 030f 	and.w	r3, r3, #15
 800575a:	4a0f      	ldr	r2, [pc, #60]	; (8005798 <HAL_RCC_GetHCLKFreq+0x54>)
 800575c:	5cd3      	ldrb	r3, [r2, r3]
 800575e:	f003 031f 	and.w	r3, r3, #31
 8005762:	fa21 f303 	lsr.w	r3, r1, r3
 8005766:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005768:	4b0a      	ldr	r3, [pc, #40]	; (8005794 <HAL_RCC_GetHCLKFreq+0x50>)
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	4a09      	ldr	r2, [pc, #36]	; (8005798 <HAL_RCC_GetHCLKFreq+0x54>)
 8005772:	5cd3      	ldrb	r3, [r2, r3]
 8005774:	f003 031f 	and.w	r3, r3, #31
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	fa22 f303 	lsr.w	r3, r2, r3
 800577e:	4a07      	ldr	r2, [pc, #28]	; (800579c <HAL_RCC_GetHCLKFreq+0x58>)
 8005780:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005782:	4a07      	ldr	r2, [pc, #28]	; (80057a0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005788:	4b04      	ldr	r3, [pc, #16]	; (800579c <HAL_RCC_GetHCLKFreq+0x58>)
 800578a:	681b      	ldr	r3, [r3, #0]
}
 800578c:	4618      	mov	r0, r3
 800578e:	3708      	adds	r7, #8
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	58024400 	.word	0x58024400
 8005798:	08010cdc 	.word	0x08010cdc
 800579c:	2000000c 	.word	0x2000000c
 80057a0:	20000008 	.word	0x20000008

080057a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80057ac:	2300      	movs	r3, #0
 80057ae:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80057b0:	2300      	movs	r3, #0
 80057b2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d03d      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057c8:	d013      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80057ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057ce:	d802      	bhi.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d007      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80057d4:	e01f      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80057d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80057da:	d013      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80057dc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80057e0:	d01c      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x78>
 80057e2:	e018      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057e4:	4baf      	ldr	r3, [pc, #700]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80057e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e8:	4aae      	ldr	r2, [pc, #696]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80057ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80057f0:	e015      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3304      	adds	r3, #4
 80057f6:	2102      	movs	r1, #2
 80057f8:	4618      	mov	r0, r3
 80057fa:	f001 fd23 	bl	8007244 <RCCEx_PLL2_Config>
 80057fe:	4603      	mov	r3, r0
 8005800:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005802:	e00c      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	3324      	adds	r3, #36	; 0x24
 8005808:	2102      	movs	r1, #2
 800580a:	4618      	mov	r0, r3
 800580c:	f001 fdcc 	bl	80073a8 <RCCEx_PLL3_Config>
 8005810:	4603      	mov	r3, r0
 8005812:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005814:	e003      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	75fb      	strb	r3, [r7, #23]
      break;
 800581a:	e000      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800581c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800581e:	7dfb      	ldrb	r3, [r7, #23]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d109      	bne.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005824:	4b9f      	ldr	r3, [pc, #636]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005828:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005830:	499c      	ldr	r1, [pc, #624]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005832:	4313      	orrs	r3, r2
 8005834:	650b      	str	r3, [r1, #80]	; 0x50
 8005836:	e001      	b.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005838:	7dfb      	ldrb	r3, [r7, #23]
 800583a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005844:	2b00      	cmp	r3, #0
 8005846:	d03d      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800584c:	2b04      	cmp	r3, #4
 800584e:	d826      	bhi.n	800589e <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8005850:	a201      	add	r2, pc, #4	; (adr r2, 8005858 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8005852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005856:	bf00      	nop
 8005858:	0800586d 	.word	0x0800586d
 800585c:	0800587b 	.word	0x0800587b
 8005860:	0800588d 	.word	0x0800588d
 8005864:	080058a5 	.word	0x080058a5
 8005868:	080058a5 	.word	0x080058a5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800586c:	4b8d      	ldr	r3, [pc, #564]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800586e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005870:	4a8c      	ldr	r2, [pc, #560]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005872:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005876:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005878:	e015      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	3304      	adds	r3, #4
 800587e:	2100      	movs	r1, #0
 8005880:	4618      	mov	r0, r3
 8005882:	f001 fcdf 	bl	8007244 <RCCEx_PLL2_Config>
 8005886:	4603      	mov	r3, r0
 8005888:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800588a:	e00c      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	3324      	adds	r3, #36	; 0x24
 8005890:	2100      	movs	r1, #0
 8005892:	4618      	mov	r0, r3
 8005894:	f001 fd88 	bl	80073a8 <RCCEx_PLL3_Config>
 8005898:	4603      	mov	r3, r0
 800589a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800589c:	e003      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	75fb      	strb	r3, [r7, #23]
      break;
 80058a2:	e000      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 80058a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058a6:	7dfb      	ldrb	r3, [r7, #23]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d109      	bne.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058ac:	4b7d      	ldr	r3, [pc, #500]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80058ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058b0:	f023 0207 	bic.w	r2, r3, #7
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b8:	497a      	ldr	r1, [pc, #488]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	650b      	str	r3, [r1, #80]	; 0x50
 80058be:	e001      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058c0:	7dfb      	ldrb	r3, [r7, #23]
 80058c2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d03e      	beq.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d4:	2b80      	cmp	r3, #128	; 0x80
 80058d6:	d01c      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80058d8:	2b80      	cmp	r3, #128	; 0x80
 80058da:	d804      	bhi.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x142>
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d008      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80058e0:	2b40      	cmp	r3, #64	; 0x40
 80058e2:	d00d      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80058e4:	e01e      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80058e6:	2bc0      	cmp	r3, #192	; 0xc0
 80058e8:	d01f      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80058ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058ee:	d01e      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80058f0:	e018      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f2:	4b6c      	ldr	r3, [pc, #432]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80058f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f6:	4a6b      	ldr	r2, [pc, #428]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80058f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058fc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80058fe:	e017      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	3304      	adds	r3, #4
 8005904:	2100      	movs	r1, #0
 8005906:	4618      	mov	r0, r3
 8005908:	f001 fc9c 	bl	8007244 <RCCEx_PLL2_Config>
 800590c:	4603      	mov	r3, r0
 800590e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005910:	e00e      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	3324      	adds	r3, #36	; 0x24
 8005916:	2100      	movs	r1, #0
 8005918:	4618      	mov	r0, r3
 800591a:	f001 fd45 	bl	80073a8 <RCCEx_PLL3_Config>
 800591e:	4603      	mov	r3, r0
 8005920:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005922:	e005      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	75fb      	strb	r3, [r7, #23]
      break;
 8005928:	e002      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800592a:	bf00      	nop
 800592c:	e000      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800592e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005930:	7dfb      	ldrb	r3, [r7, #23]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d109      	bne.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005936:	4b5b      	ldr	r3, [pc, #364]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800593a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005942:	4958      	ldr	r1, [pc, #352]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005944:	4313      	orrs	r3, r2
 8005946:	650b      	str	r3, [r1, #80]	; 0x50
 8005948:	e001      	b.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800594a:	7dfb      	ldrb	r3, [r7, #23]
 800594c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005956:	2b00      	cmp	r3, #0
 8005958:	d044      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005960:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005964:	d01f      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8005966:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800596a:	d805      	bhi.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00a      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005970:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005974:	d00e      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8005976:	e01f      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8005978:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800597c:	d01f      	beq.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800597e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005982:	d01e      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005984:	e018      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005986:	4b47      	ldr	r3, [pc, #284]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598a:	4a46      	ldr	r2, [pc, #280]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800598c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005990:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005992:	e017      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	3304      	adds	r3, #4
 8005998:	2100      	movs	r1, #0
 800599a:	4618      	mov	r0, r3
 800599c:	f001 fc52 	bl	8007244 <RCCEx_PLL2_Config>
 80059a0:	4603      	mov	r3, r0
 80059a2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80059a4:	e00e      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	3324      	adds	r3, #36	; 0x24
 80059aa:	2100      	movs	r1, #0
 80059ac:	4618      	mov	r0, r3
 80059ae:	f001 fcfb 	bl	80073a8 <RCCEx_PLL3_Config>
 80059b2:	4603      	mov	r3, r0
 80059b4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80059b6:	e005      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	75fb      	strb	r3, [r7, #23]
      break;
 80059bc:	e002      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80059be:	bf00      	nop
 80059c0:	e000      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80059c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059c4:	7dfb      	ldrb	r3, [r7, #23]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10a      	bne.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80059ca:	4b36      	ldr	r3, [pc, #216]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80059cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ce:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059d8:	4932      	ldr	r1, [pc, #200]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	658b      	str	r3, [r1, #88]	; 0x58
 80059de:	e001      	b.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059e0:	7dfb      	ldrb	r3, [r7, #23]
 80059e2:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d044      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059fa:	d01f      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x298>
 80059fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a00:	d805      	bhi.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00a      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x278>
 8005a06:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a0a:	d00e      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005a0c:	e01f      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8005a0e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005a12:	d01f      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005a14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a18:	d01e      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005a1a:	e018      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a1c:	4b21      	ldr	r3, [pc, #132]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a20:	4a20      	ldr	r2, [pc, #128]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005a22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a26:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a28:	e017      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	3304      	adds	r3, #4
 8005a2e:	2100      	movs	r1, #0
 8005a30:	4618      	mov	r0, r3
 8005a32:	f001 fc07 	bl	8007244 <RCCEx_PLL2_Config>
 8005a36:	4603      	mov	r3, r0
 8005a38:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005a3a:	e00e      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	3324      	adds	r3, #36	; 0x24
 8005a40:	2100      	movs	r1, #0
 8005a42:	4618      	mov	r0, r3
 8005a44:	f001 fcb0 	bl	80073a8 <RCCEx_PLL3_Config>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a4c:	e005      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	75fb      	strb	r3, [r7, #23]
      break;
 8005a52:	e002      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8005a54:	bf00      	nop
 8005a56:	e000      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8005a58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a5a:	7dfb      	ldrb	r3, [r7, #23]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10a      	bne.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005a60:	4b10      	ldr	r3, [pc, #64]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a64:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005a6e:	490d      	ldr	r1, [pc, #52]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005a70:	4313      	orrs	r3, r2
 8005a72:	658b      	str	r3, [r1, #88]	; 0x58
 8005a74:	e001      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a76:	7dfb      	ldrb	r3, [r7, #23]
 8005a78:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d035      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a8a:	2b10      	cmp	r3, #16
 8005a8c:	d00c      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8005a8e:	2b10      	cmp	r3, #16
 8005a90:	d802      	bhi.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d01b      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8005a96:	e017      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005a98:	2b20      	cmp	r3, #32
 8005a9a:	d00c      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x312>
 8005a9c:	2b30      	cmp	r3, #48	; 0x30
 8005a9e:	d018      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8005aa0:	e012      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005aa2:	bf00      	nop
 8005aa4:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aa8:	4baf      	ldr	r3, [pc, #700]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aac:	4aae      	ldr	r2, [pc, #696]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005aae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ab2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005ab4:	e00e      	b.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	3304      	adds	r3, #4
 8005aba:	2102      	movs	r1, #2
 8005abc:	4618      	mov	r0, r3
 8005abe:	f001 fbc1 	bl	8007244 <RCCEx_PLL2_Config>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005ac6:	e005      	b.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	75fb      	strb	r3, [r7, #23]
      break;
 8005acc:	e002      	b.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8005ace:	bf00      	nop
 8005ad0:	e000      	b.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8005ad2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ad4:	7dfb      	ldrb	r3, [r7, #23]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d109      	bne.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ada:	4ba3      	ldr	r3, [pc, #652]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ade:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ae6:	49a0      	ldr	r1, [pc, #640]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005aec:	e001      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aee:	7dfb      	ldrb	r3, [r7, #23]
 8005af0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d042      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b06:	d01f      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8005b08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b0c:	d805      	bhi.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00a      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8005b12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b16:	d00e      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8005b18:	e01f      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8005b1a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005b1e:	d01f      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8005b20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b24:	d01e      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8005b26:	e018      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b28:	4b8f      	ldr	r3, [pc, #572]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b2c:	4a8e      	ldr	r2, [pc, #568]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005b34:	e017      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	3304      	adds	r3, #4
 8005b3a:	2100      	movs	r1, #0
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f001 fb81 	bl	8007244 <RCCEx_PLL2_Config>
 8005b42:	4603      	mov	r3, r0
 8005b44:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005b46:	e00e      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	3324      	adds	r3, #36	; 0x24
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f001 fc2a 	bl	80073a8 <RCCEx_PLL3_Config>
 8005b54:	4603      	mov	r3, r0
 8005b56:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005b58:	e005      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	75fb      	strb	r3, [r7, #23]
      break;
 8005b5e:	e002      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8005b60:	bf00      	nop
 8005b62:	e000      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8005b64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b66:	7dfb      	ldrb	r3, [r7, #23]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d109      	bne.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005b6c:	4b7e      	ldr	r3, [pc, #504]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b70:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b78:	497b      	ldr	r1, [pc, #492]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	650b      	str	r3, [r1, #80]	; 0x50
 8005b7e:	e001      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b80:	7dfb      	ldrb	r3, [r7, #23]
 8005b82:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d042      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b98:	d01b      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005b9a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b9e:	d805      	bhi.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d022      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x446>
 8005ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ba8:	d00a      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005baa:	e01b      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8005bac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005bb0:	d01d      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8005bb2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005bb6:	d01c      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8005bb8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005bbc:	d01b      	beq.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8005bbe:	e011      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	3304      	adds	r3, #4
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f001 fb3c 	bl	8007244 <RCCEx_PLL2_Config>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005bd0:	e012      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	3324      	adds	r3, #36	; 0x24
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f001 fbe5 	bl	80073a8 <RCCEx_PLL3_Config>
 8005bde:	4603      	mov	r3, r0
 8005be0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005be2:	e009      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	75fb      	strb	r3, [r7, #23]
      break;
 8005be8:	e006      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005bea:	bf00      	nop
 8005bec:	e004      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005bee:	bf00      	nop
 8005bf0:	e002      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005bf2:	bf00      	nop
 8005bf4:	e000      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005bf6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005bf8:	7dfb      	ldrb	r3, [r7, #23]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d109      	bne.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005bfe:	4b5a      	ldr	r3, [pc, #360]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c02:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c0a:	4957      	ldr	r1, [pc, #348]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	650b      	str	r3, [r1, #80]	; 0x50
 8005c10:	e001      	b.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c12:	7dfb      	ldrb	r3, [r7, #23]
 8005c14:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d044      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005c28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c2c:	d01b      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005c2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c32:	d805      	bhi.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d022      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005c38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c3c:	d00a      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005c3e:	e01b      	b.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8005c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c44:	d01d      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c4a:	d01c      	beq.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8005c4c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005c50:	d01b      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8005c52:	e011      	b.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	3304      	adds	r3, #4
 8005c58:	2101      	movs	r1, #1
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f001 faf2 	bl	8007244 <RCCEx_PLL2_Config>
 8005c60:	4603      	mov	r3, r0
 8005c62:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005c64:	e012      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3324      	adds	r3, #36	; 0x24
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f001 fb9b 	bl	80073a8 <RCCEx_PLL3_Config>
 8005c72:	4603      	mov	r3, r0
 8005c74:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005c76:	e009      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	75fb      	strb	r3, [r7, #23]
      break;
 8005c7c:	e006      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005c7e:	bf00      	nop
 8005c80:	e004      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005c82:	bf00      	nop
 8005c84:	e002      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005c86:	bf00      	nop
 8005c88:	e000      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005c8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c8c:	7dfb      	ldrb	r3, [r7, #23]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10a      	bne.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005c92:	4b35      	ldr	r3, [pc, #212]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c96:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005ca0:	4931      	ldr	r1, [pc, #196]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	658b      	str	r3, [r1, #88]	; 0x58
 8005ca6:	e001      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca8:	7dfb      	ldrb	r3, [r7, #23]
 8005caa:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d02d      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cbc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005cc0:	d005      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8005cc2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005cc6:	d009      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x538>
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d013      	beq.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8005ccc:	e00f      	b.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cce:	4b26      	ldr	r3, [pc, #152]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd2:	4a25      	ldr	r2, [pc, #148]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cd8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005cda:	e00c      	b.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	3304      	adds	r3, #4
 8005ce0:	2101      	movs	r1, #1
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f001 faae 	bl	8007244 <RCCEx_PLL2_Config>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005cec:	e003      	b.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	75fb      	strb	r3, [r7, #23]
      break;
 8005cf2:	e000      	b.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8005cf4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005cf6:	7dfb      	ldrb	r3, [r7, #23]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d109      	bne.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005cfc:	4b1a      	ldr	r3, [pc, #104]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005cfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d00:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d08:	4917      	ldr	r1, [pc, #92]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	650b      	str	r3, [r1, #80]	; 0x50
 8005d0e:	e001      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d10:	7dfb      	ldrb	r3, [r7, #23]
 8005d12:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d035      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d24:	2b03      	cmp	r3, #3
 8005d26:	d81b      	bhi.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005d28:	a201      	add	r2, pc, #4	; (adr r2, 8005d30 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8005d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d2e:	bf00      	nop
 8005d30:	08005d6d 	.word	0x08005d6d
 8005d34:	08005d41 	.word	0x08005d41
 8005d38:	08005d4f 	.word	0x08005d4f
 8005d3c:	08005d6d 	.word	0x08005d6d
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d40:	4b09      	ldr	r3, [pc, #36]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d44:	4a08      	ldr	r2, [pc, #32]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005d46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005d4c:	e00f      	b.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	3304      	adds	r3, #4
 8005d52:	2102      	movs	r1, #2
 8005d54:	4618      	mov	r0, r3
 8005d56:	f001 fa75 	bl	8007244 <RCCEx_PLL2_Config>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005d5e:	e006      	b.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	75fb      	strb	r3, [r7, #23]
      break;
 8005d64:	e003      	b.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8005d66:	bf00      	nop
 8005d68:	58024400 	.word	0x58024400
      break;
 8005d6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d6e:	7dfb      	ldrb	r3, [r7, #23]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d109      	bne.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005d74:	4bba      	ldr	r3, [pc, #744]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005d76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d78:	f023 0203 	bic.w	r2, r3, #3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d80:	49b7      	ldr	r1, [pc, #732]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005d86:	e001      	b.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d88:	7dfb      	ldrb	r3, [r7, #23]
 8005d8a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f000 8086 	beq.w	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d9a:	4bb2      	ldr	r3, [pc, #712]	; (8006064 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4ab1      	ldr	r2, [pc, #708]	; (8006064 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005da4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005da6:	f7fa fb1d 	bl	80003e4 <HAL_GetTick>
 8005daa:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005dac:	e009      	b.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dae:	f7fa fb19 	bl	80003e4 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	2b64      	cmp	r3, #100	; 0x64
 8005dba:	d902      	bls.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	75fb      	strb	r3, [r7, #23]
        break;
 8005dc0:	e005      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005dc2:	4ba8      	ldr	r3, [pc, #672]	; (8006064 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d0ef      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8005dce:	7dfb      	ldrb	r3, [r7, #23]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d166      	bne.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005dd4:	4ba2      	ldr	r3, [pc, #648]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005dd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005dde:	4053      	eors	r3, r2
 8005de0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d013      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005de8:	4b9d      	ldr	r3, [pc, #628]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005dea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005df0:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005df2:	4b9b      	ldr	r3, [pc, #620]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005df6:	4a9a      	ldr	r2, [pc, #616]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dfc:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005dfe:	4b98      	ldr	r3, [pc, #608]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e02:	4a97      	ldr	r2, [pc, #604]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e08:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005e0a:	4a95      	ldr	r2, [pc, #596]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e1a:	d115      	bne.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e1c:	f7fa fae2 	bl	80003e4 <HAL_GetTick>
 8005e20:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e22:	e00b      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e24:	f7fa fade 	bl	80003e4 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d902      	bls.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	75fb      	strb	r3, [r7, #23]
            break;
 8005e3a:	e005      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e3c:	4b88      	ldr	r3, [pc, #544]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d0ed      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8005e48:	7dfb      	ldrb	r3, [r7, #23]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d126      	bne.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e5c:	d10d      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8005e5e:	4b80      	ldr	r3, [pc, #512]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e6c:	0919      	lsrs	r1, r3, #4
 8005e6e:	4b7e      	ldr	r3, [pc, #504]	; (8006068 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8005e70:	400b      	ands	r3, r1
 8005e72:	497b      	ldr	r1, [pc, #492]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	610b      	str	r3, [r1, #16]
 8005e78:	e005      	b.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8005e7a:	4b79      	ldr	r3, [pc, #484]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	4a78      	ldr	r2, [pc, #480]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e80:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005e84:	6113      	str	r3, [r2, #16]
 8005e86:	4b76      	ldr	r3, [pc, #472]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e88:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e94:	4972      	ldr	r1, [pc, #456]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	670b      	str	r3, [r1, #112]	; 0x70
 8005e9a:	e004      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e9c:	7dfb      	ldrb	r3, [r7, #23]
 8005e9e:	75bb      	strb	r3, [r7, #22]
 8005ea0:	e001      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ea2:	7dfb      	ldrb	r3, [r7, #23]
 8005ea4:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d07d      	beq.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005eb6:	2b28      	cmp	r3, #40	; 0x28
 8005eb8:	d866      	bhi.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8005eba:	a201      	add	r2, pc, #4	; (adr r2, 8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec0:	08005f8f 	.word	0x08005f8f
 8005ec4:	08005f89 	.word	0x08005f89
 8005ec8:	08005f89 	.word	0x08005f89
 8005ecc:	08005f89 	.word	0x08005f89
 8005ed0:	08005f89 	.word	0x08005f89
 8005ed4:	08005f89 	.word	0x08005f89
 8005ed8:	08005f89 	.word	0x08005f89
 8005edc:	08005f89 	.word	0x08005f89
 8005ee0:	08005f65 	.word	0x08005f65
 8005ee4:	08005f89 	.word	0x08005f89
 8005ee8:	08005f89 	.word	0x08005f89
 8005eec:	08005f89 	.word	0x08005f89
 8005ef0:	08005f89 	.word	0x08005f89
 8005ef4:	08005f89 	.word	0x08005f89
 8005ef8:	08005f89 	.word	0x08005f89
 8005efc:	08005f89 	.word	0x08005f89
 8005f00:	08005f77 	.word	0x08005f77
 8005f04:	08005f89 	.word	0x08005f89
 8005f08:	08005f89 	.word	0x08005f89
 8005f0c:	08005f89 	.word	0x08005f89
 8005f10:	08005f89 	.word	0x08005f89
 8005f14:	08005f89 	.word	0x08005f89
 8005f18:	08005f89 	.word	0x08005f89
 8005f1c:	08005f89 	.word	0x08005f89
 8005f20:	08005f8f 	.word	0x08005f8f
 8005f24:	08005f89 	.word	0x08005f89
 8005f28:	08005f89 	.word	0x08005f89
 8005f2c:	08005f89 	.word	0x08005f89
 8005f30:	08005f89 	.word	0x08005f89
 8005f34:	08005f89 	.word	0x08005f89
 8005f38:	08005f89 	.word	0x08005f89
 8005f3c:	08005f89 	.word	0x08005f89
 8005f40:	08005f8f 	.word	0x08005f8f
 8005f44:	08005f89 	.word	0x08005f89
 8005f48:	08005f89 	.word	0x08005f89
 8005f4c:	08005f89 	.word	0x08005f89
 8005f50:	08005f89 	.word	0x08005f89
 8005f54:	08005f89 	.word	0x08005f89
 8005f58:	08005f89 	.word	0x08005f89
 8005f5c:	08005f89 	.word	0x08005f89
 8005f60:	08005f8f 	.word	0x08005f8f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	3304      	adds	r3, #4
 8005f68:	2101      	movs	r1, #1
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f001 f96a 	bl	8007244 <RCCEx_PLL2_Config>
 8005f70:	4603      	mov	r3, r0
 8005f72:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005f74:	e00c      	b.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3324      	adds	r3, #36	; 0x24
 8005f7a:	2101      	movs	r1, #1
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f001 fa13 	bl	80073a8 <RCCEx_PLL3_Config>
 8005f82:	4603      	mov	r3, r0
 8005f84:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005f86:	e003      	b.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	75fb      	strb	r3, [r7, #23]
      break;
 8005f8c:	e000      	b.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8005f8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f90:	7dfb      	ldrb	r3, [r7, #23]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d109      	bne.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005f96:	4b32      	ldr	r3, [pc, #200]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f9a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fa2:	492f      	ldr	r1, [pc, #188]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	654b      	str	r3, [r1, #84]	; 0x54
 8005fa8:	e001      	b.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005faa:	7dfb      	ldrb	r3, [r7, #23]
 8005fac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d037      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fbe:	2b05      	cmp	r3, #5
 8005fc0:	d820      	bhi.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8005fc2:	a201      	add	r2, pc, #4	; (adr r2, 8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc8:	0800600b 	.word	0x0800600b
 8005fcc:	08005fe1 	.word	0x08005fe1
 8005fd0:	08005ff3 	.word	0x08005ff3
 8005fd4:	0800600b 	.word	0x0800600b
 8005fd8:	0800600b 	.word	0x0800600b
 8005fdc:	0800600b 	.word	0x0800600b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	3304      	adds	r3, #4
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f001 f92c 	bl	8007244 <RCCEx_PLL2_Config>
 8005fec:	4603      	mov	r3, r0
 8005fee:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005ff0:	e00c      	b.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	3324      	adds	r3, #36	; 0x24
 8005ff6:	2101      	movs	r1, #1
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f001 f9d5 	bl	80073a8 <RCCEx_PLL3_Config>
 8005ffe:	4603      	mov	r3, r0
 8006000:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006002:	e003      	b.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	75fb      	strb	r3, [r7, #23]
      break;
 8006008:	e000      	b.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 800600a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800600c:	7dfb      	ldrb	r3, [r7, #23]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d109      	bne.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006012:	4b13      	ldr	r3, [pc, #76]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006016:	f023 0207 	bic.w	r2, r3, #7
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800601e:	4910      	ldr	r1, [pc, #64]	; (8006060 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006020:	4313      	orrs	r3, r2
 8006022:	654b      	str	r3, [r1, #84]	; 0x54
 8006024:	e001      	b.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006026:	7dfb      	ldrb	r3, [r7, #23]
 8006028:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0304 	and.w	r3, r3, #4
 8006032:	2b00      	cmp	r3, #0
 8006034:	d040      	beq.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800603c:	2b05      	cmp	r3, #5
 800603e:	d827      	bhi.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8006040:	a201      	add	r2, pc, #4	; (adr r2, 8006048 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8006042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006046:	bf00      	nop
 8006048:	08006097 	.word	0x08006097
 800604c:	0800606d 	.word	0x0800606d
 8006050:	0800607f 	.word	0x0800607f
 8006054:	08006097 	.word	0x08006097
 8006058:	08006097 	.word	0x08006097
 800605c:	08006097 	.word	0x08006097
 8006060:	58024400 	.word	0x58024400
 8006064:	58024800 	.word	0x58024800
 8006068:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	3304      	adds	r3, #4
 8006070:	2101      	movs	r1, #1
 8006072:	4618      	mov	r0, r3
 8006074:	f001 f8e6 	bl	8007244 <RCCEx_PLL2_Config>
 8006078:	4603      	mov	r3, r0
 800607a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800607c:	e00c      	b.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	3324      	adds	r3, #36	; 0x24
 8006082:	2101      	movs	r1, #1
 8006084:	4618      	mov	r0, r3
 8006086:	f001 f98f 	bl	80073a8 <RCCEx_PLL3_Config>
 800608a:	4603      	mov	r3, r0
 800608c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800608e:	e003      	b.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	75fb      	strb	r3, [r7, #23]
      break;
 8006094:	e000      	b.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8006096:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006098:	7dfb      	ldrb	r3, [r7, #23]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d10a      	bne.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800609e:	4bb2      	ldr	r3, [pc, #712]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80060a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060a2:	f023 0207 	bic.w	r2, r3, #7
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ac:	49ae      	ldr	r1, [pc, #696]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	658b      	str	r3, [r1, #88]	; 0x58
 80060b2:	e001      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060b4:	7dfb      	ldrb	r3, [r7, #23]
 80060b6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0320 	and.w	r3, r3, #32
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d044      	beq.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060ce:	d01b      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x964>
 80060d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060d4:	d805      	bhi.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d022      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80060da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060de:	d00a      	beq.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 80060e0:	e01b      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x976>
 80060e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060e6:	d01d      	beq.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x980>
 80060e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80060ec:	d01c      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80060ee:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80060f2:	d01b      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x988>
 80060f4:	e011      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	3304      	adds	r3, #4
 80060fa:	2100      	movs	r1, #0
 80060fc:	4618      	mov	r0, r3
 80060fe:	f001 f8a1 	bl	8007244 <RCCEx_PLL2_Config>
 8006102:	4603      	mov	r3, r0
 8006104:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006106:	e012      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	3324      	adds	r3, #36	; 0x24
 800610c:	2102      	movs	r1, #2
 800610e:	4618      	mov	r0, r3
 8006110:	f001 f94a 	bl	80073a8 <RCCEx_PLL3_Config>
 8006114:	4603      	mov	r3, r0
 8006116:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006118:	e009      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	75fb      	strb	r3, [r7, #23]
      break;
 800611e:	e006      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006120:	bf00      	nop
 8006122:	e004      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006124:	bf00      	nop
 8006126:	e002      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006128:	bf00      	nop
 800612a:	e000      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 800612c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800612e:	7dfb      	ldrb	r3, [r7, #23]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d10a      	bne.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006134:	4b8c      	ldr	r3, [pc, #560]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006138:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006142:	4989      	ldr	r1, [pc, #548]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006144:	4313      	orrs	r3, r2
 8006146:	654b      	str	r3, [r1, #84]	; 0x54
 8006148:	e001      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800614a:	7dfb      	ldrb	r3, [r7, #23]
 800614c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006156:	2b00      	cmp	r3, #0
 8006158:	d044      	beq.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006160:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006164:	d01b      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8006166:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800616a:	d805      	bhi.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 800616c:	2b00      	cmp	r3, #0
 800616e:	d022      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006174:	d00a      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8006176:	e01b      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8006178:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800617c:	d01d      	beq.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800617e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006182:	d01c      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8006184:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006188:	d01b      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 800618a:	e011      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	3304      	adds	r3, #4
 8006190:	2100      	movs	r1, #0
 8006192:	4618      	mov	r0, r3
 8006194:	f001 f856 	bl	8007244 <RCCEx_PLL2_Config>
 8006198:	4603      	mov	r3, r0
 800619a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800619c:	e012      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	3324      	adds	r3, #36	; 0x24
 80061a2:	2102      	movs	r1, #2
 80061a4:	4618      	mov	r0, r3
 80061a6:	f001 f8ff 	bl	80073a8 <RCCEx_PLL3_Config>
 80061aa:	4603      	mov	r3, r0
 80061ac:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80061ae:	e009      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	75fb      	strb	r3, [r7, #23]
      break;
 80061b4:	e006      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80061b6:	bf00      	nop
 80061b8:	e004      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80061ba:	bf00      	nop
 80061bc:	e002      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80061be:	bf00      	nop
 80061c0:	e000      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80061c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061c4:	7dfb      	ldrb	r3, [r7, #23]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10a      	bne.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80061ca:	4b67      	ldr	r3, [pc, #412]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80061cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061ce:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80061d8:	4963      	ldr	r1, [pc, #396]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80061da:	4313      	orrs	r3, r2
 80061dc:	658b      	str	r3, [r1, #88]	; 0x58
 80061de:	e001      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061e0:	7dfb      	ldrb	r3, [r7, #23]
 80061e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d044      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80061f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061fa:	d01b      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 80061fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006200:	d805      	bhi.n	800620e <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8006202:	2b00      	cmp	r3, #0
 8006204:	d022      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006206:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800620a:	d00a      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800620c:	e01b      	b.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 800620e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006212:	d01d      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8006214:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006218:	d01c      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 800621a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800621e:	d01b      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8006220:	e011      	b.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	3304      	adds	r3, #4
 8006226:	2100      	movs	r1, #0
 8006228:	4618      	mov	r0, r3
 800622a:	f001 f80b 	bl	8007244 <RCCEx_PLL2_Config>
 800622e:	4603      	mov	r3, r0
 8006230:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006232:	e012      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	3324      	adds	r3, #36	; 0x24
 8006238:	2102      	movs	r1, #2
 800623a:	4618      	mov	r0, r3
 800623c:	f001 f8b4 	bl	80073a8 <RCCEx_PLL3_Config>
 8006240:	4603      	mov	r3, r0
 8006242:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006244:	e009      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	75fb      	strb	r3, [r7, #23]
      break;
 800624a:	e006      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 800624c:	bf00      	nop
 800624e:	e004      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006250:	bf00      	nop
 8006252:	e002      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006254:	bf00      	nop
 8006256:	e000      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006258:	bf00      	nop
    }

    if(ret == HAL_OK)
 800625a:	7dfb      	ldrb	r3, [r7, #23]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10a      	bne.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006260:	4b41      	ldr	r3, [pc, #260]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006264:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800626e:	493e      	ldr	r1, [pc, #248]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006270:	4313      	orrs	r3, r2
 8006272:	658b      	str	r3, [r1, #88]	; 0x58
 8006274:	e001      	b.n	800627a <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006276:	7dfb      	ldrb	r3, [r7, #23]
 8006278:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0308 	and.w	r3, r3, #8
 8006282:	2b00      	cmp	r3, #0
 8006284:	d01a      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800628c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006290:	d10a      	bne.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	3324      	adds	r3, #36	; 0x24
 8006296:	2102      	movs	r1, #2
 8006298:	4618      	mov	r0, r3
 800629a:	f001 f885 	bl	80073a8 <RCCEx_PLL3_Config>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80062a8:	4b2f      	ldr	r3, [pc, #188]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80062aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062b6:	492c      	ldr	r1, [pc, #176]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80062b8:	4313      	orrs	r3, r2
 80062ba:	654b      	str	r3, [r1, #84]	; 0x54

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0310 	and.w	r3, r3, #16
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d01a      	beq.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062d2:	d10a      	bne.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	3324      	adds	r3, #36	; 0x24
 80062d8:	2102      	movs	r1, #2
 80062da:	4618      	mov	r0, r3
 80062dc:	f001 f864 	bl	80073a8 <RCCEx_PLL3_Config>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d001      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80062ea:	4b1f      	ldr	r3, [pc, #124]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80062ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062f8:	491b      	ldr	r1, [pc, #108]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80062fa:	4313      	orrs	r3, r2
 80062fc:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d032      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006314:	d00d      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8006316:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800631a:	d016      	beq.n	800634a <HAL_RCCEx_PeriphCLKConfig+0xba6>
 800631c:	2b00      	cmp	r3, #0
 800631e:	d111      	bne.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	3304      	adds	r3, #4
 8006324:	2100      	movs	r1, #0
 8006326:	4618      	mov	r0, r3
 8006328:	f000 ff8c 	bl	8007244 <RCCEx_PLL2_Config>
 800632c:	4603      	mov	r3, r0
 800632e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006330:	e00c      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	3324      	adds	r3, #36	; 0x24
 8006336:	2102      	movs	r1, #2
 8006338:	4618      	mov	r0, r3
 800633a:	f001 f835 	bl	80073a8 <RCCEx_PLL3_Config>
 800633e:	4603      	mov	r3, r0
 8006340:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006342:	e003      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	75fb      	strb	r3, [r7, #23]
      break;
 8006348:	e000      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 800634a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800634c:	7dfb      	ldrb	r3, [r7, #23]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d10c      	bne.n	800636c <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006352:	4b05      	ldr	r3, [pc, #20]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006356:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006360:	4901      	ldr	r1, [pc, #4]	; (8006368 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006362:	4313      	orrs	r3, r2
 8006364:	658b      	str	r3, [r1, #88]	; 0x58
 8006366:	e003      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8006368:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800636c:	7dfb      	ldrb	r3, [r7, #23]
 800636e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d02f      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006382:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006386:	d00c      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8006388:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800638c:	d015      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0xc16>
 800638e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006392:	d10f      	bne.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006394:	4b71      	ldr	r3, [pc, #452]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006398:	4a70      	ldr	r2, [pc, #448]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 800639a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800639e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80063a0:	e00c      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	3324      	adds	r3, #36	; 0x24
 80063a6:	2101      	movs	r1, #1
 80063a8:	4618      	mov	r0, r3
 80063aa:	f000 fffd 	bl	80073a8 <RCCEx_PLL3_Config>
 80063ae:	4603      	mov	r3, r0
 80063b0:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80063b2:	e003      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	75fb      	strb	r3, [r7, #23]
      break;
 80063b8:	e000      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 80063ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063bc:	7dfb      	ldrb	r3, [r7, #23]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d10a      	bne.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063c2:	4b66      	ldr	r3, [pc, #408]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80063c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063d0:	4962      	ldr	r1, [pc, #392]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80063d2:	4313      	orrs	r3, r2
 80063d4:	654b      	str	r3, [r1, #84]	; 0x54
 80063d6:	e001      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063d8:	7dfb      	ldrb	r3, [r7, #23]
 80063da:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d029      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 80063f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063f4:	d007      	beq.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 80063f6:	e00f      	b.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063f8:	4b58      	ldr	r3, [pc, #352]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80063fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063fc:	4a57      	ldr	r2, [pc, #348]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80063fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006402:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006404:	e00b      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	3304      	adds	r3, #4
 800640a:	2102      	movs	r1, #2
 800640c:	4618      	mov	r0, r3
 800640e:	f000 ff19 	bl	8007244 <RCCEx_PLL2_Config>
 8006412:	4603      	mov	r3, r0
 8006414:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006416:	e002      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	75fb      	strb	r3, [r7, #23]
      break;
 800641c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800641e:	7dfb      	ldrb	r3, [r7, #23]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d109      	bne.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006424:	4b4d      	ldr	r3, [pc, #308]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006426:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006428:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006430:	494a      	ldr	r1, [pc, #296]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006432:	4313      	orrs	r3, r2
 8006434:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006436:	e001      	b.n	800643c <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006438:	7dfb      	ldrb	r3, [r7, #23]
 800643a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00a      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3324      	adds	r3, #36	; 0x24
 800644c:	2102      	movs	r1, #2
 800644e:	4618      	mov	r0, r3
 8006450:	f000 ffaa 	bl	80073a8 <RCCEx_PLL3_Config>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d001      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d02f      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800646e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006472:	d00c      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006474:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006478:	d802      	bhi.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 800647a:	2b00      	cmp	r3, #0
 800647c:	d011      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 800647e:	e00d      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8006480:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006484:	d00f      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8006486:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800648a:	d00e      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xd06>
 800648c:	e006      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800648e:	4b33      	ldr	r3, [pc, #204]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006492:	4a32      	ldr	r2, [pc, #200]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006494:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006498:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800649a:	e007      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	75fb      	strb	r3, [r7, #23]
      break;
 80064a0:	e004      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80064a2:	bf00      	nop
 80064a4:	e002      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80064a6:	bf00      	nop
 80064a8:	e000      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80064aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064ac:	7dfb      	ldrb	r3, [r7, #23]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d109      	bne.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80064b2:	4b2a      	ldr	r3, [pc, #168]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80064b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064be:	4927      	ldr	r1, [pc, #156]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80064c0:	4313      	orrs	r3, r2
 80064c2:	654b      	str	r3, [r1, #84]	; 0x54
 80064c4:	e001      	b.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064c6:	7dfb      	ldrb	r3, [r7, #23]
 80064c8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d008      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80064d6:	4b21      	ldr	r3, [pc, #132]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80064d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064da:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e2:	491e      	ldr	r1, [pc, #120]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d008      	beq.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80064f4:	4b19      	ldr	r3, [pc, #100]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80064f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064f8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006500:	4916      	ldr	r1, [pc, #88]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006502:	4313      	orrs	r3, r2
 8006504:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00d      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006512:	4b12      	ldr	r3, [pc, #72]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	4a11      	ldr	r2, [pc, #68]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006518:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800651c:	6113      	str	r3, [r2, #16]
 800651e:	4b0f      	ldr	r3, [pc, #60]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006520:	691a      	ldr	r2, [r3, #16]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006528:	490c      	ldr	r1, [pc, #48]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 800652a:	4313      	orrs	r3, r2
 800652c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	da08      	bge.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0xda4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006536:	4b09      	ldr	r3, [pc, #36]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800653a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006542:	4906      	ldr	r1, [pc, #24]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8006544:	4313      	orrs	r3, r2
 8006546:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8006548:	7dbb      	ldrb	r3, [r7, #22]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0xdae>
  {
    return HAL_OK;
 800654e:	2300      	movs	r3, #0
 8006550:	e000      	b.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
  }
  return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
}
 8006554:	4618      	mov	r0, r3
 8006556:	3718      	adds	r7, #24
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	58024400 	.word	0x58024400

08006560 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b090      	sub	sp, #64	; 0x40
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800656e:	d150      	bne.n	8006612 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8006570:	4ba1      	ldr	r3, [pc, #644]	; (80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006572:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006574:	f003 0307 	and.w	r3, r3, #7
 8006578:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800657a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657c:	2b04      	cmp	r3, #4
 800657e:	d844      	bhi.n	800660a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8006580:	a201      	add	r2, pc, #4	; (adr r2, 8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8006582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006586:	bf00      	nop
 8006588:	0800659d 	.word	0x0800659d
 800658c:	080065ad 	.word	0x080065ad
 8006590:	080065bd 	.word	0x080065bd
 8006594:	08006605 	.word	0x08006605
 8006598:	080065cd 	.word	0x080065cd
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800659c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 fd03 	bl	8006fac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80065a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065aa:	e241      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065ac:	f107 0318 	add.w	r3, r7, #24
 80065b0:	4618      	mov	r0, r3
 80065b2:	f000 fa63 	bl	8006a7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065ba:	e239      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065bc:	f107 030c 	add.w	r3, r7, #12
 80065c0:	4618      	mov	r0, r3
 80065c2:	f000 fba7 	bl	8006d14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065ca:	e231      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80065cc:	4b8a      	ldr	r3, [pc, #552]	; (80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80065ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80065d4:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80065d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d102      	bne.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80065dc:	4b87      	ldr	r3, [pc, #540]	; (80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80065de:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80065e0:	e226      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80065e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80065e8:	d102      	bne.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 80065ea:	4b85      	ldr	r3, [pc, #532]	; (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80065ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065ee:	e21f      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80065f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065f6:	d102      	bne.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 80065f8:	4b82      	ldr	r3, [pc, #520]	; (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80065fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065fc:	e218      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80065fe:	2300      	movs	r3, #0
 8006600:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006602:	e215      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006604:	4b80      	ldr	r3, [pc, #512]	; (8006808 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8006606:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006608:	e212      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 800660a:	2300      	movs	r3, #0
 800660c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800660e:	bf00      	nop
 8006610:	e20e      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006618:	d14f      	bne.n	80066ba <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800661a:	4b77      	ldr	r3, [pc, #476]	; (80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800661c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800661e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8006622:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006626:	2b80      	cmp	r3, #128	; 0x80
 8006628:	d01c      	beq.n	8006664 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800662a:	2b80      	cmp	r3, #128	; 0x80
 800662c:	d804      	bhi.n	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800662e:	2b00      	cmp	r3, #0
 8006630:	d008      	beq.n	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8006632:	2b40      	cmp	r3, #64	; 0x40
 8006634:	d00e      	beq.n	8006654 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8006636:	e03c      	b.n	80066b2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 8006638:	2bc0      	cmp	r3, #192	; 0xc0
 800663a:	d037      	beq.n	80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800663c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006640:	d018      	beq.n	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 8006642:	e036      	b.n	80066b2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      {
      case 0: /* PLL1 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006648:	4618      	mov	r0, r3
 800664a:	f000 fcaf 	bl	8006fac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800664e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006650:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006652:	e1ed      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006654:	f107 0318 	add.w	r3, r7, #24
 8006658:	4618      	mov	r0, r3
 800665a:	f000 fa0f 	bl	8006a7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006662:	e1e5      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006664:	f107 030c 	add.w	r3, r7, #12
 8006668:	4618      	mov	r0, r3
 800666a:	f000 fb53 	bl	8006d14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006672:	e1dd      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006674:	4b60      	ldr	r3, [pc, #384]	; (80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006678:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800667c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800667e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006680:	2b00      	cmp	r3, #0
 8006682:	d102      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8006684:	4b5d      	ldr	r3, [pc, #372]	; (80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006686:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8006688:	e1d2      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800668a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800668c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006690:	d102      	bne.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
            frequency = CSI_VALUE;
 8006692:	4b5b      	ldr	r3, [pc, #364]	; (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006694:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006696:	e1cb      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8006698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800669a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800669e:	d102      	bne.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
            frequency = HSE_VALUE;
 80066a0:	4b58      	ldr	r3, [pc, #352]	; (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80066a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066a4:	e1c4      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80066a6:	2300      	movs	r3, #0
 80066a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066aa:	e1c1      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80066ac:	4b56      	ldr	r3, [pc, #344]	; (8006808 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80066ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066b0:	e1be      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 80066b2:	2300      	movs	r3, #0
 80066b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066b6:	bf00      	nop
 80066b8:	e1ba      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066c0:	d153      	bne.n	800676a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80066c2:	4b4d      	ldr	r3, [pc, #308]	; (80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80066c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80066ca:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066d2:	d01f      	beq.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 80066d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066d8:	d805      	bhi.n	80066e6 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 80066de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80066e2:	d00f      	beq.n	8006704 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80066e4:	e03d      	b.n	8006762 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 80066e6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80066ea:	d037      	beq.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 80066ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80066f0:	d018      	beq.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 80066f2:	e036      	b.n	8006762 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
      {
      case 0: /* PLL1 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80066f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066f8:	4618      	mov	r0, r3
 80066fa:	f000 fc57 	bl	8006fac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80066fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006700:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006702:	e195      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006704:	f107 0318 	add.w	r3, r7, #24
 8006708:	4618      	mov	r0, r3
 800670a:	f000 f9b7 	bl	8006a7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006712:	e18d      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006714:	f107 030c 	add.w	r3, r7, #12
 8006718:	4618      	mov	r0, r3
 800671a:	f000 fafb 	bl	8006d14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006722:	e185      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006724:	4b34      	ldr	r3, [pc, #208]	; (80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006728:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800672c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800672e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006730:	2b00      	cmp	r3, #0
 8006732:	d102      	bne.n	800673a <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8006734:	4b31      	ldr	r3, [pc, #196]	; (80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006736:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8006738:	e17a      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800673a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800673c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006740:	d102      	bne.n	8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = CSI_VALUE;
 8006742:	4b2f      	ldr	r3, [pc, #188]	; (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006744:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006746:	e173      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8006748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800674a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800674e:	d102      	bne.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
            frequency = HSE_VALUE;
 8006750:	4b2c      	ldr	r3, [pc, #176]	; (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006752:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006754:	e16c      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8006756:	2300      	movs	r3, #0
 8006758:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800675a:	e169      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800675c:	4b2a      	ldr	r3, [pc, #168]	; (8006808 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800675e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006760:	e166      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8006762:	2300      	movs	r3, #0
 8006764:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006766:	bf00      	nop
 8006768:	e162      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006770:	d15d      	bne.n	800682e <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8006772:	4b21      	ldr	r3, [pc, #132]	; (80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006776:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800677a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800677c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800677e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006782:	d01f      	beq.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8006784:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006788:	d805      	bhi.n	8006796 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00a      	beq.n	80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800678e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006792:	d00f      	beq.n	80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8006794:	e047      	b.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 8006796:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800679a:	d041      	beq.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 800679c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80067a0:	d018      	beq.n	80067d4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80067a2:	e040      	b.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
      {
      case 0: /* PLL1 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067a8:	4618      	mov	r0, r3
 80067aa:	f000 fbff 	bl	8006fac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80067ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067b2:	e13d      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067b4:	f107 0318 	add.w	r3, r7, #24
 80067b8:	4618      	mov	r0, r3
 80067ba:	f000 f95f 	bl	8006a7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067c2:	e135      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067c4:	f107 030c 	add.w	r3, r7, #12
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 faa3 	bl	8006d14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067d2:	e12d      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80067d4:	4b08      	ldr	r3, [pc, #32]	; (80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80067d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80067dc:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80067de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d102      	bne.n	80067ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80067e4:	4b05      	ldr	r3, [pc, #20]	; (80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80067e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80067e8:	e122      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80067ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067f0:	d10c      	bne.n	800680c <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
            frequency = CSI_VALUE;
 80067f2:	4b03      	ldr	r3, [pc, #12]	; (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80067f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067f6:	e11b      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80067f8:	58024400 	.word	0x58024400
 80067fc:	03d09000 	.word	0x03d09000
 8006800:	003d0900 	.word	0x003d0900
 8006804:	017d7840 	.word	0x017d7840
 8006808:	00bb8000 	.word	0x00bb8000
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800680c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800680e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006812:	d102      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HSE_VALUE;
 8006814:	4b89      	ldr	r3, [pc, #548]	; (8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8006816:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006818:	e10a      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 800681a:	2300      	movs	r3, #0
 800681c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800681e:	e107      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006820:	4b87      	ldr	r3, [pc, #540]	; (8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 8006822:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006824:	e104      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8006826:	2300      	movs	r3, #0
 8006828:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800682a:	bf00      	nop
 800682c:	e100      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006834:	d153      	bne.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8006836:	4b83      	ldr	r3, [pc, #524]	; (8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8006838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800683a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800683e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006842:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006846:	d01f      	beq.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8006848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800684c:	d805      	bhi.n	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00a      	beq.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8006852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006856:	d00f      	beq.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8006858:	e03d      	b.n	80068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800685a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800685e:	d037      	beq.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8006860:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006864:	d018      	beq.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8006866:	e036      	b.n	80068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006868:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800686c:	4618      	mov	r0, r3
 800686e:	f000 fb9d 	bl	8006fac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006874:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006876:	e0db      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006878:	f107 0318 	add.w	r3, r7, #24
 800687c:	4618      	mov	r0, r3
 800687e:	f000 f8fd 	bl	8006a7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006886:	e0d3      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006888:	f107 030c 	add.w	r3, r7, #12
 800688c:	4618      	mov	r0, r3
 800688e:	f000 fa41 	bl	8006d14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006896:	e0cb      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006898:	4b6a      	ldr	r3, [pc, #424]	; (8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 800689a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800689c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80068a0:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80068a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d102      	bne.n	80068ae <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80068a8:	4b67      	ldr	r3, [pc, #412]	; (8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80068aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80068ac:	e0c0      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80068ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80068b4:	d102      	bne.n	80068bc <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            frequency = CSI_VALUE;
 80068b6:	4b65      	ldr	r3, [pc, #404]	; (8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80068b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068ba:	e0b9      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80068bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068c2:	d102      	bne.n	80068ca <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
            frequency = HSE_VALUE;
 80068c4:	4b5d      	ldr	r3, [pc, #372]	; (8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 80068c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068c8:	e0b2      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80068ca:	2300      	movs	r3, #0
 80068cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068ce:	e0af      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80068d0:	4b5b      	ldr	r3, [pc, #364]	; (8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 80068d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068d4:	e0ac      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 80068d6:	2300      	movs	r3, #0
 80068d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068da:	bf00      	nop
 80068dc:	e0a8      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80068e4:	d13d      	bne.n	8006962 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80068e6:	4b57      	ldr	r3, [pc, #348]	; (8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80068e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80068ee:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80068f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068f6:	d00c      	beq.n	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80068f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068fc:	d011      	beq.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d12b      	bne.n	800695a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006902:	f107 0318 	add.w	r3, r7, #24
 8006906:	4618      	mov	r0, r3
 8006908:	f000 f8b8 	bl	8006a7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800690c:	69bb      	ldr	r3, [r7, #24]
 800690e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006910:	e08e      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006912:	f107 030c 	add.w	r3, r7, #12
 8006916:	4618      	mov	r0, r3
 8006918:	f000 f9fc 	bl	8006d14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006920:	e086      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006922:	4b48      	ldr	r3, [pc, #288]	; (8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8006924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006926:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800692a:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800692c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800692e:	2b00      	cmp	r3, #0
 8006930:	d102      	bne.n	8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8006932:	4b45      	ldr	r3, [pc, #276]	; (8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006934:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8006936:	e07b      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8006938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800693a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800693e:	d102      	bne.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = CSI_VALUE;
 8006940:	4b42      	ldr	r3, [pc, #264]	; (8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8006942:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006944:	e074      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8006946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006948:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800694c:	d102      	bne.n	8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
            frequency = HSE_VALUE;
 800694e:	4b3b      	ldr	r3, [pc, #236]	; (8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8006950:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006952:	e06d      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8006954:	2300      	movs	r3, #0
 8006956:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006958:	e06a      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 800695a:	2300      	movs	r3, #0
 800695c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800695e:	bf00      	nop
 8006960:	e066      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006968:	d11f      	bne.n	80069aa <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800696a:	4b36      	ldr	r3, [pc, #216]	; (8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 800696c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800696e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006972:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800697a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800697e:	d008      	beq.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 8006980:	e00f      	b.n	80069a2 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006986:	4618      	mov	r0, r3
 8006988:	f000 fb10 	bl	8006fac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800698c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800698e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006990:	e04e      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006992:	f107 0318 	add.w	r3, r7, #24
 8006996:	4618      	mov	r0, r3
 8006998:	f000 f870 	bl	8006a7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069a0:	e046      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 80069a2:	2300      	movs	r3, #0
 80069a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069a6:	bf00      	nop
 80069a8:	e042      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069b0:	d13c      	bne.n	8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80069b2:	4b24      	ldr	r3, [pc, #144]	; (8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80069b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069b6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80069ba:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80069bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069c2:	d01e      	beq.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
 80069c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069c8:	d805      	bhi.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00d      	beq.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80069ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80069d2:	d00e      	beq.n	80069f2 <HAL_RCCEx_GetPeriphCLKFreq+0x492>
 80069d4:	e026      	b.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 80069d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069da:	d01d      	beq.n	8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 80069dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80069e0:	d01d      	beq.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 80069e2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80069e6:	d014      	beq.n	8006a12 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 80069e8:	e01c      	b.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80069ea:	f000 f831 	bl	8006a50 <HAL_RCCEx_GetD3PCLK1Freq>
 80069ee:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80069f0:	e01e      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069f2:	f107 0318 	add.w	r3, r7, #24
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 f840 	bl	8006a7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a00:	e016      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a02:	f107 030c 	add.w	r3, r7, #12
 8006a06:	4618      	mov	r0, r3
 8006a08:	f000 f984 	bl	8006d14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a10:	e00e      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
          frequency = HSI_VALUE;
 8006a12:	4b0d      	ldr	r3, [pc, #52]	; (8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006a14:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a16:	e00b      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
          frequency = CSI_VALUE;
 8006a18:	4b0c      	ldr	r3, [pc, #48]	; (8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8006a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a1c:	e008      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
          frequency = HSE_VALUE;
 8006a1e:	4b07      	ldr	r3, [pc, #28]	; (8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8006a20:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a22:	e005      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8006a24:	2300      	movs	r3, #0
 8006a26:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a28:	bf00      	nop
 8006a2a:	e001      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else
    {
      frequency = 0;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8006a30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3740      	adds	r7, #64	; 0x40
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	017d7840 	.word	0x017d7840
 8006a40:	00bb8000 	.word	0x00bb8000
 8006a44:	58024400 	.word	0x58024400
 8006a48:	03d09000 	.word	0x03d09000
 8006a4c:	003d0900 	.word	0x003d0900

08006a50 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006a54:	f7fe fe76 	bl	8005744 <HAL_RCC_GetHCLKFreq>
 8006a58:	4601      	mov	r1, r0
 8006a5a:	4b06      	ldr	r3, [pc, #24]	; (8006a74 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	091b      	lsrs	r3, r3, #4
 8006a60:	f003 0307 	and.w	r3, r3, #7
 8006a64:	4a04      	ldr	r2, [pc, #16]	; (8006a78 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006a66:	5cd3      	ldrb	r3, [r2, r3]
 8006a68:	f003 031f 	and.w	r3, r3, #31
 8006a6c:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	58024400 	.word	0x58024400
 8006a78:	08010cdc 	.word	0x08010cdc

08006a7c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b089      	sub	sp, #36	; 0x24
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a84:	4b9d      	ldr	r3, [pc, #628]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a88:	f003 0303 	and.w	r3, r3, #3
 8006a8c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8006a8e:	4b9b      	ldr	r3, [pc, #620]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a92:	0b1b      	lsrs	r3, r3, #12
 8006a94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a98:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006a9a:	4b98      	ldr	r3, [pc, #608]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a9e:	091b      	lsrs	r3, r3, #4
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8006aa6:	4b95      	ldr	r3, [pc, #596]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aaa:	08db      	lsrs	r3, r3, #3
 8006aac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ab0:	693a      	ldr	r2, [r7, #16]
 8006ab2:	fb02 f303 	mul.w	r3, r2, r3
 8006ab6:	ee07 3a90 	vmov	s15, r3
 8006aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006abe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 810a 	beq.w	8006cde <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d05a      	beq.n	8006b86 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d302      	bcc.n	8006ada <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8006ad4:	2b02      	cmp	r3, #2
 8006ad6:	d078      	beq.n	8006bca <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8006ad8:	e099      	b.n	8006c0e <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ada:	4b88      	ldr	r3, [pc, #544]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0320 	and.w	r3, r3, #32
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d02d      	beq.n	8006b42 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ae6:	4b85      	ldr	r3, [pc, #532]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	08db      	lsrs	r3, r3, #3
 8006aec:	f003 0303 	and.w	r3, r3, #3
 8006af0:	4a83      	ldr	r2, [pc, #524]	; (8006d00 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8006af2:	fa22 f303 	lsr.w	r3, r2, r3
 8006af6:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	ee07 3a90 	vmov	s15, r3
 8006afe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	ee07 3a90 	vmov	s15, r3
 8006b08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b10:	4b7a      	ldr	r3, [pc, #488]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b18:	ee07 3a90 	vmov	s15, r3
 8006b1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b20:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b24:	eddf 5a77 	vldr	s11, [pc, #476]	; 8006d04 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006b28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b3c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006b40:	e087      	b.n	8006c52 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	ee07 3a90 	vmov	s15, r3
 8006b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b4c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8006d08 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8006b50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b54:	4b69      	ldr	r3, [pc, #420]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b5c:	ee07 3a90 	vmov	s15, r3
 8006b60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b64:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b68:	eddf 5a66 	vldr	s11, [pc, #408]	; 8006d04 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006b6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b80:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006b84:	e065      	b.n	8006c52 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	ee07 3a90 	vmov	s15, r3
 8006b8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b90:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8006d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8006b94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b98:	4b58      	ldr	r3, [pc, #352]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ba0:	ee07 3a90 	vmov	s15, r3
 8006ba4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ba8:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bac:	eddf 5a55 	vldr	s11, [pc, #340]	; 8006d04 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006bb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006bbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bc4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006bc8:	e043      	b.n	8006c52 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	ee07 3a90 	vmov	s15, r3
 8006bd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bd4:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8006d10 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8006bd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bdc:	4b47      	ldr	r3, [pc, #284]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006be4:	ee07 3a90 	vmov	s15, r3
 8006be8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bec:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bf0:	eddf 5a44 	vldr	s11, [pc, #272]	; 8006d04 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006bf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bfc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c08:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006c0c:	e021      	b.n	8006c52 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	ee07 3a90 	vmov	s15, r3
 8006c14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c18:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8006d0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8006c1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c20:	4b36      	ldr	r3, [pc, #216]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c28:	ee07 3a90 	vmov	s15, r3
 8006c2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c30:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c34:	eddf 5a33 	vldr	s11, [pc, #204]	; 8006d04 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006c38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c40:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c4c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006c50:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8006c52:	4b2a      	ldr	r3, [pc, #168]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c56:	0a5b      	lsrs	r3, r3, #9
 8006c58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c5c:	ee07 3a90 	vmov	s15, r3
 8006c60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c64:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c68:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c78:	ee17 2a90 	vmov	r2, s15
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8006c80:	4b1e      	ldr	r3, [pc, #120]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c84:	0c1b      	lsrs	r3, r3, #16
 8006c86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c8a:	ee07 3a90 	vmov	s15, r3
 8006c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c92:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ca6:	ee17 2a90 	vmov	r2, s15
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006cae:	4b13      	ldr	r3, [pc, #76]	; (8006cfc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb2:	0e1b      	lsrs	r3, r3, #24
 8006cb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cb8:	ee07 3a90 	vmov	s15, r3
 8006cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006cc4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cd4:	ee17 2a90 	vmov	r2, s15
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006cdc:	e008      	b.n	8006cf0 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	609a      	str	r2, [r3, #8]
}
 8006cf0:	bf00      	nop
 8006cf2:	3724      	adds	r7, #36	; 0x24
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr
 8006cfc:	58024400 	.word	0x58024400
 8006d00:	03d09000 	.word	0x03d09000
 8006d04:	46000000 	.word	0x46000000
 8006d08:	4c742400 	.word	0x4c742400
 8006d0c:	4a742400 	.word	0x4a742400
 8006d10:	4bbebc20 	.word	0x4bbebc20

08006d14 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b089      	sub	sp, #36	; 0x24
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d1c:	4b9d      	ldr	r3, [pc, #628]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d20:	f003 0303 	and.w	r3, r3, #3
 8006d24:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006d26:	4b9b      	ldr	r3, [pc, #620]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2a:	0d1b      	lsrs	r3, r3, #20
 8006d2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d30:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006d32:	4b98      	ldr	r3, [pc, #608]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d36:	0a1b      	lsrs	r3, r3, #8
 8006d38:	f003 0301 	and.w	r3, r3, #1
 8006d3c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8006d3e:	4b95      	ldr	r3, [pc, #596]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d42:	08db      	lsrs	r3, r3, #3
 8006d44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	fb02 f303 	mul.w	r3, r2, r3
 8006d4e:	ee07 3a90 	vmov	s15, r3
 8006d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d56:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f000 810a 	beq.w	8006f76 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d05a      	beq.n	8006e1e <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d302      	bcc.n	8006d72 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8006d6c:	2b02      	cmp	r3, #2
 8006d6e:	d078      	beq.n	8006e62 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8006d70:	e099      	b.n	8006ea6 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d72:	4b88      	ldr	r3, [pc, #544]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0320 	and.w	r3, r3, #32
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d02d      	beq.n	8006dda <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006d7e:	4b85      	ldr	r3, [pc, #532]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	08db      	lsrs	r3, r3, #3
 8006d84:	f003 0303 	and.w	r3, r3, #3
 8006d88:	4a83      	ldr	r2, [pc, #524]	; (8006f98 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8006d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d8e:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	ee07 3a90 	vmov	s15, r3
 8006d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	ee07 3a90 	vmov	s15, r3
 8006da0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006da4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006da8:	4b7a      	ldr	r3, [pc, #488]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006db0:	ee07 3a90 	vmov	s15, r3
 8006db4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006db8:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dbc:	eddf 5a77 	vldr	s11, [pc, #476]	; 8006f9c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006dc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006dcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dd4:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006dd8:	e087      	b.n	8006eea <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	ee07 3a90 	vmov	s15, r3
 8006de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006de4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8006fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8006de8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dec:	4b69      	ldr	r3, [pc, #420]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006df4:	ee07 3a90 	vmov	s15, r3
 8006df8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dfc:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e00:	eddf 5a66 	vldr	s11, [pc, #408]	; 8006f9c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006e04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e0c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e18:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e1c:	e065      	b.n	8006eea <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	ee07 3a90 	vmov	s15, r3
 8006e24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e28:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8006fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8006e2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e30:	4b58      	ldr	r3, [pc, #352]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e38:	ee07 3a90 	vmov	s15, r3
 8006e3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e40:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e44:	eddf 5a55 	vldr	s11, [pc, #340]	; 8006f9c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006e48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e50:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e5c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e60:	e043      	b.n	8006eea <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	ee07 3a90 	vmov	s15, r3
 8006e68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e6c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8006fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8006e70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e74:	4b47      	ldr	r3, [pc, #284]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e7c:	ee07 3a90 	vmov	s15, r3
 8006e80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e84:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e88:	eddf 5a44 	vldr	s11, [pc, #272]	; 8006f9c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006e8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e94:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ea0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006ea4:	e021      	b.n	8006eea <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	ee07 3a90 	vmov	s15, r3
 8006eac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eb0:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8006fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8006eb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eb8:	4b36      	ldr	r3, [pc, #216]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ec0:	ee07 3a90 	vmov	s15, r3
 8006ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ec8:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ecc:	eddf 5a33 	vldr	s11, [pc, #204]	; 8006f9c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006ed0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ed4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ed8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006edc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ee4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006ee8:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006eea:	4b2a      	ldr	r3, [pc, #168]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eee:	0a5b      	lsrs	r3, r3, #9
 8006ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ef4:	ee07 3a90 	vmov	s15, r3
 8006ef8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006efc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006f00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f04:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f10:	ee17 2a90 	vmov	r2, s15
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8006f18:	4b1e      	ldr	r3, [pc, #120]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f1c:	0c1b      	lsrs	r3, r3, #16
 8006f1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f22:	ee07 3a90 	vmov	s15, r3
 8006f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006f2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f32:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f3e:	ee17 2a90 	vmov	r2, s15
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8006f46:	4b13      	ldr	r3, [pc, #76]	; (8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4a:	0e1b      	lsrs	r3, r3, #24
 8006f4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f50:	ee07 3a90 	vmov	s15, r3
 8006f54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006f5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f60:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f6c:	ee17 2a90 	vmov	r2, s15
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006f74:	e008      	b.n	8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	609a      	str	r2, [r3, #8]
}
 8006f88:	bf00      	nop
 8006f8a:	3724      	adds	r7, #36	; 0x24
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	58024400 	.word	0x58024400
 8006f98:	03d09000 	.word	0x03d09000
 8006f9c:	46000000 	.word	0x46000000
 8006fa0:	4c742400 	.word	0x4c742400
 8006fa4:	4a742400 	.word	0x4a742400
 8006fa8:	4bbebc20 	.word	0x4bbebc20

08006fac <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b089      	sub	sp, #36	; 0x24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006fb4:	4b9d      	ldr	r3, [pc, #628]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb8:	f003 0303 	and.w	r3, r3, #3
 8006fbc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8006fbe:	4b9b      	ldr	r3, [pc, #620]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc2:	091b      	lsrs	r3, r3, #4
 8006fc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fc8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006fca:	4b98      	ldr	r3, [pc, #608]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006fd4:	4b95      	ldr	r3, [pc, #596]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fd8:	08db      	lsrs	r3, r3, #3
 8006fda:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006fde:	693a      	ldr	r2, [r7, #16]
 8006fe0:	fb02 f303 	mul.w	r3, r2, r3
 8006fe4:	ee07 3a90 	vmov	s15, r3
 8006fe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fec:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	f000 810a 	beq.w	800720c <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d05a      	beq.n	80070b4 <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d302      	bcc.n	8007008 <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 8007002:	2b02      	cmp	r3, #2
 8007004:	d078      	beq.n	80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8007006:	e099      	b.n	800713c <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007008:	4b88      	ldr	r3, [pc, #544]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0320 	and.w	r3, r3, #32
 8007010:	2b00      	cmp	r3, #0
 8007012:	d02d      	beq.n	8007070 <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007014:	4b85      	ldr	r3, [pc, #532]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	08db      	lsrs	r3, r3, #3
 800701a:	f003 0303 	and.w	r3, r3, #3
 800701e:	4a84      	ldr	r2, [pc, #528]	; (8007230 <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 8007020:	fa22 f303 	lsr.w	r3, r2, r3
 8007024:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	ee07 3a90 	vmov	s15, r3
 800702c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	ee07 3a90 	vmov	s15, r3
 8007036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800703a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800703e:	4b7b      	ldr	r3, [pc, #492]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007046:	ee07 3a90 	vmov	s15, r3
 800704a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800704e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007052:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8007056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800705a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800705e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800706a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800706e:	e087      	b.n	8007180 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	ee07 3a90 	vmov	s15, r3
 8007076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800707a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007238 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 800707e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007082:	4b6a      	ldr	r3, [pc, #424]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800708a:	ee07 3a90 	vmov	s15, r3
 800708e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007092:	ed97 6a03 	vldr	s12, [r7, #12]
 8007096:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800709a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800709e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80070b2:	e065      	b.n	8007180 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	ee07 3a90 	vmov	s15, r3
 80070ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070be:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800723c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 80070c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070c6:	4b59      	ldr	r3, [pc, #356]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80070c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ce:	ee07 3a90 	vmov	s15, r3
 80070d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80070da:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80070de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070f2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80070f6:	e043      	b.n	8007180 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	ee07 3a90 	vmov	s15, r3
 80070fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007102:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007240 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800710a:	4b48      	ldr	r3, [pc, #288]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800710c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800710e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007112:	ee07 3a90 	vmov	s15, r3
 8007116:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800711a:	ed97 6a03 	vldr	s12, [r7, #12]
 800711e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8007122:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007126:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800712a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800712e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007136:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800713a:	e021      	b.n	8007180 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	ee07 3a90 	vmov	s15, r3
 8007142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007146:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800723c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 800714a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800714e:	4b37      	ldr	r3, [pc, #220]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007156:	ee07 3a90 	vmov	s15, r3
 800715a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800715e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007162:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8007166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800716a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800716e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800717a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800717e:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8007180:	4b2a      	ldr	r3, [pc, #168]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007184:	0a5b      	lsrs	r3, r3, #9
 8007186:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800718a:	ee07 3a90 	vmov	s15, r3
 800718e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007192:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007196:	ee37 7a87 	vadd.f32	s14, s15, s14
 800719a:	edd7 6a07 	vldr	s13, [r7, #28]
 800719e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071a6:	ee17 2a90 	vmov	r2, s15
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80071ae:	4b1f      	ldr	r3, [pc, #124]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80071b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b2:	0c1b      	lsrs	r3, r3, #16
 80071b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071b8:	ee07 3a90 	vmov	s15, r3
 80071bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80071c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80071cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071d4:	ee17 2a90 	vmov	r2, s15
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80071dc:	4b13      	ldr	r3, [pc, #76]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80071de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e0:	0e1b      	lsrs	r3, r3, #24
 80071e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071e6:	ee07 3a90 	vmov	s15, r3
 80071ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80071f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80071fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007202:	ee17 2a90 	vmov	r2, s15
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800720a:	e008      	b.n	800721e <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	609a      	str	r2, [r3, #8]
}
 800721e:	bf00      	nop
 8007220:	3724      	adds	r7, #36	; 0x24
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	58024400 	.word	0x58024400
 8007230:	03d09000 	.word	0x03d09000
 8007234:	46000000 	.word	0x46000000
 8007238:	4c742400 	.word	0x4c742400
 800723c:	4a742400 	.word	0x4a742400
 8007240:	4bbebc20 	.word	0x4bbebc20

08007244 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800724e:	2300      	movs	r3, #0
 8007250:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007252:	4b53      	ldr	r3, [pc, #332]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007256:	f003 0303 	and.w	r3, r3, #3
 800725a:	2b03      	cmp	r3, #3
 800725c:	d101      	bne.n	8007262 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e099      	b.n	8007396 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007262:	4b4f      	ldr	r3, [pc, #316]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a4e      	ldr	r2, [pc, #312]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007268:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800726c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800726e:	f7f9 f8b9 	bl	80003e4 <HAL_GetTick>
 8007272:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007274:	e008      	b.n	8007288 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007276:	f7f9 f8b5 	bl	80003e4 <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b02      	cmp	r3, #2
 8007282:	d901      	bls.n	8007288 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e086      	b.n	8007396 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007288:	4b45      	ldr	r3, [pc, #276]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007290:	2b00      	cmp	r3, #0
 8007292:	d1f0      	bne.n	8007276 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007294:	4b42      	ldr	r3, [pc, #264]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007298:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	031b      	lsls	r3, r3, #12
 80072a2:	493f      	ldr	r1, [pc, #252]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072a4:	4313      	orrs	r3, r2
 80072a6:	628b      	str	r3, [r1, #40]	; 0x28
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	3b01      	subs	r3, #1
 80072ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	3b01      	subs	r3, #1
 80072b8:	025b      	lsls	r3, r3, #9
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	431a      	orrs	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	3b01      	subs	r3, #1
 80072c4:	041b      	lsls	r3, r3, #16
 80072c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80072ca:	431a      	orrs	r2, r3
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	3b01      	subs	r3, #1
 80072d2:	061b      	lsls	r3, r3, #24
 80072d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80072d8:	4931      	ldr	r1, [pc, #196]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80072de:	4b30      	ldr	r3, [pc, #192]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	492d      	ldr	r1, [pc, #180]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072ec:	4313      	orrs	r3, r2
 80072ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80072f0:	4b2b      	ldr	r3, [pc, #172]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f4:	f023 0220 	bic.w	r2, r3, #32
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	699b      	ldr	r3, [r3, #24]
 80072fc:	4928      	ldr	r1, [pc, #160]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072fe:	4313      	orrs	r3, r2
 8007300:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007302:	4b27      	ldr	r3, [pc, #156]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007306:	4a26      	ldr	r2, [pc, #152]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007308:	f023 0310 	bic.w	r3, r3, #16
 800730c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800730e:	4b24      	ldr	r3, [pc, #144]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007310:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007312:	4b24      	ldr	r3, [pc, #144]	; (80073a4 <RCCEx_PLL2_Config+0x160>)
 8007314:	4013      	ands	r3, r2
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	69d2      	ldr	r2, [r2, #28]
 800731a:	00d2      	lsls	r2, r2, #3
 800731c:	4920      	ldr	r1, [pc, #128]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800731e:	4313      	orrs	r3, r2
 8007320:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007322:	4b1f      	ldr	r3, [pc, #124]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007326:	4a1e      	ldr	r2, [pc, #120]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007328:	f043 0310 	orr.w	r3, r3, #16
 800732c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d106      	bne.n	8007342 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007334:	4b1a      	ldr	r3, [pc, #104]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007338:	4a19      	ldr	r2, [pc, #100]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800733a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800733e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007340:	e00f      	b.n	8007362 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b01      	cmp	r3, #1
 8007346:	d106      	bne.n	8007356 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007348:	4b15      	ldr	r3, [pc, #84]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800734a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800734c:	4a14      	ldr	r2, [pc, #80]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800734e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007352:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007354:	e005      	b.n	8007362 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007356:	4b12      	ldr	r3, [pc, #72]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800735a:	4a11      	ldr	r2, [pc, #68]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800735c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007360:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007362:	4b0f      	ldr	r3, [pc, #60]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a0e      	ldr	r2, [pc, #56]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007368:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800736c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800736e:	f7f9 f839 	bl	80003e4 <HAL_GetTick>
 8007372:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007374:	e008      	b.n	8007388 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007376:	f7f9 f835 	bl	80003e4 <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	2b02      	cmp	r3, #2
 8007382:	d901      	bls.n	8007388 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e006      	b.n	8007396 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007388:	4b05      	ldr	r3, [pc, #20]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d0f0      	beq.n	8007376 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007394:	7bfb      	ldrb	r3, [r7, #15]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	58024400 	.word	0x58024400
 80073a4:	ffff0007 	.word	0xffff0007

080073a8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b084      	sub	sp, #16
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073b2:	2300      	movs	r3, #0
 80073b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80073b6:	4b53      	ldr	r3, [pc, #332]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ba:	f003 0303 	and.w	r3, r3, #3
 80073be:	2b03      	cmp	r3, #3
 80073c0:	d101      	bne.n	80073c6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	e099      	b.n	80074fa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80073c6:	4b4f      	ldr	r3, [pc, #316]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a4e      	ldr	r2, [pc, #312]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073d2:	f7f9 f807 	bl	80003e4 <HAL_GetTick>
 80073d6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80073d8:	e008      	b.n	80073ec <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80073da:	f7f9 f803 	bl	80003e4 <HAL_GetTick>
 80073de:	4602      	mov	r2, r0
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	1ad3      	subs	r3, r2, r3
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d901      	bls.n	80073ec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80073e8:	2303      	movs	r3, #3
 80073ea:	e086      	b.n	80074fa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80073ec:	4b45      	ldr	r3, [pc, #276]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1f0      	bne.n	80073da <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80073f8:	4b42      	ldr	r3, [pc, #264]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073fc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	051b      	lsls	r3, r3, #20
 8007406:	493f      	ldr	r1, [pc, #252]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007408:	4313      	orrs	r3, r2
 800740a:	628b      	str	r3, [r1, #40]	; 0x28
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	3b01      	subs	r3, #1
 8007412:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	3b01      	subs	r3, #1
 800741c:	025b      	lsls	r3, r3, #9
 800741e:	b29b      	uxth	r3, r3
 8007420:	431a      	orrs	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	3b01      	subs	r3, #1
 8007428:	041b      	lsls	r3, r3, #16
 800742a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800742e:	431a      	orrs	r2, r3
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	691b      	ldr	r3, [r3, #16]
 8007434:	3b01      	subs	r3, #1
 8007436:	061b      	lsls	r3, r3, #24
 8007438:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800743c:	4931      	ldr	r1, [pc, #196]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800743e:	4313      	orrs	r3, r2
 8007440:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007442:	4b30      	ldr	r3, [pc, #192]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007446:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	492d      	ldr	r1, [pc, #180]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007450:	4313      	orrs	r3, r2
 8007452:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007454:	4b2b      	ldr	r3, [pc, #172]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007458:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	699b      	ldr	r3, [r3, #24]
 8007460:	4928      	ldr	r1, [pc, #160]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007462:	4313      	orrs	r3, r2
 8007464:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007466:	4b27      	ldr	r3, [pc, #156]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800746a:	4a26      	ldr	r2, [pc, #152]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800746c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007470:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007472:	4b24      	ldr	r3, [pc, #144]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007474:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007476:	4b24      	ldr	r3, [pc, #144]	; (8007508 <RCCEx_PLL3_Config+0x160>)
 8007478:	4013      	ands	r3, r2
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	69d2      	ldr	r2, [r2, #28]
 800747e:	00d2      	lsls	r2, r2, #3
 8007480:	4920      	ldr	r1, [pc, #128]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007482:	4313      	orrs	r3, r2
 8007484:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007486:	4b1f      	ldr	r3, [pc, #124]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800748a:	4a1e      	ldr	r2, [pc, #120]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800748c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007490:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d106      	bne.n	80074a6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007498:	4b1a      	ldr	r3, [pc, #104]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800749a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800749c:	4a19      	ldr	r2, [pc, #100]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800749e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80074a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80074a4:	e00f      	b.n	80074c6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d106      	bne.n	80074ba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80074ac:	4b15      	ldr	r3, [pc, #84]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b0:	4a14      	ldr	r2, [pc, #80]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074b2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80074b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80074b8:	e005      	b.n	80074c6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80074ba:	4b12      	ldr	r3, [pc, #72]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074be:	4a11      	ldr	r2, [pc, #68]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80074c4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80074c6:	4b0f      	ldr	r3, [pc, #60]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a0e      	ldr	r2, [pc, #56]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074d2:	f7f8 ff87 	bl	80003e4 <HAL_GetTick>
 80074d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80074d8:	e008      	b.n	80074ec <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80074da:	f7f8 ff83 	bl	80003e4 <HAL_GetTick>
 80074de:	4602      	mov	r2, r0
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d901      	bls.n	80074ec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e006      	b.n	80074fa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80074ec:	4b05      	ldr	r3, [pc, #20]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d0f0      	beq.n	80074da <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80074f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	58024400 	.word	0x58024400
 8007508:	ffff0007 	.word	0xffff0007

0800750c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d101      	bne.n	800751e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e04d      	b.n	80075ba <HAL_RNG_Init+0xae>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	7a5b      	ldrb	r3, [r3, #9]
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b00      	cmp	r3, #0
 8007526:	d105      	bne.n	8007534 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f006 f9da 	bl	800d8e8 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2202      	movs	r2, #2
 8007538:	725a      	strb	r2, [r3, #9]
      return HAL_ERROR;
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f023 0120 	bic.w	r1, r3, #32
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	685a      	ldr	r2, [r3, #4]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	430a      	orrs	r2, r1
 800754e:	601a      	str	r2, [r3, #0]
#endif /* end of RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f042 0204 	orr.w	r2, r2, #4
 800755e:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800756a:	2b40      	cmp	r3, #64	; 0x40
 800756c:	d104      	bne.n	8007578 <HAL_RNG_Init+0x6c>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2204      	movs	r2, #4
 8007572:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e020      	b.n	80075ba <HAL_RNG_Init+0xae>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8007578:	f7f8 ff34 	bl	80003e4 <HAL_GetTick>
 800757c:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800757e:	e00e      	b.n	800759e <HAL_RNG_Init+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8007580:	f7f8 ff30 	bl	80003e4 <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	1ad3      	subs	r3, r2, r3
 800758a:	2b02      	cmp	r3, #2
 800758c:	d907      	bls.n	800759e <HAL_RNG_Init+0x92>
    {
      hrng->State = HAL_RNG_STATE_ERROR;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2204      	movs	r2, #4
 8007592:	725a      	strb	r2, [r3, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	60da      	str	r2, [r3, #12]
      return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e00d      	b.n	80075ba <HAL_RNG_Init+0xae>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	f003 0304 	and.w	r3, r3, #4
 80075a8:	2b04      	cmp	r3, #4
 80075aa:	d0e9      	beq.n	8007580 <HAL_RNG_Init+0x74>
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}

080075c2 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b084      	sub	sp, #16
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
 80075ca:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075cc:	2300      	movs	r3, #0
 80075ce:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	7a1b      	ldrb	r3, [r3, #8]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d101      	bne.n	80075dc <HAL_RNG_GenerateRandomNumber+0x1a>
 80075d8:	2302      	movs	r3, #2
 80075da:	e03d      	b.n	8007658 <HAL_RNG_GenerateRandomNumber+0x96>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	7a5b      	ldrb	r3, [r3, #9]
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d12c      	bne.n	8007646 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2202      	movs	r2, #2
 80075f0:	725a      	strb	r2, [r3, #9]

    /* Get tick */
    tickstart = HAL_GetTick();
 80075f2:	f7f8 fef7 	bl	80003e4 <HAL_GetTick>
 80075f6:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80075f8:	e011      	b.n	800761e <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80075fa:	f7f8 fef3 	bl	80003e4 <HAL_GetTick>
 80075fe:	4602      	mov	r2, r0
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	2b02      	cmp	r3, #2
 8007606:	d90a      	bls.n	800761e <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2202      	movs	r2, #2
 8007612:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	721a      	strb	r2, [r3, #8]
        return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e01c      	b.n	8007658 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	f003 0301 	and.w	r3, r3, #1
 8007628:	2b01      	cmp	r3, #1
 800762a:	d1e6      	bne.n	80075fa <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	689a      	ldr	r2, [r3, #8]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	611a      	str	r2, [r3, #16]
    *random32bit = hrng->RandomNumber;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	691a      	ldr	r2, [r3, #16]
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	725a      	strb	r2, [r3, #9]
 8007644:	e004      	b.n	8007650 <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2204      	movs	r2, #4
 800764a:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	721a      	strb	r2, [r3, #8]

  return status;
 8007656:	7bfb      	ldrb	r3, [r7, #15]
}
 8007658:	4618      	mov	r0, r3
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b086      	sub	sp, #24
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	60b9      	str	r1, [r7, #8]
 800766a:	607a      	str	r2, [r7, #4]
 800766c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	2b04      	cmp	r3, #4
 8007672:	d81f      	bhi.n	80076b4 <HAL_SAI_InitProtocol+0x54>
 8007674:	a201      	add	r2, pc, #4	; (adr r2, 800767c <HAL_SAI_InitProtocol+0x1c>)
 8007676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800767a:	bf00      	nop
 800767c:	08007691 	.word	0x08007691
 8007680:	08007691 	.word	0x08007691
 8007684:	08007691 	.word	0x08007691
 8007688:	080076a3 	.word	0x080076a3
 800768c:	080076a3 	.word	0x080076a3
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	68b9      	ldr	r1, [r7, #8]
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	f000 fc1c 	bl	8007ed4 <SAI_InitI2S>
 800769c:	4603      	mov	r3, r0
 800769e:	75fb      	strb	r3, [r7, #23]
      break;
 80076a0:	e00b      	b.n	80076ba <HAL_SAI_InitProtocol+0x5a>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	68b9      	ldr	r1, [r7, #8]
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 fcc5 	bl	8008038 <SAI_InitPCM>
 80076ae:	4603      	mov	r3, r0
 80076b0:	75fb      	strb	r3, [r7, #23]
      break;
 80076b2:	e002      	b.n	80076ba <HAL_SAI_InitProtocol+0x5a>
    default :
      status = HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	75fb      	strb	r3, [r7, #23]
      break;
 80076b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80076ba:	7dfb      	ldrb	r3, [r7, #23]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d104      	bne.n	80076ca <HAL_SAI_InitProtocol+0x6a>
  {
    status = HAL_SAI_Init(hsai);
 80076c0:	68f8      	ldr	r0, [r7, #12]
 80076c2:	f000 f807 	bl	80076d4 <HAL_SAI_Init>
 80076c6:	4603      	mov	r3, r0
 80076c8:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80076ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3718      	adds	r7, #24
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b08a      	sub	sp, #40	; 0x28
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d101      	bne.n	80076e6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e268      	b.n	8007bb8 <HAL_SAI_Init+0x4e4>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X) 
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80076e6:	f7f8 feab 	bl	8000440 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d113      	bne.n	800771c <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a8b      	ldr	r2, [pc, #556]	; (8007928 <HAL_SAI_Init+0x254>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d004      	beq.n	8007708 <HAL_SAI_Init+0x34>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a8a      	ldr	r2, [pc, #552]	; (800792c <HAL_SAI_Init+0x258>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d107      	bne.n	8007718 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800770c:	2b01      	cmp	r3, #1
 800770e:	d103      	bne.n	8007718 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007714:	2b00      	cmp	r3, #0
 8007716:	d001      	beq.n	800771c <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e24d      	b.n	8007bb8 <HAL_SAI_Init+0x4e4>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a81      	ldr	r2, [pc, #516]	; (8007928 <HAL_SAI_Init+0x254>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d004      	beq.n	8007730 <HAL_SAI_Init+0x5c>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a81      	ldr	r2, [pc, #516]	; (8007930 <HAL_SAI_Init+0x25c>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d102      	bne.n	8007736 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8007730:	4b80      	ldr	r3, [pc, #512]	; (8007934 <HAL_SAI_Init+0x260>)
 8007732:	61bb      	str	r3, [r7, #24]
 8007734:	e028      	b.n	8007788 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a7f      	ldr	r2, [pc, #508]	; (8007938 <HAL_SAI_Init+0x264>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d004      	beq.n	800774a <HAL_SAI_Init+0x76>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a7d      	ldr	r2, [pc, #500]	; (800793c <HAL_SAI_Init+0x268>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d102      	bne.n	8007750 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800774a:	4b7d      	ldr	r3, [pc, #500]	; (8007940 <HAL_SAI_Init+0x26c>)
 800774c:	61bb      	str	r3, [r7, #24]
 800774e:	e01b      	b.n	8007788 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a7b      	ldr	r2, [pc, #492]	; (8007944 <HAL_SAI_Init+0x270>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d004      	beq.n	8007764 <HAL_SAI_Init+0x90>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a7a      	ldr	r2, [pc, #488]	; (8007948 <HAL_SAI_Init+0x274>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d102      	bne.n	800776a <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8007764:	4b79      	ldr	r3, [pc, #484]	; (800794c <HAL_SAI_Init+0x278>)
 8007766:	61bb      	str	r3, [r7, #24]
 8007768:	e00e      	b.n	8007788 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a6f      	ldr	r2, [pc, #444]	; (800792c <HAL_SAI_Init+0x258>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d004      	beq.n	800777e <HAL_SAI_Init+0xaa>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a75      	ldr	r2, [pc, #468]	; (8007950 <HAL_SAI_Init+0x27c>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d102      	bne.n	8007784 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800777e:	4b75      	ldr	r3, [pc, #468]	; (8007954 <HAL_SAI_Init+0x280>)
 8007780:	61bb      	str	r3, [r7, #24]
 8007782:	e001      	b.n	8007788 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e217      	b.n	8007bb8 <HAL_SAI_Init+0x4e4>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800778e:	b2db      	uxtb	r3, r3
 8007790:	2b00      	cmp	r3, #0
 8007792:	d106      	bne.n	80077a2 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f006 f925 	bl	800d9ec <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 fd02 	bl	80081ac <SAI_Disable>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e202      	b.n	8007bb8 <HAL_SAI_Init+0x4e4>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2202      	movs	r2, #2
 80077b6:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d007      	beq.n	80077d2 <HAL_SAI_Init+0xfe>
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d302      	bcc.n	80077cc <HAL_SAI_Init+0xf8>
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d006      	beq.n	80077d8 <HAL_SAI_Init+0x104>
 80077ca:	e008      	b.n	80077de <HAL_SAI_Init+0x10a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80077cc:	2300      	movs	r3, #0
 80077ce:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80077d0:	e008      	b.n	80077e4 <HAL_SAI_Init+0x110>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80077d2:	2310      	movs	r3, #16
 80077d4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80077d6:	e005      	b.n	80077e4 <HAL_SAI_Init+0x110>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80077d8:	2320      	movs	r3, #32
 80077da:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80077dc:	e002      	b.n	80077e4 <HAL_SAI_Init+0x110>
    default:
      tmpregisterGCR = 0;
 80077de:	2300      	movs	r3, #0
 80077e0:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80077e2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	2b05      	cmp	r3, #5
 80077ea:	d832      	bhi.n	8007852 <HAL_SAI_Init+0x17e>
 80077ec:	a201      	add	r2, pc, #4	; (adr r2, 80077f4 <HAL_SAI_Init+0x120>)
 80077ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077f2:	bf00      	nop
 80077f4:	0800780d 	.word	0x0800780d
 80077f8:	08007813 	.word	0x08007813
 80077fc:	0800781b 	.word	0x0800781b
 8007800:	08007823 	.word	0x08007823
 8007804:	08007833 	.word	0x08007833
 8007808:	08007843 	.word	0x08007843
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800780c:	2300      	movs	r3, #0
 800780e:	61fb      	str	r3, [r7, #28]
      break;
 8007810:	e022      	b.n	8007858 <HAL_SAI_Init+0x184>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007812:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007816:	61fb      	str	r3, [r7, #28]
      break;
 8007818:	e01e      	b.n	8007858 <HAL_SAI_Init+0x184>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800781a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800781e:	61fb      	str	r3, [r7, #28]
      break;
 8007820:	e01a      	b.n	8007858 <HAL_SAI_Init+0x184>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007822:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007826:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782a:	f043 0301 	orr.w	r3, r3, #1
 800782e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007830:	e012      	b.n	8007858 <HAL_SAI_Init+0x184>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007832:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007836:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8007838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783a:	f043 0302 	orr.w	r3, r3, #2
 800783e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007840:	e00a      	b.n	8007858 <HAL_SAI_Init+0x184>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007842:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007846:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8007848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784a:	f043 0303 	orr.w	r3, r3, #3
 800784e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007850:	e002      	b.n	8007858 <HAL_SAI_Init+0x184>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8007852:	2300      	movs	r3, #0
 8007854:	61fb      	str	r3, [r7, #28]
      break;
 8007856:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8007858:	69bb      	ldr	r3, [r7, #24]
 800785a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800785c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a1b      	ldr	r3, [r3, #32]
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 80a1 	beq.w	80079aa <HAL_SAI_Init+0x2d6>
  {
    uint32_t freq = 0;
 8007868:	2300      	movs	r3, #0
 800786a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a2d      	ldr	r2, [pc, #180]	; (8007928 <HAL_SAI_Init+0x254>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d004      	beq.n	8007880 <HAL_SAI_Init+0x1ac>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a2d      	ldr	r2, [pc, #180]	; (8007930 <HAL_SAI_Init+0x25c>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d104      	bne.n	800788a <HAL_SAI_Init+0x1b6>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007880:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007884:	f7fe fe6c 	bl	8006560 <HAL_RCCEx_GetPeriphCLKFreq>
 8007888:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4a2a      	ldr	r2, [pc, #168]	; (8007938 <HAL_SAI_Init+0x264>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d004      	beq.n	800789e <HAL_SAI_Init+0x1ca>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a28      	ldr	r2, [pc, #160]	; (800793c <HAL_SAI_Init+0x268>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d104      	bne.n	80078a8 <HAL_SAI_Init+0x1d4>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800789e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80078a2:	f7fe fe5d 	bl	8006560 <HAL_RCCEx_GetPeriphCLKFreq>
 80078a6:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a25      	ldr	r2, [pc, #148]	; (8007944 <HAL_SAI_Init+0x270>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d004      	beq.n	80078bc <HAL_SAI_Init+0x1e8>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a24      	ldr	r2, [pc, #144]	; (8007948 <HAL_SAI_Init+0x274>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d104      	bne.n	80078c6 <HAL_SAI_Init+0x1f2>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 80078bc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80078c0:	f7fe fe4e 	bl	8006560 <HAL_RCCEx_GetPeriphCLKFreq>
 80078c4:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a18      	ldr	r2, [pc, #96]	; (800792c <HAL_SAI_Init+0x258>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d104      	bne.n	80078da <HAL_SAI_Init+0x206>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 80078d0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80078d4:	f7fe fe44 	bl	8006560 <HAL_RCCEx_GetPeriphCLKFreq>
 80078d8:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a1c      	ldr	r2, [pc, #112]	; (8007950 <HAL_SAI_Init+0x27c>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d104      	bne.n	80078ee <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 80078e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80078e8:	f7fe fe3a 	bl	8006560 <HAL_RCCEx_GetPeriphCLKFreq>
 80078ec:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80078f6:	d10f      	bne.n	8007918 <HAL_SAI_Init+0x244>
    {
      /* NODIV = 1 */
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * hsai->FrameInit.FrameLength);
 80078f8:	697a      	ldr	r2, [r7, #20]
 80078fa:	4613      	mov	r3, r2
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	4413      	add	r3, r2
 8007900:	005b      	lsls	r3, r3, #1
 8007902:	4619      	mov	r1, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6a1b      	ldr	r3, [r3, #32]
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800790c:	fb02 f303 	mul.w	r3, r2, r3
 8007910:	fbb1 f3f3 	udiv	r3, r1, r3
 8007914:	613b      	str	r3, [r7, #16]
 8007916:	e030      	b.n	800797a <HAL_SAI_Init+0x2a6>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800791c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007920:	d11a      	bne.n	8007958 <HAL_SAI_Init+0x284>
 8007922:	2302      	movs	r3, #2
 8007924:	e019      	b.n	800795a <HAL_SAI_Init+0x286>
 8007926:	bf00      	nop
 8007928:	40015804 	.word	0x40015804
 800792c:	58005404 	.word	0x58005404
 8007930:	40015824 	.word	0x40015824
 8007934:	40015800 	.word	0x40015800
 8007938:	40015c04 	.word	0x40015c04
 800793c:	40015c24 	.word	0x40015c24
 8007940:	40015c00 	.word	0x40015c00
 8007944:	40016004 	.word	0x40016004
 8007948:	40016024 	.word	0x40016024
 800794c:	40016000 	.word	0x40016000
 8007950:	58005424 	.word	0x58005424
 8007954:	58005400 	.word	0x58005400
 8007958:	2301      	movs	r3, #1
 800795a:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800795c:	697a      	ldr	r2, [r7, #20]
 800795e:	4613      	mov	r3, r2
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	4413      	add	r3, r2
 8007964:	005b      	lsls	r3, r3, #1
 8007966:	4619      	mov	r1, r3
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	fb02 f303 	mul.w	r3, r2, r3
 8007972:	021b      	lsls	r3, r3, #8
 8007974:	fbb1 f3f3 	udiv	r3, r1, r3
 8007978:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	4a90      	ldr	r2, [pc, #576]	; (8007bc0 <HAL_SAI_Init+0x4ec>)
 800797e:	fba2 2303 	umull	r2, r3, r2, r3
 8007982:	08da      	lsrs	r2, r3, #3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8007988:	6939      	ldr	r1, [r7, #16]
 800798a:	4b8d      	ldr	r3, [pc, #564]	; (8007bc0 <HAL_SAI_Init+0x4ec>)
 800798c:	fba3 2301 	umull	r2, r3, r3, r1
 8007990:	08da      	lsrs	r2, r3, #3
 8007992:	4613      	mov	r3, r2
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	4413      	add	r3, r2
 8007998:	005b      	lsls	r3, r3, #1
 800799a:	1aca      	subs	r2, r1, r3
 800799c:	2a08      	cmp	r2, #8
 800799e:	d904      	bls.n	80079aa <HAL_SAI_Init+0x2d6>
    {
      hsai->Init.Mckdiv += 1U;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	625a      	str	r2, [r3, #36]	; 0x24
    }
  }

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <HAL_SAI_Init+0x2e6>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	2b02      	cmp	r3, #2
 80079b8:	d109      	bne.n	80079ce <HAL_SAI_Init+0x2fa>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d101      	bne.n	80079c6 <HAL_SAI_Init+0x2f2>
 80079c2:	2300      	movs	r3, #0
 80079c4:	e001      	b.n	80079ca <HAL_SAI_Init+0x2f6>
 80079c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079ca:	623b      	str	r3, [r7, #32]
 80079cc:	e008      	b.n	80079e0 <HAL_SAI_Init+0x30c>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d102      	bne.n	80079dc <HAL_SAI_Init+0x308>
 80079d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079da:	e000      	b.n	80079de <HAL_SAI_Init+0x30a>
 80079dc:	2300      	movs	r3, #0
 80079de:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80079e0:	f7f8 fd2e 	bl	8000440 <HAL_GetREVID>
 80079e4:	4603      	mov	r3, r0
 80079e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079ea:	d331      	bcc.n	8007a50 <HAL_SAI_Init+0x37c>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6819      	ldr	r1, [r3, #0]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	4b73      	ldr	r3, [pc, #460]	; (8007bc4 <HAL_SAI_Init+0x4f0>)
 80079f8:	400b      	ands	r3, r1
 80079fa:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	6819      	ldr	r1, [r3, #0]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685a      	ldr	r2, [r3, #4]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a0a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a10:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a16:	431a      	orrs	r2, r3
 8007a18:	6a3b      	ldr	r3, [r7, #32]
 8007a1a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8007a24:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	695b      	ldr	r3, [r3, #20]
 8007a2a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a30:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a36:	051b      	lsls	r3, r3, #20
 8007a38:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007a3e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	430a      	orrs	r2, r1
 8007a4c:	601a      	str	r2, [r3, #0]
 8007a4e:	e02d      	b.n	8007aac <HAL_SAI_Init+0x3d8>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	6819      	ldr	r1, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	4b5b      	ldr	r3, [pc, #364]	; (8007bc8 <HAL_SAI_Init+0x4f4>)
 8007a5c:	400b      	ands	r3, r1
 8007a5e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	6819      	ldr	r1, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	685a      	ldr	r2, [r3, #4]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a6e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a74:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	6a3b      	ldr	r3, [r7, #32]
 8007a7e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8007a88:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	695b      	ldr	r3, [r3, #20]
 8007a8e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a94:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9a:	051b      	lsls	r3, r3, #20
 8007a9c:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007aa2:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	6859      	ldr	r1, [r3, #4]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	4b45      	ldr	r3, [pc, #276]	; (8007bcc <HAL_SAI_Init+0x4f8>)
 8007ab8:	400b      	ands	r3, r1
 8007aba:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	6859      	ldr	r1, [r3, #4]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	69da      	ldr	r2, [r3, #28]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aca:	431a      	orrs	r2, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ad0:	431a      	orrs	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	430a      	orrs	r2, r1
 8007ad8:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	6899      	ldr	r1, [r3, #8]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	4b3a      	ldr	r3, [pc, #232]	; (8007bd0 <HAL_SAI_Init+0x4fc>)
 8007ae6:	400b      	ands	r3, r1
 8007ae8:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	6899      	ldr	r1, [r3, #8]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007af4:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007afa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 8007b00:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 8007b06:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007b10:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	430a      	orrs	r2, r1
 8007b18:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	68d9      	ldr	r1, [r3, #12]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	f24f 0320 	movw	r3, #61472	; 0xf020
 8007b28:	400b      	ands	r3, r1
 8007b2a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	68d9      	ldr	r1, [r3, #12]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b3a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b40:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007b42:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	021b      	lsls	r3, r3, #8
 8007b4c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	430a      	orrs	r2, r1
 8007b54:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a1e      	ldr	r2, [pc, #120]	; (8007bd4 <HAL_SAI_Init+0x500>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d004      	beq.n	8007b6a <HAL_SAI_Init+0x496>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a1c      	ldr	r2, [pc, #112]	; (8007bd8 <HAL_SAI_Init+0x504>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d119      	bne.n	8007b9e <HAL_SAI_Init+0x4ca>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b6e:	f023 0201 	bic.w	r2, r3, #1
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d10e      	bne.n	8007b9e <HAL_SAI_Init+0x4ca>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007b8c:	431a      	orrs	r2, r3
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b96:	f043 0201 	orr.w	r2, r3, #1
 8007b9a:	69bb      	ldr	r3, [r7, #24]
 8007b9c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2201      	movs	r2, #1
 8007baa:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3728      	adds	r7, #40	; 0x28
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	cccccccd 	.word	0xcccccccd
 8007bc4:	f005c010 	.word	0xf005c010
 8007bc8:	f805c010 	.word	0xf805c010
 8007bcc:	ffff1ff0 	.word	0xffff1ff0
 8007bd0:	fff88000 	.word	0xfff88000
 8007bd4:	40015804 	.word	0x40015804
 8007bd8:	58005404 	.word	0x58005404

08007bdc <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	4613      	mov	r3, r2
 8007be8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8007bea:	f7f8 fbfb 	bl	80003e4 <HAL_GetTick>
 8007bee:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d002      	beq.n	8007bfc <HAL_SAI_Transmit_DMA+0x20>
 8007bf6:	88fb      	ldrh	r3, [r7, #6]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d101      	bne.n	8007c00 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e098      	b.n	8007d32 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	f040 8091 	bne.w	8007d30 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d101      	bne.n	8007c1c <HAL_SAI_Transmit_DMA+0x40>
 8007c18:	2302      	movs	r3, #2
 8007c1a:	e08a      	b.n	8007d32 <HAL_SAI_Transmit_DMA+0x156>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	68ba      	ldr	r2, [r7, #8]
 8007c28:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	88fa      	ldrh	r2, [r7, #6]
 8007c2e:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	88fa      	ldrh	r2, [r7, #6]
 8007c36:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2212      	movs	r2, #18
 8007c46:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c50:	4a3a      	ldr	r2, [pc, #232]	; (8007d3c <HAL_SAI_Transmit_DMA+0x160>)
 8007c52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c5a:	4a39      	ldr	r2, [pc, #228]	; (8007d40 <HAL_SAI_Transmit_DMA+0x164>)
 8007c5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c64:	4a37      	ldr	r2, [pc, #220]	; (8007d44 <HAL_SAI_Transmit_DMA+0x168>)
 8007c66:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c6e:	2200      	movs	r2, #0
 8007c70:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c7c:	4619      	mov	r1, r3
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	331c      	adds	r3, #28
 8007c84:	461a      	mov	r2, r3
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8007c8c:	f7fa fb4a 	bl	8002324 <HAL_DMA_Start_IT>
 8007c90:	4603      	mov	r3, r0
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d005      	beq.n	8007ca2 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e047      	b.n	8007d32 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	68f8      	ldr	r0, [r7, #12]
 8007ca6:	f000 fa49 	bl	800813c <SAI_InterruptFlag>
 8007caa:	4601      	mov	r1, r0
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	691a      	ldr	r2, [r3, #16]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	430a      	orrs	r2, r1
 8007cb8:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007cc8:	601a      	str	r2, [r3, #0]

    /* Wait untill FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007cca:	e015      	b.n	8007cf8 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8007ccc:	f7f8 fb8a 	bl	80003e4 <HAL_GetTick>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	1ad3      	subs	r3, r2, r3
 8007cd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007cda:	d90d      	bls.n	8007cf8 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ce2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

        return HAL_TIMEOUT;
 8007cf4:	2303      	movs	r3, #3
 8007cf6:	e01c      	b.n	8007d32 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	695b      	ldr	r3, [r3, #20]
 8007cfe:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d0e2      	beq.n	8007ccc <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d107      	bne.n	8007d24 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007d22:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	e000      	b.n	8007d32 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 8007d30:	2302      	movs	r3, #2
  }
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3718      	adds	r7, #24
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}
 8007d3a:	bf00      	nop
 8007d3c:	08008275 	.word	0x08008275
 8007d40:	08008215 	.word	0x08008215
 8007d44:	0800830d 	.word	0x0800830d

08007d48 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b084      	sub	sp, #16
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	4613      	mov	r3, r2
 8007d54:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d002      	beq.n	8007d62 <HAL_SAI_Receive_DMA+0x1a>
 8007d5c:	88fb      	ldrh	r3, [r7, #6]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d101      	bne.n	8007d66 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e079      	b.n	8007e5a <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d172      	bne.n	8007e58 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d101      	bne.n	8007d80 <HAL_SAI_Receive_DMA+0x38>
 8007d7c:	2302      	movs	r3, #2
 8007d7e:	e06c      	b.n	8007e5a <HAL_SAI_Receive_DMA+0x112>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	88fa      	ldrh	r2, [r7, #6]
 8007d92:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	88fa      	ldrh	r2, [r7, #6]
 8007d9a:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2222      	movs	r2, #34	; 0x22
 8007daa:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007db4:	4a2b      	ldr	r2, [pc, #172]	; (8007e64 <HAL_SAI_Receive_DMA+0x11c>)
 8007db6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dbe:	4a2a      	ldr	r2, [pc, #168]	; (8007e68 <HAL_SAI_Receive_DMA+0x120>)
 8007dc0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dc8:	4a28      	ldr	r2, [pc, #160]	; (8007e6c <HAL_SAI_Receive_DMA+0x124>)
 8007dca:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	331c      	adds	r3, #28
 8007de2:	4619      	mov	r1, r3
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007de8:	461a      	mov	r2, r3
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8007df0:	f7fa fa98 	bl	8002324 <HAL_DMA_Start_IT>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d005      	beq.n	8007e06 <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e029      	b.n	8007e5a <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007e06:	2100      	movs	r1, #0
 8007e08:	68f8      	ldr	r0, [r7, #12]
 8007e0a:	f000 f997 	bl	800813c <SAI_InterruptFlag>
 8007e0e:	4601      	mov	r1, r0
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	691a      	ldr	r2, [r3, #16]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	430a      	orrs	r2, r1
 8007e1c:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007e2c:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d107      	bne.n	8007e4c <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007e4a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 8007e54:	2300      	movs	r3, #0
 8007e56:	e000      	b.n	8007e5a <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 8007e58:	2302      	movs	r3, #2
  }
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	080082f1 	.word	0x080082f1
 8007e68:	08008291 	.word	0x08008291
 8007e6c:	0800830d 	.word	0x0800830d

08007e70 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b083      	sub	sp, #12
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8007e78:	bf00      	nop
 8007e7a:	370c      	adds	r7, #12
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <HAL_SAI_RxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxCpltCallback could be implemented in the user file
   */
}
 8007ea0:	bf00      	nop
 8007ea2:	370c      	adds	r7, #12
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8007ec8:	bf00      	nop
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr

08007ed4 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b087      	sub	sp, #28
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
 8007ee0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d003      	beq.n	8007f02 <SAI_InitI2S+0x2e>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	2b02      	cmp	r3, #2
 8007f00:	d103      	bne.n	8007f0a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	651a      	str	r2, [r3, #80]	; 0x50
 8007f08:	e002      	b.n	8007f10 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007f16:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007f1e:	675a      	str	r2, [r3, #116]	; 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	669a      	str	r2, [r3, #104]	; 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	683a      	ldr	r2, [r7, #0]
 8007f2a:	671a      	str	r2, [r3, #112]	; 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	f003 0301 	and.w	r3, r3, #1
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d001      	beq.n	8007f3a <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	e077      	b.n	800802a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d107      	bne.n	8007f50 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	661a      	str	r2, [r3, #96]	; 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8007f4c:	665a      	str	r2, [r3, #100]	; 0x64
 8007f4e:	e006      	b.n	8007f5e <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007f56:	661a      	str	r2, [r3, #96]	; 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* Frame definition */
  switch (datasize)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2b03      	cmp	r3, #3
 8007f62:	d84f      	bhi.n	8008004 <SAI_InitI2S+0x130>
 8007f64:	a201      	add	r2, pc, #4	; (adr r2, 8007f6c <SAI_InitI2S+0x98>)
 8007f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6a:	bf00      	nop
 8007f6c:	08007f7d 	.word	0x08007f7d
 8007f70:	08007f9f 	.word	0x08007f9f
 8007f74:	08007fc1 	.word	0x08007fc1
 8007f78:	08007fe3 	.word	0x08007fe3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2280      	movs	r2, #128	; 0x80
 8007f80:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	085b      	lsrs	r3, r3, #1
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	085b      	lsrs	r3, r3, #1
 8007f90:	011a      	lsls	r2, r3, #4
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2240      	movs	r2, #64	; 0x40
 8007f9a:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8007f9c:	e035      	b.n	800800a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2280      	movs	r2, #128	; 0x80
 8007fa2:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	085b      	lsrs	r3, r3, #1
 8007fa8:	019a      	lsls	r2, r3, #6
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	085b      	lsrs	r3, r3, #1
 8007fb2:	015a      	lsls	r2, r3, #5
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2280      	movs	r2, #128	; 0x80
 8007fbc:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8007fbe:	e024      	b.n	800800a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	22c0      	movs	r2, #192	; 0xc0
 8007fc4:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	085b      	lsrs	r3, r3, #1
 8007fca:	019a      	lsls	r2, r3, #6
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	085b      	lsrs	r3, r3, #1
 8007fd4:	015a      	lsls	r2, r3, #5
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2280      	movs	r2, #128	; 0x80
 8007fde:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8007fe0:	e013      	b.n	800800a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	22e0      	movs	r2, #224	; 0xe0
 8007fe6:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	085b      	lsrs	r3, r3, #1
 8007fec:	019a      	lsls	r2, r3, #6
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	085b      	lsrs	r3, r3, #1
 8007ff6:	015a      	lsls	r2, r3, #5
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2280      	movs	r2, #128	; 0x80
 8008000:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8008002:	e002      	b.n	800800a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	75fb      	strb	r3, [r7, #23]
      break;
 8008008:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	2b02      	cmp	r3, #2
 800800e:	d10b      	bne.n	8008028 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d102      	bne.n	800801c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2210      	movs	r2, #16
 800801a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2b02      	cmp	r3, #2
 8008020:	d102      	bne.n	8008028 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2208      	movs	r2, #8
 8008026:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }
  return status;
 8008028:	7dfb      	ldrb	r3, [r7, #23]
}
 800802a:	4618      	mov	r0, r3
 800802c:	371c      	adds	r7, #28
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop

08008038 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008038:	b480      	push	{r7}
 800803a:	b087      	sub	sp, #28
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	607a      	str	r2, [r7, #4]
 8008044:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008046:	2300      	movs	r3, #0
 8008048:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d003      	beq.n	8008066 <SAI_InitPCM+0x2e>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	2b02      	cmp	r3, #2
 8008064:	d103      	bne.n	800806e <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2201      	movs	r2, #1
 800806a:	651a      	str	r2, [r3, #80]	; 0x50
 800806c:	e002      	b.n	8008074 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2200      	movs	r2, #0
 8008072:	651a      	str	r2, [r3, #80]	; 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008080:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008088:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	669a      	str	r2, [r3, #104]	; 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	683a      	ldr	r2, [r7, #0]
 8008094:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800809c:	675a      	str	r2, [r3, #116]	; 0x74

  if (protocol == SAI_PCM_SHORT)
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	2b04      	cmp	r3, #4
 80080a2:	d103      	bne.n	80080ac <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2201      	movs	r2, #1
 80080a8:	659a      	str	r2, [r3, #88]	; 0x58
 80080aa:	e002      	b.n	80080b2 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	220d      	movs	r2, #13
 80080b0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  switch (datasize)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b03      	cmp	r3, #3
 80080b6:	d837      	bhi.n	8008128 <SAI_InitPCM+0xf0>
 80080b8:	a201      	add	r2, pc, #4	; (adr r2, 80080c0 <SAI_InitPCM+0x88>)
 80080ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080be:	bf00      	nop
 80080c0:	080080d1 	.word	0x080080d1
 80080c4:	080080e7 	.word	0x080080e7
 80080c8:	080080fd 	.word	0x080080fd
 80080cc:	08008113 	.word	0x08008113
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2280      	movs	r2, #128	; 0x80
 80080d4:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	011a      	lsls	r2, r3, #4
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2240      	movs	r2, #64	; 0x40
 80080e2:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 80080e4:	e023      	b.n	800812e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2280      	movs	r2, #128	; 0x80
 80080ea:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	015a      	lsls	r2, r3, #5
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2280      	movs	r2, #128	; 0x80
 80080f8:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 80080fa:	e018      	b.n	800812e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	22c0      	movs	r2, #192	; 0xc0
 8008100:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	015a      	lsls	r2, r3, #5
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2280      	movs	r2, #128	; 0x80
 800810e:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8008110:	e00d      	b.n	800812e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	22e0      	movs	r2, #224	; 0xe0
 8008116:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	015a      	lsls	r2, r3, #5
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2280      	movs	r2, #128	; 0x80
 8008124:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8008126:	e002      	b.n	800812e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	75fb      	strb	r3, [r7, #23]
      break;
 800812c:	bf00      	nop
  }

  return status;
 800812e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008130:	4618      	mov	r0, r3
 8008132:	371c      	adds	r7, #28
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800813c:	b480      	push	{r7}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	460b      	mov	r3, r1
 8008146:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8008148:	2301      	movs	r3, #1
 800814a:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800814c:	78fb      	ldrb	r3, [r7, #3]
 800814e:	2b01      	cmp	r3, #1
 8008150:	d103      	bne.n	800815a <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f043 0308 	orr.w	r3, r3, #8
 8008158:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800815e:	2b08      	cmp	r3, #8
 8008160:	d10b      	bne.n	800817a <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008166:	2b03      	cmp	r3, #3
 8008168:	d003      	beq.n	8008172 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	2b01      	cmp	r3, #1
 8008170:	d103      	bne.n	800817a <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f043 0310 	orr.w	r3, r3, #16
 8008178:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	2b03      	cmp	r3, #3
 8008180:	d003      	beq.n	800818a <SAI_InterruptFlag+0x4e>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	2b02      	cmp	r3, #2
 8008188:	d104      	bne.n	8008194 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008190:	60fb      	str	r3, [r7, #12]
 8008192:	e003      	b.n	800819c <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f043 0304 	orr.w	r3, r3, #4
 800819a:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800819c:	68fb      	ldr	r3, [r7, #12]
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3714      	adds	r7, #20
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr
	...

080081ac <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80081ac:	b490      	push	{r4, r7}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80081b4:	4b15      	ldr	r3, [pc, #84]	; (800820c <SAI_Disable+0x60>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a15      	ldr	r2, [pc, #84]	; (8008210 <SAI_Disable+0x64>)
 80081ba:	fba2 2303 	umull	r2, r3, r2, r3
 80081be:	0b1b      	lsrs	r3, r3, #12
 80081c0:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 80081c2:	2300      	movs	r3, #0
 80081c4:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80081d4:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80081d6:	2c00      	cmp	r4, #0
 80081d8:	d10a      	bne.n	80081f0 <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80081e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	73fb      	strb	r3, [r7, #15]
      break;
 80081ee:	e007      	b.n	8008200 <SAI_Disable+0x54>
    }
    count--;
 80081f0:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1ea      	bne.n	80081d6 <SAI_Disable+0x2a>

  return status;
 8008200:	7bfb      	ldrb	r3, [r7, #15]
}
 8008202:	4618      	mov	r0, r3
 8008204:	3710      	adds	r7, #16
 8008206:	46bd      	mov	sp, r7
 8008208:	bc90      	pop	{r4, r7}
 800820a:	4770      	bx	lr
 800820c:	20000008 	.word	0x20000008
 8008210:	95cbec1b 	.word	0x95cbec1b

08008214 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008220:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	69db      	ldr	r3, [r3, #28]
 8008226:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800822a:	d01c      	beq.n	8008266 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2200      	movs	r2, #0
 8008230:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008242:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008244:	2100      	movs	r1, #0
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f7ff ff78 	bl	800813c <SAI_InterruptFlag>
 800824c:	4603      	mov	r3, r0
 800824e:	43d9      	mvns	r1, r3
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	691a      	ldr	r2, [r3, #16]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	400a      	ands	r2, r1
 800825c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2201      	movs	r2, #1
 8008262:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f7ff fe02 	bl	8007e70 <HAL_SAI_TxCpltCallback>
#endif
}
 800826c:	bf00      	nop
 800826e:	3710      	adds	r7, #16
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}

08008274 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008280:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8008282:	68f8      	ldr	r0, [r7, #12]
 8008284:	f7ff fdfe 	bl	8007e84 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8008288:	bf00      	nop
 800828a:	3710      	adds	r7, #16
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800829c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	69db      	ldr	r3, [r3, #28]
 80082a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082a6:	d01c      	beq.n	80082e2 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80082b6:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80082c0:	2100      	movs	r1, #0
 80082c2:	68f8      	ldr	r0, [r7, #12]
 80082c4:	f7ff ff3a 	bl	800813c <SAI_InterruptFlag>
 80082c8:	4603      	mov	r3, r0
 80082ca:	43d9      	mvns	r1, r3
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	691a      	ldr	r2, [r3, #16]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	400a      	ands	r2, r1
 80082d8:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2201      	movs	r2, #1
 80082de:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	f7ff fdd8 	bl	8007e98 <HAL_SAI_RxCpltCallback>
#endif
}
 80082e8:	bf00      	nop
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80082fe:	68f8      	ldr	r0, [r7, #12]
 8008300:	f7ff fdd4 	bl	8007eac <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8008304:	bf00      	nop
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008318:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7fb fbda 	bl	8003ad4 <HAL_DMA_GetError>
 8008320:	4603      	mov	r3, r0
 8008322:	2b02      	cmp	r3, #2
 8008324:	d01d      	beq.n	8008362 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800832c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008344:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8008346:	68f8      	ldr	r0, [r7, #12]
 8008348:	f7ff ff30 	bl	80081ac <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2200      	movs	r2, #0
 8008358:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f7ff fdaf 	bl	8007ec0 <HAL_SAI_ErrorCallback>
#endif
  }
}
 8008362:	bf00      	nop
 8008364:	3710      	adds	r7, #16
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800836a:	b580      	push	{r7, lr}
 800836c:	b08a      	sub	sp, #40	; 0x28
 800836e:	af00      	add	r7, sp, #0
 8008370:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStatusTypeDef CardStatus;
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d101      	bne.n	800837c <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	e07c      	b.n	8008476 <HAL_SD_Init+0x10c>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008382:	b2db      	uxtb	r3, r3
 8008384:	2b00      	cmp	r3, #0
 8008386:	d10c      	bne.n	80083a2 <HAL_SD_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	771a      	strb	r2, [r3, #28]

#if (USE_SD_TRANSCEIVER != 0U)
    /* Force  SDMMC_TRANSCEIVER_PRESENT for Legacy usage */
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	699b      	ldr	r3, [r3, #24]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d102      	bne.n	800839c <HAL_SD_Init+0x32>
    {
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2202      	movs	r2, #2
 800839a:	619a      	str	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f005 fd23 	bl	800dde8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2203      	movs	r2, #3
 80083a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f000 f868 	bl	8008480 <HAL_SD_InitCard>
 80083b0:	4603      	mov	r3, r0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d001      	beq.n	80083ba <HAL_SD_Init+0x50>
  {
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e05d      	b.n	8008476 <HAL_SD_Init+0x10c>
  }

  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 80083ba:	f107 0308 	add.w	r3, r7, #8
 80083be:	4619      	mov	r1, r3
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 ff79 	bl	80092b8 <HAL_SD_GetCardStatus>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d001      	beq.n	80083d0 <HAL_SD_Init+0x66>
  {
    return HAL_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e052      	b.n	8008476 <HAL_SD_Init+0x10c>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80083d0:	7e3b      	ldrb	r3, [r7, #24]
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80083d6:	7e7b      	ldrb	r3, [r7, #25]
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d10a      	bne.n	80083fa <HAL_SD_Init+0x90>
 80083e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d102      	bne.n	80083f0 <HAL_SD_Init+0x86>
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d004      	beq.n	80083fa <HAL_SD_Init+0x90>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083f6:	65da      	str	r2, [r3, #92]	; 0x5c
 80083f8:	e00b      	b.n	8008412 <HAL_SD_Init+0xa8>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d104      	bne.n	800840c <HAL_SD_Init+0xa2>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008408:	65da      	str	r2, [r3, #92]	; 0x5c
 800840a:	e002      	b.n	8008412 <HAL_SD_Init+0xa8>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	4619      	mov	r1, r3
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f001 f82f 	bl	800947c <HAL_SD_ConfigWideBusOperation>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d001      	beq.n	8008428 <HAL_SD_Init+0xbe>
  {
    return HAL_ERROR;
 8008424:	2301      	movs	r3, #1
 8008426:	e026      	b.n	8008476 <HAL_SD_Init+0x10c>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8008428:	f7f7 ffdc 	bl	80003e4 <HAL_GetTick>
 800842c:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800842e:	e011      	b.n	8008454 <HAL_SD_Init+0xea>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 8008430:	f7f7 ffd8 	bl	80003e4 <HAL_GetTick>
 8008434:	4602      	mov	r2, r0
 8008436:	69fb      	ldr	r3, [r7, #28]
 8008438:	1ad3      	subs	r3, r2, r3
 800843a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800843e:	d109      	bne.n	8008454 <HAL_SD_Init+0xea>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008446:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_TIMEOUT;
 8008450:	2303      	movs	r3, #3
 8008452:	e010      	b.n	8008476 <HAL_SD_Init+0x10c>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f001 f8bb 	bl	80095d0 <HAL_SD_GetCardState>
 800845a:	4603      	mov	r3, r0
 800845c:	2b04      	cmp	r3, #4
 800845e:	d1e7      	bne.n	8008430 <HAL_SD_Init+0xc6>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008474:	2300      	movs	r3, #0
}
 8008476:	4618      	mov	r0, r3
 8008478:	3728      	adds	r7, #40	; 0x28
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
	...

08008480 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008480:	b5b0      	push	{r4, r5, r7, lr}
 8008482:	b08e      	sub	sp, #56	; 0x38
 8008484:	af04      	add	r7, sp, #16
 8008486:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008488:	2300      	movs	r3, #0
 800848a:	60bb      	str	r3, [r7, #8]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800848c:	2300      	movs	r3, #0
 800848e:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008490:	2300      	movs	r3, #0
 8008492:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008494:	2300      	movs	r3, #0
 8008496:	617b      	str	r3, [r7, #20]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8008498:	23fa      	movs	r3, #250	; 0xfa
 800849a:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	699b      	ldr	r3, [r3, #24]
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	d107      	bne.n	80084b4 <HAL_SD_InitCard+0x34>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f042 0210 	orr.w	r2, r2, #16
 80084b2:	601a      	str	r2, [r3, #0]
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681d      	ldr	r5, [r3, #0]
 80084b8:	466c      	mov	r4, sp
 80084ba:	f107 0314 	add.w	r3, r7, #20
 80084be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80084c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80084c6:	f107 0308 	add.w	r3, r7, #8
 80084ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084cc:	4628      	mov	r0, r5
 80084ce:	f003 f821 	bl	800b514 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4618      	mov	r0, r3
 80084d8:	f003 f864 	bl	800b5a4 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting 
     the SD initialization sequence */
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC)/(2U*SDMMC_INIT_CLK_DIV);
 80084dc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80084e0:	f7fe f83e 	bl	8006560 <HAL_RCCEx_GetPeriphCLKFreq>
 80084e4:	4602      	mov	r2, r0
 80084e6:	4b2d      	ldr	r3, [pc, #180]	; (800859c <HAL_SD_InitCard+0x11c>)
 80084e8:	fba3 2302 	umull	r2, r3, r3, r2
 80084ec:	095b      	lsrs	r3, r3, #5
 80084ee:	627b      	str	r3, [r7, #36]	; 0x24

  if(sdmmc_clk != 0U)
 80084f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d008      	beq.n	8008508 <HAL_SD_InitCard+0x88>
  {
    HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 80084f6:	4a2a      	ldr	r2, [pc, #168]	; (80085a0 <HAL_SD_InitCard+0x120>)
 80084f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80084fe:	3301      	adds	r3, #1
 8008500:	4618      	mov	r0, r3
 8008502:	f7f7 ff7b 	bl	80003fc <HAL_Delay>
 8008506:	e002      	b.n	800850e <HAL_SD_InitCard+0x8e>
  }
  else
  {
    HAL_Delay(2U);
 8008508:	2002      	movs	r0, #2
 800850a:	f7f7 ff77 	bl	80003fc <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f001 f93c 	bl	800978c <SD_PowerON>
 8008514:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008516:	6a3b      	ldr	r3, [r7, #32]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d00b      	beq.n	8008534 <HAL_SD_InitCard+0xb4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008528:	6a3b      	ldr	r3, [r7, #32]
 800852a:	431a      	orrs	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008530:	2301      	movs	r3, #1
 8008532:	e02e      	b.n	8008592 <HAL_SD_InitCard+0x112>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f001 f86b 	bl	8009610 <SD_InitCard>
 800853a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d00b      	beq.n	800855a <HAL_SD_InitCard+0xda>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800854e:	6a3b      	ldr	r3, [r7, #32]
 8008550:	431a      	orrs	r2, r3
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	e01b      	b.n	8008592 <HAL_SD_InitCard+0x112>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008562:	4618      	mov	r0, r3
 8008564:	f003 f8b4 	bl	800b6d0 <SDMMC_CmdBlockLength>
 8008568:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800856a:	6a3b      	ldr	r3, [r7, #32]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d00f      	beq.n	8008590 <HAL_SD_InitCard+0x110>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a0b      	ldr	r2, [pc, #44]	; (80085a4 <HAL_SD_InitCard+0x124>)
 8008576:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800857c:	6a3b      	ldr	r3, [r7, #32]
 800857e:	431a      	orrs	r2, r3
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	e000      	b.n	8008592 <HAL_SD_InitCard+0x112>
  }

  return HAL_OK;
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	3728      	adds	r7, #40	; 0x28
 8008596:	46bd      	mov	sp, r7
 8008598:	bdb0      	pop	{r4, r5, r7, pc}
 800859a:	bf00      	nop
 800859c:	10624dd3 	.word	0x10624dd3
 80085a0:	00012110 	.word	0x00012110
 80085a4:	1fe00fff 	.word	0x1fe00fff

080085a8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b092      	sub	sp, #72	; 0x48
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]
 80085b4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80085b6:	f7f7 ff15 	bl	80003e4 <HAL_GetTick>
 80085ba:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d107      	bne.n	80085da <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ce:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e167      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	f040 815a 	bne.w	800889c <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80085ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	441a      	add	r2, r3
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d907      	bls.n	800860c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008600:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	e14e      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2203      	movs	r2, #3
 8008610:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	2200      	movs	r2, #0
 800861a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008620:	2b01      	cmp	r3, #1
 8008622:	d002      	beq.n	800862a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008626:	025b      	lsls	r3, r3, #9
 8008628:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800862a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800862e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	025b      	lsls	r3, r3, #9
 8008634:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008636:	2390      	movs	r3, #144	; 0x90
 8008638:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800863a:	2302      	movs	r3, #2
 800863c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800863e:	2300      	movs	r3, #0
 8008640:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8008642:	2300      	movs	r3, #0
 8008644:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f107 0214 	add.w	r2, r7, #20
 800864e:	4611      	mov	r1, r2
 8008650:	4618      	mov	r0, r3
 8008652:	f003 f811 	bl	800b678 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68da      	ldr	r2, [r3, #12]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008664:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d90a      	bls.n	8008682 <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2202      	movs	r2, #2
 8008670:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008678:	4618      	mov	r0, r3
 800867a:	f003 f86f 	bl	800b75c <SDMMC_CmdReadMultiBlock>
 800867e:	6478      	str	r0, [r7, #68]	; 0x44
 8008680:	e009      	b.n	8008696 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2201      	movs	r2, #1
 8008686:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800868e:	4618      	mov	r0, r3
 8008690:	f003 f841 	bl	800b716 <SDMMC_CmdReadSingleBlock>
 8008694:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008698:	2b00      	cmp	r3, #0
 800869a:	d012      	beq.n	80086c2 <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a84      	ldr	r2, [pc, #528]	; (80088b4 <HAL_SD_ReadBlocks+0x30c>)
 80086a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086aa:	431a      	orrs	r2, r3
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2200      	movs	r2, #0
 80086bc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	e0f3      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 80086c2:	69bb      	ldr	r3, [r7, #24]
 80086c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80086c6:	e058      	b.n	800877a <HAL_SD_ReadBlocks+0x1d2>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d033      	beq.n	800873e <HAL_SD_ReadBlocks+0x196>
 80086d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086d8:	2b1f      	cmp	r3, #31
 80086da:	d930      	bls.n	800873e <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80086dc:	2300      	movs	r3, #0
 80086de:	643b      	str	r3, [r7, #64]	; 0x40
 80086e0:	e027      	b.n	8008732 <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4618      	mov	r0, r3
 80086e8:	f002 ff3e 	bl	800b568 <SDMMC_ReadFIFO>
 80086ec:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80086ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f0:	b2da      	uxtb	r2, r3
 80086f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086f4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80086f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086f8:	3301      	adds	r3, #1
 80086fa:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80086fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086fe:	0a1b      	lsrs	r3, r3, #8
 8008700:	b2da      	uxtb	r2, r3
 8008702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008704:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008708:	3301      	adds	r3, #1
 800870a:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800870c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800870e:	0c1b      	lsrs	r3, r3, #16
 8008710:	b2da      	uxtb	r2, r3
 8008712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008714:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008718:	3301      	adds	r3, #1
 800871a:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800871c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800871e:	0e1b      	lsrs	r3, r3, #24
 8008720:	b2da      	uxtb	r2, r3
 8008722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008724:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008728:	3301      	adds	r3, #1
 800872a:	637b      	str	r3, [r7, #52]	; 0x34
        for(count = 0U; count < 8U; count++)
 800872c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800872e:	3301      	adds	r3, #1
 8008730:	643b      	str	r3, [r7, #64]	; 0x40
 8008732:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008734:	2b07      	cmp	r3, #7
 8008736:	d9d4      	bls.n	80086e2 <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= 32U;
 8008738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800873a:	3b20      	subs	r3, #32
 800873c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800873e:	f7f7 fe51 	bl	80003e4 <HAL_GetTick>
 8008742:	4602      	mov	r2, r0
 8008744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008746:	1ad3      	subs	r3, r2, r3
 8008748:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800874a:	429a      	cmp	r2, r3
 800874c:	d902      	bls.n	8008754 <HAL_SD_ReadBlocks+0x1ac>
 800874e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008750:	2b00      	cmp	r3, #0
 8008752:	d112      	bne.n	800877a <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a56      	ldr	r2, [pc, #344]	; (80088b4 <HAL_SD_ReadBlocks+0x30c>)
 800875a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008760:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2200      	movs	r2, #0
 8008774:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	e097      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008780:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8008784:	2b00      	cmp	r3, #0
 8008786:	d09f      	beq.n	80086c8 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68da      	ldr	r2, [r3, #12]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008796:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800879e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d022      	beq.n	80087ec <HAL_SD_ReadBlocks+0x244>
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d91f      	bls.n	80087ec <HAL_SD_ReadBlocks+0x244>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087b0:	2b03      	cmp	r3, #3
 80087b2:	d01b      	beq.n	80087ec <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4618      	mov	r0, r3
 80087ba:	f003 f839 	bl	800b830 <SDMMC_CmdStopTransfer>
 80087be:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80087c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d012      	beq.n	80087ec <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a3a      	ldr	r2, [pc, #232]	; (80088b4 <HAL_SD_ReadBlocks+0x30c>)
 80087cc:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087d4:	431a      	orrs	r2, r3
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2200      	movs	r2, #0
 80087e6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e05e      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087f2:	f003 0308 	and.w	r3, r3, #8
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d012      	beq.n	8008820 <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a2d      	ldr	r2, [pc, #180]	; (80088b4 <HAL_SD_ReadBlocks+0x30c>)
 8008800:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008806:	f043 0208 	orr.w	r2, r3, #8
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2200      	movs	r2, #0
 800881a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800881c:	2301      	movs	r3, #1
 800881e:	e044      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008826:	f003 0302 	and.w	r3, r3, #2
 800882a:	2b00      	cmp	r3, #0
 800882c:	d012      	beq.n	8008854 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a20      	ldr	r2, [pc, #128]	; (80088b4 <HAL_SD_ReadBlocks+0x30c>)
 8008834:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883a:	f043 0202 	orr.w	r2, r3, #2
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2201      	movs	r2, #1
 8008846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	e02a      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800885a:	f003 0320 	and.w	r3, r3, #32
 800885e:	2b00      	cmp	r3, #0
 8008860:	d012      	beq.n	8008888 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4a13      	ldr	r2, [pc, #76]	; (80088b4 <HAL_SD_ReadBlocks+0x30c>)
 8008868:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800886e:	f043 0220 	orr.w	r2, r3, #32
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2201      	movs	r2, #1
 800887a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2200      	movs	r2, #0
 8008882:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	e010      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a0a      	ldr	r2, [pc, #40]	; (80088b8 <HAL_SD_ReadBlocks+0x310>)
 800888e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008898:	2300      	movs	r3, #0
 800889a:	e006      	b.n	80088aa <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80088a8:	2301      	movs	r3, #1
  }
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3748      	adds	r7, #72	; 0x48
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	1fe00fff 	.word	0x1fe00fff
 80088b8:	18000f3a 	.word	0x18000f3a

080088bc <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b092      	sub	sp, #72	; 0x48
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	607a      	str	r2, [r7, #4]
 80088c8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80088ca:	f7f7 fd8b 	bl	80003e4 <HAL_GetTick>
 80088ce:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d107      	bne.n	80088ee <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088e2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80088ea:	2301      	movs	r3, #1
 80088ec:	e16b      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	f040 815e 	bne.w	8008bb8 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2200      	movs	r2, #0
 8008900:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008902:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	441a      	add	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800890c:	429a      	cmp	r2, r3
 800890e:	d907      	bls.n	8008920 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008914:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	e152      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2203      	movs	r2, #3
 8008924:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2200      	movs	r2, #0
 800892e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008934:	2b01      	cmp	r3, #1
 8008936:	d002      	beq.n	800893e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800893a:	025b      	lsls	r3, r3, #9
 800893c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800893e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008942:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	025b      	lsls	r3, r3, #9
 8008948:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800894a:	2390      	movs	r3, #144	; 0x90
 800894c:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800894e:	2300      	movs	r3, #0
 8008950:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008952:	2300      	movs	r3, #0
 8008954:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8008956:	2300      	movs	r3, #0
 8008958:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f107 0218 	add.w	r2, r7, #24
 8008962:	4611      	mov	r1, r2
 8008964:	4618      	mov	r0, r3
 8008966:	f002 fe87 	bl	800b678 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	68da      	ldr	r2, [r3, #12]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008978:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d90a      	bls.n	8008996 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2220      	movs	r2, #32
 8008984:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800898c:	4618      	mov	r0, r3
 800898e:	f002 ff2b 	bl	800b7e8 <SDMMC_CmdWriteMultiBlock>
 8008992:	6478      	str	r0, [r7, #68]	; 0x44
 8008994:	e009      	b.n	80089aa <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2210      	movs	r2, #16
 800899a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80089a2:	4618      	mov	r0, r3
 80089a4:	f002 fefd 	bl	800b7a2 <SDMMC_CmdWriteSingleBlock>
 80089a8:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80089aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d012      	beq.n	80089d6 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a86      	ldr	r2, [pc, #536]	; (8008bd0 <HAL_SD_WriteBlocks+0x314>)
 80089b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089be:	431a      	orrs	r2, r3
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2200      	movs	r2, #0
 80089d0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	e0f7      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80089d6:	69fb      	ldr	r3, [r7, #28]
 80089d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80089da:	e05c      	b.n	8008a96 <HAL_SD_WriteBlocks+0x1da>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d037      	beq.n	8008a5a <HAL_SD_WriteBlocks+0x19e>
 80089ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089ec:	2b1f      	cmp	r3, #31
 80089ee:	d934      	bls.n	8008a5a <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80089f0:	2300      	movs	r3, #0
 80089f2:	643b      	str	r3, [r7, #64]	; 0x40
 80089f4:	e02b      	b.n	8008a4e <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 80089f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80089fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089fe:	3301      	adds	r3, #1
 8008a00:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	021a      	lsls	r2, r3, #8
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a10:	3301      	adds	r3, #1
 8008a12:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	041a      	lsls	r2, r3, #16
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a22:	3301      	adds	r3, #1
 8008a24:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	061a      	lsls	r2, r3, #24
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a34:	3301      	adds	r3, #1
 8008a36:	637b      	str	r3, [r7, #52]	; 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f107 0214 	add.w	r2, r7, #20
 8008a40:	4611      	mov	r1, r2
 8008a42:	4618      	mov	r0, r3
 8008a44:	f002 fd9d 	bl	800b582 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008a48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	643b      	str	r3, [r7, #64]	; 0x40
 8008a4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a50:	2b07      	cmp	r3, #7
 8008a52:	d9d0      	bls.n	80089f6 <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= 32U;
 8008a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a56:	3b20      	subs	r3, #32
 8008a58:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008a5a:	f7f7 fcc3 	bl	80003e4 <HAL_GetTick>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d902      	bls.n	8008a70 <HAL_SD_WriteBlocks+0x1b4>
 8008a6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d112      	bne.n	8008a96 <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a56      	ldr	r2, [pc, #344]	; (8008bd0 <HAL_SD_WriteBlocks+0x314>)
 8008a76:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a7e:	431a      	orrs	r2, r3
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2201      	movs	r2, #1
 8008a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008a92:	2303      	movs	r3, #3
 8008a94:	e097      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a9c:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d09b      	beq.n	80089dc <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68da      	ldr	r2, [r3, #12]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ab2:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d022      	beq.n	8008b08 <HAL_SD_WriteBlocks+0x24c>
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d91f      	bls.n	8008b08 <HAL_SD_WriteBlocks+0x24c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008acc:	2b03      	cmp	r3, #3
 8008ace:	d01b      	beq.n	8008b08 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f002 feab 	bl	800b830 <SDMMC_CmdStopTransfer>
 8008ada:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008adc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d012      	beq.n	8008b08 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a3a      	ldr	r2, [pc, #232]	; (8008bd0 <HAL_SD_WriteBlocks+0x314>)
 8008ae8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008aee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008af0:	431a      	orrs	r2, r3
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2201      	movs	r2, #1
 8008afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008b04:	2301      	movs	r3, #1
 8008b06:	e05e      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b0e:	f003 0308 	and.w	r3, r3, #8
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d012      	beq.n	8008b3c <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a2d      	ldr	r2, [pc, #180]	; (8008bd0 <HAL_SD_WriteBlocks+0x314>)
 8008b1c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b22:	f043 0208 	orr.w	r2, r3, #8
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2200      	movs	r2, #0
 8008b36:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e044      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b42:	f003 0302 	and.w	r3, r3, #2
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d012      	beq.n	8008b70 <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a20      	ldr	r2, [pc, #128]	; (8008bd0 <HAL_SD_WriteBlocks+0x314>)
 8008b50:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b56:	f043 0202 	orr.w	r2, r3, #2
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e02a      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b76:	f003 0310 	and.w	r3, r3, #16
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d012      	beq.n	8008ba4 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a13      	ldr	r2, [pc, #76]	; (8008bd0 <HAL_SD_WriteBlocks+0x314>)
 8008b84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b8a:	f043 0210 	orr.w	r2, r3, #16
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2201      	movs	r2, #1
 8008b96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e010      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a0a      	ldr	r2, [pc, #40]	; (8008bd4 <HAL_SD_WriteBlocks+0x318>)
 8008baa:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2201      	movs	r2, #1
 8008bb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	e006      	b.n	8008bc6 <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bbc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
  }
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3748      	adds	r7, #72	; 0x48
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	1fe00fff 	.word	0x1fe00fff
 8008bd4:	18000f3a 	.word	0x18000f3a

08008bd8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008be4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d008      	beq.n	8008c06 <HAL_SD_IRQHandler+0x2e>
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f003 0308 	and.w	r3, r3, #8
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d003      	beq.n	8008c06 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f001 f92a 	bl	8009e58 <SD_Read_IT>
 8008c04:	e19a      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f000 80ac 	beq.w	8008d6e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008c1e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	4b9d      	ldr	r3, [pc, #628]	; (8008ea0 <HAL_SD_IRQHandler+0x2c8>)
 8008c2c:	400b      	ands	r3, r1
 8008c2e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008c3e:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	68da      	ldr	r2, [r3, #12]
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c4e:	60da      	str	r2, [r3, #12]

    if((context & SD_CONTEXT_IT) != 0U)
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f003 0308 	and.w	r3, r3, #8
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d038      	beq.n	8008ccc <HAL_SD_IRQHandler+0xf4>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f003 0302 	and.w	r3, r3, #2
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d104      	bne.n	8008c6e <HAL_SD_IRQHandler+0x96>
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f003 0320 	and.w	r3, r3, #32
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d011      	beq.n	8008c92 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f002 fddc 	bl	800b830 <SDMMC_CmdStopTransfer>
 8008c78:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d008      	beq.n	8008c92 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	431a      	orrs	r2, r3
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f959 	bl	8008f44 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a83      	ldr	r2, [pc, #524]	; (8008ea4 <HAL_SD_IRQHandler+0x2cc>)
 8008c98:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	f003 0301 	and.w	r3, r3, #1
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d104      	bne.n	8008cbc <HAL_SD_IRQHandler+0xe4>
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f003 0302 	and.w	r3, r3, #2
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d003      	beq.n	8008cc4 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f003 fcad 	bl	800c61c <HAL_SD_RxCpltCallback>
 8008cc2:	e13b      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f003 fc9f 	bl	800c608 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008cca:	e137      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f000 8132 	beq.w	8008f3c <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2200      	movs	r2, #0
 8008cee:	651a      	str	r2, [r3, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f003 0302 	and.w	r3, r3, #2
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d104      	bne.n	8008d04 <HAL_SD_IRQHandler+0x12c>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	f003 0320 	and.w	r3, r3, #32
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d011      	beq.n	8008d28 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f002 fd91 	bl	800b830 <SDMMC_CmdStopTransfer>
 8008d0e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d008      	beq.n	8008d28 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	431a      	orrs	r2, r3
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 f90e 	bl	8008f44 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f003 0310 	and.w	r3, r3, #16
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d104      	bne.n	8008d4a <HAL_SD_IRQHandler+0x172>
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f003 0320 	and.w	r3, r3, #32
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d002      	beq.n	8008d50 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f003 fc5c 	bl	800c608 <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f003 0301 	and.w	r3, r3, #1
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d105      	bne.n	8008d66 <HAL_SD_IRQHandler+0x18e>
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f003 0302 	and.w	r3, r3, #2
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	f000 80eb 	beq.w	8008f3c <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f003 fc58 	bl	800c61c <HAL_SD_RxCpltCallback>
}
 8008d6c:	e0e6      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d008      	beq.n	8008d8e <HAL_SD_IRQHandler+0x1b6>
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f003 0308 	and.w	r3, r3, #8
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d003      	beq.n	8008d8e <HAL_SD_IRQHandler+0x1b6>
    SD_Write_IT(hsd);
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f001 f8ac 	bl	8009ee4 <SD_Write_IT>
 8008d8c:	e0d6      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d94:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	f000 80a2 	beq.w	8008ee2 <HAL_SD_IRQHandler+0x30a>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008da4:	f003 0302 	and.w	r3, r3, #2
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d005      	beq.n	8008db8 <HAL_SD_IRQHandler+0x1e0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008db0:	f043 0202 	orr.w	r2, r3, #2
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dbe:	f003 0308 	and.w	r3, r3, #8
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d005      	beq.n	8008dd2 <HAL_SD_IRQHandler+0x1fa>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dca:	f043 0208 	orr.w	r2, r3, #8
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dd8:	f003 0320 	and.w	r3, r3, #32
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d005      	beq.n	8008dec <HAL_SD_IRQHandler+0x214>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de4:	f043 0220 	orr.w	r2, r3, #32
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008df2:	f003 0310 	and.w	r3, r3, #16
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d005      	beq.n	8008e06 <HAL_SD_IRQHandler+0x22e>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dfe:	f043 0210 	orr.w	r2, r3, #16
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a26      	ldr	r2, [pc, #152]	; (8008ea4 <HAL_SD_IRQHandler+0x2cc>)
 8008e0c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8008e1c:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	68da      	ldr	r2, [r3, #12]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e2c:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e3c:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68da      	ldr	r2, [r3, #12]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008e4c:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4618      	mov	r0, r3
 8008e54:	f002 fcec 	bl	800b830 <SDMMC_CmdStopTransfer>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e5e:	431a      	orrs	r2, r3
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	68da      	ldr	r2, [r3, #12]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e72:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e7c:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f003 0308 	and.w	r3, r3, #8
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d00f      	beq.n	8008ea8 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 f854 	bl	8008f44 <HAL_SD_ErrorCallback>
}
 8008e9c:	e04e      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
 8008e9e:	bf00      	nop
 8008ea0:	ffff3ec5 	.word	0xffff3ec5
 8008ea4:	18000f3a 	.word	0x18000f3a
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d044      	beq.n	8008f3c <HAL_SD_IRQHandler+0x364>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d040      	beq.n	8008f3c <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008ec8:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_ErrorCallback(hsd);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 f832 	bl	8008f44 <HAL_SD_ErrorCallback>
}
 8008ee0:	e02c      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d025      	beq.n	8008f3c <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ef8:	639a      	str	r2, [r3, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f00:	f003 0304 	and.w	r3, r3, #4
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d10c      	bne.n	8008f22 <HAL_SD_IRQHandler+0x34a>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f003 0320 	and.w	r3, r3, #32
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d003      	beq.n	8008f1a <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f001 f84e 	bl	8009fb4 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8008f18:	e010      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f001 f836 	bl	8009f8c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8008f20:	e00c      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f003 0320 	and.w	r3, r3, #32
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d003      	beq.n	8008f34 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f001 f837 	bl	8009fa0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8008f32:	e003      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f001 f81f 	bl	8009f78 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8008f3a:	e7ff      	b.n	8008f3c <HAL_SD_IRQHandler+0x364>
 8008f3c:	bf00      	nop
 8008f3e:	3710      	adds	r7, #16
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008f4c:	bf00      	nop
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr

08008f58 <HAL_SD_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status: Voltage Switch State
  * @retval None
  */
__weak  void HAL_SD_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	4603      	mov	r3, r0
 8008f60:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(status);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_EnableTransceiver could be implemented in the user file
   */
}
 8008f62:	bf00      	nop
 8008f64:	370c      	adds	r7, #12
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr
	...

08008f70 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f7e:	0f9b      	lsrs	r3, r3, #30
 8008f80:	b2da      	uxtb	r2, r3
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f8a:	0e9b      	lsrs	r3, r3, #26
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	f003 030f 	and.w	r3, r3, #15
 8008f92:	b2da      	uxtb	r2, r3
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f9c:	0e1b      	lsrs	r3, r3, #24
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	f003 0303 	and.w	r3, r3, #3
 8008fa4:	b2da      	uxtb	r2, r3
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fae:	0c1b      	lsrs	r3, r3, #16
 8008fb0:	b2da      	uxtb	r2, r3
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fba:	0a1b      	lsrs	r3, r3, #8
 8008fbc:	b2da      	uxtb	r2, r3
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fc6:	b2da      	uxtb	r2, r3
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fd0:	0d1b      	lsrs	r3, r3, #20
 8008fd2:	b29a      	uxth	r2, r3
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fdc:	0c1b      	lsrs	r3, r3, #16
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	f003 030f 	and.w	r3, r3, #15
 8008fe4:	b2da      	uxtb	r2, r3
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fee:	0bdb      	lsrs	r3, r3, #15
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	f003 0301 	and.w	r3, r3, #1
 8008ff6:	b2da      	uxtb	r2, r3
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009000:	0b9b      	lsrs	r3, r3, #14
 8009002:	b2db      	uxtb	r3, r3
 8009004:	f003 0301 	and.w	r3, r3, #1
 8009008:	b2da      	uxtb	r2, r3
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009012:	0b5b      	lsrs	r3, r3, #13
 8009014:	b2db      	uxtb	r3, r3
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	b2da      	uxtb	r2, r3
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009024:	0b1b      	lsrs	r3, r3, #12
 8009026:	b2db      	uxtb	r3, r3
 8009028:	f003 0301 	and.w	r3, r3, #1
 800902c:	b2da      	uxtb	r2, r3
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	2200      	movs	r2, #0
 8009036:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800903c:	2b00      	cmp	r3, #0
 800903e:	d163      	bne.n	8009108 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009044:	009a      	lsls	r2, r3, #2
 8009046:	f640 73fc 	movw	r3, #4092	; 0xffc
 800904a:	4013      	ands	r3, r2
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009050:	0f92      	lsrs	r2, r2, #30
 8009052:	431a      	orrs	r2, r3
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800905c:	0edb      	lsrs	r3, r3, #27
 800905e:	b2db      	uxtb	r3, r3
 8009060:	f003 0307 	and.w	r3, r3, #7
 8009064:	b2da      	uxtb	r2, r3
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800906e:	0e1b      	lsrs	r3, r3, #24
 8009070:	b2db      	uxtb	r3, r3
 8009072:	f003 0307 	and.w	r3, r3, #7
 8009076:	b2da      	uxtb	r2, r3
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009080:	0d5b      	lsrs	r3, r3, #21
 8009082:	b2db      	uxtb	r3, r3
 8009084:	f003 0307 	and.w	r3, r3, #7
 8009088:	b2da      	uxtb	r2, r3
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009092:	0c9b      	lsrs	r3, r3, #18
 8009094:	b2db      	uxtb	r3, r3
 8009096:	f003 0307 	and.w	r3, r3, #7
 800909a:	b2da      	uxtb	r2, r3
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090a4:	0bdb      	lsrs	r3, r3, #15
 80090a6:	b2db      	uxtb	r3, r3
 80090a8:	f003 0307 	and.w	r3, r3, #7
 80090ac:	b2da      	uxtb	r2, r3
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	1c5a      	adds	r2, r3, #1
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	7e1b      	ldrb	r3, [r3, #24]
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	f003 0307 	and.w	r3, r3, #7
 80090c6:	3302      	adds	r3, #2
 80090c8:	2201      	movs	r2, #1
 80090ca:	fa02 f303 	lsl.w	r3, r2, r3
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80090d2:	fb02 f203 	mul.w	r2, r2, r3
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	7a1b      	ldrb	r3, [r3, #8]
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	f003 030f 	and.w	r3, r3, #15
 80090e4:	2201      	movs	r2, #1
 80090e6:	409a      	lsls	r2, r3
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80090f4:	0a52      	lsrs	r2, r2, #9
 80090f6:	fb02 f203 	mul.w	r2, r2, r3
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009104:	659a      	str	r2, [r3, #88]	; 0x58
 8009106:	e031      	b.n	800916c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800910c:	2b01      	cmp	r3, #1
 800910e:	d11d      	bne.n	800914c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009114:	041b      	lsls	r3, r3, #16
 8009116:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800911e:	0c1b      	lsrs	r3, r3, #16
 8009120:	431a      	orrs	r2, r3
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	3301      	adds	r3, #1
 800912c:	029a      	lsls	r2, r3, #10
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009140:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	659a      	str	r2, [r3, #88]	; 0x58
 800914a:	e00f      	b.n	800916c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a58      	ldr	r2, [pc, #352]	; (80092b4 <HAL_SD_GetCardCSD+0x344>)
 8009152:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009158:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2201      	movs	r2, #1
 8009164:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	e09d      	b.n	80092a8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009170:	0b9b      	lsrs	r3, r3, #14
 8009172:	b2db      	uxtb	r3, r3
 8009174:	f003 0301 	and.w	r3, r3, #1
 8009178:	b2da      	uxtb	r2, r3
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009182:	09db      	lsrs	r3, r3, #7
 8009184:	b2db      	uxtb	r3, r3
 8009186:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800918a:	b2da      	uxtb	r2, r3
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009194:	b2db      	uxtb	r3, r3
 8009196:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800919a:	b2da      	uxtb	r2, r3
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091a4:	0fdb      	lsrs	r3, r3, #31
 80091a6:	b2da      	uxtb	r2, r3
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091b0:	0f5b      	lsrs	r3, r3, #29
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	f003 0303 	and.w	r3, r3, #3
 80091b8:	b2da      	uxtb	r2, r3
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091c2:	0e9b      	lsrs	r3, r3, #26
 80091c4:	b2db      	uxtb	r3, r3
 80091c6:	f003 0307 	and.w	r3, r3, #7
 80091ca:	b2da      	uxtb	r2, r3
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091d4:	0d9b      	lsrs	r3, r3, #22
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	f003 030f 	and.w	r3, r3, #15
 80091dc:	b2da      	uxtb	r2, r3
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091e6:	0d5b      	lsrs	r3, r3, #21
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	f003 0301 	and.w	r3, r3, #1
 80091ee:	b2da      	uxtb	r2, r3
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	2200      	movs	r2, #0
 80091fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009202:	0c1b      	lsrs	r3, r3, #16
 8009204:	b2db      	uxtb	r3, r3
 8009206:	f003 0301 	and.w	r3, r3, #1
 800920a:	b2da      	uxtb	r2, r3
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009216:	0bdb      	lsrs	r3, r3, #15
 8009218:	b2db      	uxtb	r3, r3
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	b2da      	uxtb	r2, r3
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800922a:	0b9b      	lsrs	r3, r3, #14
 800922c:	b2db      	uxtb	r3, r3
 800922e:	f003 0301 	and.w	r3, r3, #1
 8009232:	b2da      	uxtb	r2, r3
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800923e:	0b5b      	lsrs	r3, r3, #13
 8009240:	b2db      	uxtb	r3, r3
 8009242:	f003 0301 	and.w	r3, r3, #1
 8009246:	b2da      	uxtb	r2, r3
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009252:	0b1b      	lsrs	r3, r3, #12
 8009254:	b2db      	uxtb	r3, r3
 8009256:	f003 0301 	and.w	r3, r3, #1
 800925a:	b2da      	uxtb	r2, r3
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009266:	0a9b      	lsrs	r3, r3, #10
 8009268:	b2db      	uxtb	r3, r3
 800926a:	f003 0303 	and.w	r3, r3, #3
 800926e:	b2da      	uxtb	r2, r3
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800927a:	0a1b      	lsrs	r3, r3, #8
 800927c:	b2db      	uxtb	r3, r3
 800927e:	f003 0303 	and.w	r3, r3, #3
 8009282:	b2da      	uxtb	r2, r3
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800928e:	085b      	lsrs	r3, r3, #1
 8009290:	b2db      	uxtb	r3, r3
 8009292:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009296:	b2da      	uxtb	r2, r3
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80092a6:	2300      	movs	r3, #0
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr
 80092b4:	1fe00fff 	.word	0x1fe00fff

080092b8 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that 
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b094      	sub	sp, #80	; 0x50
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80092c2:	2300      	movs	r3, #0
 80092c4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 80092c8:	f107 0308 	add.w	r3, r7, #8
 80092cc:	4619      	mov	r1, r3
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 fb64 	bl	800999c <SD_SendSDStatus>
 80092d4:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 80092d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d011      	beq.n	8009300 <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a4f      	ldr	r2, [pc, #316]	; (8009420 <HAL_SD_GetCardStatus+0x168>)
 80092e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092ea:	431a      	orrs	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2201      	movs	r2, #1
 80092f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80092f8:	2301      	movs	r3, #1
 80092fa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80092fe:	e070      	b.n	80093e2 <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	099b      	lsrs	r3, r3, #6
 8009304:	b2db      	uxtb	r3, r3
 8009306:	f003 0303 	and.w	r3, r3, #3
 800930a:	b2da      	uxtb	r2, r3
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	095b      	lsrs	r3, r3, #5
 8009314:	b2db      	uxtb	r3, r3
 8009316:	f003 0301 	and.w	r3, r3, #1
 800931a:	b2da      	uxtb	r2, r3
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	0a1b      	lsrs	r3, r3, #8
 8009324:	b29b      	uxth	r3, r3
 8009326:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800932a:	b29a      	uxth	r2, r3
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	0e1b      	lsrs	r3, r3, #24
 8009330:	b29b      	uxth	r3, r3
 8009332:	4313      	orrs	r3, r2
 8009334:	b29a      	uxth	r2, r3
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	061a      	lsls	r2, r3, #24
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	021b      	lsls	r3, r3, #8
 8009342:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009346:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	0a1b      	lsrs	r3, r3, #8
 800934c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8009350:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	0e1b      	lsrs	r3, r3, #24
 8009356:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	b2da      	uxtb	r2, r3
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	0a1b      	lsrs	r3, r3, #8
 8009368:	b2da      	uxtb	r2, r3
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	0d1b      	lsrs	r3, r3, #20
 8009372:	b2db      	uxtb	r3, r3
 8009374:	f003 030f 	and.w	r3, r3, #15
 8009378:	b2da      	uxtb	r2, r3
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	0c1b      	lsrs	r3, r3, #16
 8009382:	b29b      	uxth	r3, r3
 8009384:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009388:	b29a      	uxth	r2, r3
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	b29b      	uxth	r3, r3
 800938e:	b2db      	uxtb	r3, r3
 8009390:	b29b      	uxth	r3, r3
 8009392:	4313      	orrs	r3, r2
 8009394:	b29a      	uxth	r2, r3
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	0a9b      	lsrs	r3, r3, #10
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80093a4:	b2da      	uxtb	r2, r3
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	0a1b      	lsrs	r3, r3, #8
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	f003 0303 	and.w	r3, r3, #3
 80093b4:	b2da      	uxtb	r2, r3
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	091b      	lsrs	r3, r3, #4
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	f003 030f 	and.w	r3, r3, #15
 80093c4:	b2da      	uxtb	r2, r3
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	f003 030f 	and.w	r3, r3, #15
 80093d2:	b2da      	uxtb	r2, r3
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	0e1b      	lsrs	r3, r3, #24
 80093dc:	b2da      	uxtb	r2, r3
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80093ea:	4618      	mov	r0, r3
 80093ec:	f002 f970 	bl	800b6d0 <SDMMC_CmdBlockLength>
 80093f0:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 80093f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d00d      	beq.n	8009414 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a08      	ldr	r2, [pc, #32]	; (8009420 <HAL_SD_GetCardStatus+0x168>)
 80093fe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009404:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2201      	movs	r2, #1
 800940a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 8009414:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8009418:	4618      	mov	r0, r3
 800941a:	3750      	adds	r7, #80	; 0x50
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}
 8009420:	1fe00fff 	.word	0x1fe00fff

08009424 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800946e:	2300      	movs	r3, #0
}
 8009470:	4618      	mov	r0, r3
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800947c:	b5b0      	push	{r4, r5, r7, lr}
 800947e:	b08e      	sub	sp, #56	; 0x38
 8009480:	af04      	add	r7, sp, #16
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8009486:	2300      	movs	r3, #0
 8009488:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2203      	movs	r2, #3
 8009490:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009498:	2b03      	cmp	r3, #3
 800949a:	d02e      	beq.n	80094fa <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094a2:	d106      	bne.n	80094b2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094a8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	639a      	str	r2, [r3, #56]	; 0x38
 80094b0:	e029      	b.n	8009506 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80094b8:	d10a      	bne.n	80094d0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 fb66 	bl	8009b8c <SD_WideBus_Enable>
 80094c0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094c6:	6a3b      	ldr	r3, [r7, #32]
 80094c8:	431a      	orrs	r2, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	639a      	str	r2, [r3, #56]	; 0x38
 80094ce:	e01a      	b.n	8009506 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10a      	bne.n	80094ec <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fba3 	bl	8009c22 <SD_WideBus_Disable>
 80094dc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094e2:	6a3b      	ldr	r3, [r7, #32]
 80094e4:	431a      	orrs	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	639a      	str	r2, [r3, #56]	; 0x38
 80094ea:	e00c      	b.n	8009506 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094f0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	639a      	str	r2, [r3, #56]	; 0x38
 80094f8:	e005      	b.n	8009506 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094fe:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800950a:	2b00      	cmp	r3, #0
 800950c:	d007      	beq.n	800951e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a2e      	ldr	r2, [pc, #184]	; (80095cc <HAL_SD_ConfigWideBusOperation+0x150>)
 8009514:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8009516:	2301      	movs	r3, #1
 8009518:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800951c:	e034      	b.n	8009588 <HAL_SD_ConfigWideBusOperation+0x10c>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	60bb      	str	r3, [r7, #8]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	60fb      	str	r3, [r7, #12]
    Init.BusWide             = WideMode;
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	613b      	str	r3, [r7, #16]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	691b      	ldr	r3, [r3, #16]
 8009532:	617b      	str	r3, [r7, #20]

    /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	695b      	ldr	r3, [r3, #20]
 8009538:	2b03      	cmp	r3, #3
 800953a:	d903      	bls.n	8009544 <HAL_SD_ConfigWideBusOperation+0xc8>
    {
      Init.ClockDiv = hsd->Init.ClockDiv;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	695b      	ldr	r3, [r3, #20]
 8009540:	61bb      	str	r3, [r7, #24]
 8009542:	e012      	b.n	800956a <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009548:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800954c:	d103      	bne.n	8009556 <HAL_SD_ConfigWideBusOperation+0xda>
    {
      /* UltraHigh speed SD card,user Clock div */
      Init.ClockDiv = hsd->Init.ClockDiv;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	695b      	ldr	r3, [r3, #20]
 8009552:	61bb      	str	r3, [r7, #24]
 8009554:	e009      	b.n	800956a <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800955a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800955e:	d102      	bne.n	8009566 <HAL_SD_ConfigWideBusOperation+0xea>
    {
      /* High speed SD card, Max Frequency = 50Mhz */
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 8009560:	2302      	movs	r3, #2
 8009562:	61bb      	str	r3, [r7, #24]
 8009564:	e001      	b.n	800956a <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else
    {
      /* No High speed SD card, Max Frequency = 25Mhz */
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 8009566:	2304      	movs	r3, #4
 8009568:	61bb      	str	r3, [r7, #24]
    }

    (void)SDMMC_Init(hsd->Instance, Init);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681d      	ldr	r5, [r3, #0]
 800956e:	466c      	mov	r4, sp
 8009570:	f107 0314 	add.w	r3, r7, #20
 8009574:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009578:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800957c:	f107 0308 	add.w	r3, r7, #8
 8009580:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009582:	4628      	mov	r0, r5
 8009584:	f001 ffc6 	bl	800b514 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009590:	4618      	mov	r0, r3
 8009592:	f002 f89d 	bl	800b6d0 <SDMMC_CmdBlockLength>
 8009596:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009598:	6a3b      	ldr	r3, [r7, #32]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d00c      	beq.n	80095b8 <HAL_SD_ConfigWideBusOperation+0x13c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a0a      	ldr	r2, [pc, #40]	; (80095cc <HAL_SD_ConfigWideBusOperation+0x150>)
 80095a4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095aa:	6a3b      	ldr	r3, [r7, #32]
 80095ac:	431a      	orrs	r2, r3
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80095c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3728      	adds	r7, #40	; 0x28
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bdb0      	pop	{r4, r5, r7, pc}
 80095cc:	1fe00fff 	.word	0x1fe00fff

080095d0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b086      	sub	sp, #24
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80095d8:	2300      	movs	r3, #0
 80095da:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80095dc:	f107 030c 	add.w	r3, r7, #12
 80095e0:	4619      	mov	r1, r3
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f000 faaa 	bl	8009b3c <SD_SendStatus>
 80095e8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d005      	beq.n	80095fc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	431a      	orrs	r2, r3
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	0a5b      	lsrs	r3, r3, #9
 8009600:	f003 030f 	and.w	r3, r3, #15
 8009604:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009606:	693b      	ldr	r3, [r7, #16]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3718      	adds	r7, #24
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009610:	b590      	push	{r4, r7, lr}
 8009612:	b091      	sub	sp, #68	; 0x44
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009618:	2301      	movs	r3, #1
 800961a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4618      	mov	r0, r3
 8009622:	f001 ffd0 	bl	800b5c6 <SDMMC_GetPowerState>
 8009626:	4603      	mov	r3, r0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d102      	bne.n	8009632 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800962c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009630:	e0a8      	b.n	8009784 <SD_InitCard+0x174>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009636:	2b03      	cmp	r3, #3
 8009638:	d02e      	beq.n	8009698 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	4618      	mov	r0, r3
 8009640:	f002 fa1c 	bl	800ba7c <SDMMC_CmdSendCID>
 8009644:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009648:	2b00      	cmp	r3, #0
 800964a:	d001      	beq.n	8009650 <SD_InitCard+0x40>
    {
      return errorstate;
 800964c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800964e:	e099      	b.n	8009784 <SD_InitCard+0x174>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	2100      	movs	r1, #0
 8009656:	4618      	mov	r0, r3
 8009658:	f001 fffb 	bl	800b652 <SDMMC_GetResponse>
 800965c:	4602      	mov	r2, r0
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2104      	movs	r1, #4
 8009668:	4618      	mov	r0, r3
 800966a:	f001 fff2 	bl	800b652 <SDMMC_GetResponse>
 800966e:	4602      	mov	r2, r0
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2108      	movs	r1, #8
 800967a:	4618      	mov	r0, r3
 800967c:	f001 ffe9 	bl	800b652 <SDMMC_GetResponse>
 8009680:	4602      	mov	r2, r0
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	210c      	movs	r1, #12
 800968c:	4618      	mov	r0, r3
 800968e:	f001 ffe0 	bl	800b652 <SDMMC_GetResponse>
 8009692:	4602      	mov	r2, r0
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800969c:	2b03      	cmp	r3, #3
 800969e:	d00d      	beq.n	80096bc <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f107 020e 	add.w	r2, r7, #14
 80096a8:	4611      	mov	r1, r2
 80096aa:	4618      	mov	r0, r3
 80096ac:	f002 fa25 	bl	800bafa <SDMMC_CmdSetRelAdd>
 80096b0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80096b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d001      	beq.n	80096bc <SD_InitCard+0xac>
    {
      return errorstate;
 80096b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096ba:	e063      	b.n	8009784 <SD_InitCard+0x174>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096c0:	2b03      	cmp	r3, #3
 80096c2:	d036      	beq.n	8009732 <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80096c4:	89fb      	ldrh	r3, [r7, #14]
 80096c6:	461a      	mov	r2, r3
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80096d4:	041b      	lsls	r3, r3, #16
 80096d6:	4619      	mov	r1, r3
 80096d8:	4610      	mov	r0, r2
 80096da:	f002 f9ee 	bl	800baba <SDMMC_CmdSendCSD>
 80096de:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80096e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d001      	beq.n	80096ea <SD_InitCard+0xda>
    {
      return errorstate;
 80096e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e8:	e04c      	b.n	8009784 <SD_InitCard+0x174>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2100      	movs	r1, #0
 80096f0:	4618      	mov	r0, r3
 80096f2:	f001 ffae 	bl	800b652 <SDMMC_GetResponse>
 80096f6:	4602      	mov	r2, r0
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2104      	movs	r1, #4
 8009702:	4618      	mov	r0, r3
 8009704:	f001 ffa5 	bl	800b652 <SDMMC_GetResponse>
 8009708:	4602      	mov	r2, r0
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2108      	movs	r1, #8
 8009714:	4618      	mov	r0, r3
 8009716:	f001 ff9c 	bl	800b652 <SDMMC_GetResponse>
 800971a:	4602      	mov	r2, r0
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	210c      	movs	r1, #12
 8009726:	4618      	mov	r0, r3
 8009728:	f001 ff93 	bl	800b652 <SDMMC_GetResponse>
 800972c:	4602      	mov	r2, r0
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	2104      	movs	r1, #4
 8009738:	4618      	mov	r0, r3
 800973a:	f001 ff8a 	bl	800b652 <SDMMC_GetResponse>
 800973e:	4603      	mov	r3, r0
 8009740:	0d1a      	lsrs	r2, r3, #20
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009746:	f107 0310 	add.w	r3, r7, #16
 800974a:	4619      	mov	r1, r3
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f7ff fc0f 	bl	8008f70 <HAL_SD_GetCardCSD>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	d002      	beq.n	800975e <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009758:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800975c:	e012      	b.n	8009784 <SD_InitCard+0x174>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6819      	ldr	r1, [r3, #0]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009766:	041b      	lsls	r3, r3, #16
 8009768:	f04f 0400 	mov.w	r4, #0
 800976c:	461a      	mov	r2, r3
 800976e:	4623      	mov	r3, r4
 8009770:	4608      	mov	r0, r1
 8009772:	f002 f899 	bl	800b8a8 <SDMMC_CmdSelDesel>
 8009776:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800977a:	2b00      	cmp	r3, #0
 800977c:	d001      	beq.n	8009782 <SD_InitCard+0x172>
  {
    return errorstate;
 800977e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009780:	e000      	b.n	8009784 <SD_InitCard+0x174>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009782:	2300      	movs	r3, #0
}
 8009784:	4618      	mov	r0, r3
 8009786:	3744      	adds	r7, #68	; 0x44
 8009788:	46bd      	mov	sp, r7
 800978a:	bd90      	pop	{r4, r7, pc}

0800978c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b088      	sub	sp, #32
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009794:	2300      	movs	r3, #0
 8009796:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 8009798:	2300      	movs	r3, #0
 800979a:	61fb      	str	r3, [r7, #28]
 800979c:	2300      	movs	r3, #0
 800979e:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
 80097a0:	f7f6 fe20 	bl	80003e4 <HAL_GetTick>
 80097a4:	6178      	str	r0, [r7, #20]
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4618      	mov	r0, r3
 80097ac:	f002 f8a0 	bl	800b8f0 <SDMMC_CmdGoIdleState>
 80097b0:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d001      	beq.n	80097bc <SD_PowerON+0x30>
  {
    return errorstate;
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	e0e9      	b.n	8009990 <SD_PowerON+0x204>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4618      	mov	r0, r3
 80097c2:	f002 f8b3 	bl	800b92c <SDMMC_CmdOperCond>
 80097c6:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 80097c8:	693b      	ldr	r3, [r7, #16]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00d      	beq.n	80097ea <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2200      	movs	r2, #0
 80097d2:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4618      	mov	r0, r3
 80097da:	f002 f889 	bl	800b8f0 <SDMMC_CmdGoIdleState>
 80097de:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d004      	beq.n	80097f0 <SD_PowerON+0x64>
    {
      return errorstate;
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	e0d2      	b.n	8009990 <SD_PowerON+0x204>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2201      	movs	r2, #1
 80097ee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097f4:	2b01      	cmp	r3, #1
 80097f6:	d137      	bne.n	8009868 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2100      	movs	r1, #0
 80097fe:	4618      	mov	r0, r3
 8009800:	f002 f8b4 	bl	800b96c <SDMMC_CmdAppCommand>
 8009804:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d02d      	beq.n	8009868 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800980c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009810:	e0be      	b.n	8009990 <SD_PowerON+0x204>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2100      	movs	r1, #0
 8009818:	4618      	mov	r0, r3
 800981a:	f002 f8a7 	bl	800b96c <SDMMC_CmdAppCommand>
 800981e:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d001      	beq.n	800982a <SD_PowerON+0x9e>
    {
      return errorstate;
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	e0b2      	b.n	8009990 <SD_PowerON+0x204>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	495a      	ldr	r1, [pc, #360]	; (8009998 <SD_PowerON+0x20c>)
 8009830:	4618      	mov	r0, r3
 8009832:	f002 f8be 	bl	800b9b2 <SDMMC_CmdAppOperCommand>
 8009836:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d002      	beq.n	8009844 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800983e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009842:	e0a5      	b.n	8009990 <SD_PowerON+0x204>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	2100      	movs	r1, #0
 800984a:	4618      	mov	r0, r3
 800984c:	f001 ff01 	bl	800b652 <SDMMC_GetResponse>
 8009850:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009852:	69fb      	ldr	r3, [r7, #28]
 8009854:	0fdb      	lsrs	r3, r3, #31
 8009856:	2b01      	cmp	r3, #1
 8009858:	d101      	bne.n	800985e <SD_PowerON+0xd2>
 800985a:	2301      	movs	r3, #1
 800985c:	e000      	b.n	8009860 <SD_PowerON+0xd4>
 800985e:	2300      	movs	r3, #0
 8009860:	61bb      	str	r3, [r7, #24]

    count++;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	3301      	adds	r3, #1
 8009866:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800986e:	4293      	cmp	r3, r2
 8009870:	d802      	bhi.n	8009878 <SD_PowerON+0xec>
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d0cc      	beq.n	8009812 <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800987e:	4293      	cmp	r3, r2
 8009880:	d902      	bls.n	8009888 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009882:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009886:	e083      	b.n	8009990 <SD_PowerON+0x204>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009888:	69fb      	ldr	r3, [r7, #28]
 800988a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800988e:	2b00      	cmp	r3, #0
 8009890:	d07d      	beq.n	800998e <SD_PowerON+0x202>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2201      	movs	r2, #1
 8009896:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_SD_TRANSCEIVER != 0U)
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	699b      	ldr	r3, [r3, #24]
 800989c:	2b02      	cmp	r3, #2
 800989e:	d176      	bne.n	800998e <SD_PowerON+0x202>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d071      	beq.n	800998e <SD_PowerON+0x202>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098b0:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	681a      	ldr	r2, [r3, #0]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f042 0208 	orr.w	r2, r2, #8
 80098c0:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4618      	mov	r0, r3
 80098c8:	f002 f97e 	bl	800bbc8 <SDMMC_CmdVoltageSwitch>
 80098cc:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d00c      	beq.n	80098ee <SD_PowerON+0x162>
        {
          return errorstate;
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	e05b      	b.n	8009990 <SD_PowerON+0x204>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80098d8:	f7f6 fd84 	bl	80003e4 <HAL_GetTick>
 80098dc:	4602      	mov	r2, r0
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	1ad3      	subs	r3, r2, r3
 80098e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098e6:	d102      	bne.n	80098ee <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 80098e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80098ec:	e050      	b.n	8009990 <SD_PowerON+0x204>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80098f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80098fc:	d1ec      	bne.n	80098d8 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8009906:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800990e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009912:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009916:	d002      	beq.n	800991e <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8009918:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800991c:	e038      	b.n	8009990 <SD_PowerON+0x204>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 800991e:	2001      	movs	r0, #1
 8009920:	f7ff fb1a 	bl	8008f58 <HAL_SD_DriveTransceiver_1_8V_Callback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f042 0204 	orr.w	r2, r2, #4
 8009932:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8009934:	e00a      	b.n	800994c <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009936:	f7f6 fd55 	bl	80003e4 <HAL_GetTick>
 800993a:	4602      	mov	r2, r0
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	1ad3      	subs	r3, r2, r3
 8009940:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009944:	d102      	bne.n	800994c <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 8009946:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800994a:	e021      	b.n	8009990 <SD_PowerON+0x204>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009956:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800995a:	d1ec      	bne.n	8009936 <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009964:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800996c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009970:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009974:	d102      	bne.n	800997c <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009976:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800997a:	e009      	b.n	8009990 <SD_PowerON+0x204>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2213      	movs	r2, #19
 8009982:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800998c:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800998e:	2300      	movs	r3, #0
}
 8009990:	4618      	mov	r0, r3
 8009992:	3720      	adds	r7, #32
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}
 8009998:	c1100000 	.word	0xc1100000

0800999c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b08c      	sub	sp, #48	; 0x30
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80099a6:	f7f6 fd1d 	bl	80003e4 <HAL_GetTick>
 80099aa:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2100      	movs	r1, #0
 80099b6:	4618      	mov	r0, r3
 80099b8:	f001 fe4b 	bl	800b652 <SDMMC_GetResponse>
 80099bc:	4603      	mov	r3, r0
 80099be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80099c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80099c6:	d102      	bne.n	80099ce <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80099c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80099cc:	e0b0      	b.n	8009b30 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2140      	movs	r1, #64	; 0x40
 80099d4:	4618      	mov	r0, r3
 80099d6:	f001 fe7b 	bl	800b6d0 <SDMMC_CmdBlockLength>
 80099da:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80099dc:	6a3b      	ldr	r3, [r7, #32]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d005      	beq.n	80099ee <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	e0a0      	b.n	8009b30 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099f6:	041b      	lsls	r3, r3, #16
 80099f8:	4619      	mov	r1, r3
 80099fa:	4610      	mov	r0, r2
 80099fc:	f001 ffb6 	bl	800b96c <SDMMC_CmdAppCommand>
 8009a00:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a02:	6a3b      	ldr	r3, [r7, #32]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d005      	beq.n	8009a14 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8009a10:	6a3b      	ldr	r3, [r7, #32]
 8009a12:	e08d      	b.n	8009b30 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009a14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009a18:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8009a1a:	2340      	movs	r3, #64	; 0x40
 8009a1c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8009a1e:	2360      	movs	r3, #96	; 0x60
 8009a20:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009a22:	2302      	movs	r3, #2
 8009a24:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009a26:	2300      	movs	r3, #0
 8009a28:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f107 0208 	add.w	r2, r7, #8
 8009a36:	4611      	mov	r1, r2
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f001 fe1d 	bl	800b678 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4618      	mov	r0, r3
 8009a44:	f002 f89e 	bl	800bb84 <SDMMC_CmdStatusRegister>
 8009a48:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a4a:	6a3b      	ldr	r3, [r7, #32]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d02b      	beq.n	8009aa8 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8009a58:	6a3b      	ldr	r3, [r7, #32]
 8009a5a:	e069      	b.n	8009b30 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d013      	beq.n	8009a92 <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a6e:	e00d      	b.n	8009a8c <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4618      	mov	r0, r3
 8009a76:	f001 fd77 	bl	800b568 <SDMMC_ReadFIFO>
 8009a7a:	4602      	mov	r2, r0
 8009a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a7e:	601a      	str	r2, [r3, #0]
        pData++;
 8009a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a82:	3304      	adds	r3, #4
 8009a84:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 8009a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a88:	3301      	adds	r3, #1
 8009a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a8e:	2b07      	cmp	r3, #7
 8009a90:	d9ee      	bls.n	8009a70 <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009a92:	f7f6 fca7 	bl	80003e4 <HAL_GetTick>
 8009a96:	4602      	mov	r2, r0
 8009a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9a:	1ad3      	subs	r3, r2, r3
 8009a9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009aa0:	d102      	bne.n	8009aa8 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009aa2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009aa6:	e043      	b.n	8009b30 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aae:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d0d2      	beq.n	8009a5c <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009abc:	f003 0308 	and.w	r3, r3, #8
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009ac4:	2308      	movs	r3, #8
 8009ac6:	e033      	b.n	8009b30 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ace:	f003 0302 	and.w	r3, r3, #2
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d001      	beq.n	8009ada <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009ad6:	2302      	movs	r3, #2
 8009ad8:	e02a      	b.n	8009b30 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ae0:	f003 0320 	and.w	r3, r3, #32
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d017      	beq.n	8009b18 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8009ae8:	2320      	movs	r3, #32
 8009aea:	e021      	b.n	8009b30 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4618      	mov	r0, r3
 8009af2:	f001 fd39 	bl	800b568 <SDMMC_ReadFIFO>
 8009af6:	4602      	mov	r2, r0
 8009af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afa:	601a      	str	r2, [r3, #0]
    pData++;
 8009afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afe:	3304      	adds	r3, #4
 8009b00:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009b02:	f7f6 fc6f 	bl	80003e4 <HAL_GetTick>
 8009b06:	4602      	mov	r2, r0
 8009b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b0a:	1ad3      	subs	r3, r2, r3
 8009b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b10:	d102      	bne.n	8009b18 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009b12:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009b16:	e00b      	b.n	8009b30 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1e2      	bne.n	8009aec <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4a03      	ldr	r2, [pc, #12]	; (8009b38 <SD_SendSDStatus+0x19c>)
 8009b2c:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 8009b2e:	2300      	movs	r3, #0
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3730      	adds	r7, #48	; 0x30
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	18000f3a 	.word	0x18000f3a

08009b3c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b084      	sub	sp, #16
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
 8009b44:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d102      	bne.n	8009b52 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009b4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009b50:	e018      	b.n	8009b84 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b5a:	041b      	lsls	r3, r3, #16
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	4610      	mov	r0, r2
 8009b60:	f001 ffed 	bl	800bb3e <SDMMC_CmdSendStatus>
 8009b64:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d001      	beq.n	8009b70 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	e009      	b.n	8009b84 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2100      	movs	r1, #0
 8009b76:	4618      	mov	r0, r3
 8009b78:	f001 fd6b 	bl	800b652 <SDMMC_GetResponse>
 8009b7c:	4602      	mov	r2, r0
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b086      	sub	sp, #24
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009b94:	2300      	movs	r3, #0
 8009b96:	60fb      	str	r3, [r7, #12]
 8009b98:	2300      	movs	r3, #0
 8009b9a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	2100      	movs	r1, #0
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f001 fd55 	bl	800b652 <SDMMC_GetResponse>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009bae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009bb2:	d102      	bne.n	8009bba <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009bb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009bb8:	e02f      	b.n	8009c1a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009bba:	f107 030c 	add.w	r3, r7, #12
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 f879 	bl	8009cb8 <SD_FindSCR>
 8009bc6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d001      	beq.n	8009bd2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	e023      	b.n	8009c1a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d01c      	beq.n	8009c16 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009be4:	041b      	lsls	r3, r3, #16
 8009be6:	4619      	mov	r1, r3
 8009be8:	4610      	mov	r0, r2
 8009bea:	f001 febf 	bl	800b96c <SDMMC_CmdAppCommand>
 8009bee:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d001      	beq.n	8009bfa <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	e00f      	b.n	8009c1a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2102      	movs	r1, #2
 8009c00:	4618      	mov	r0, r3
 8009c02:	f001 fef6 	bl	800b9f2 <SDMMC_CmdBusWidth>
 8009c06:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d001      	beq.n	8009c12 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	e003      	b.n	8009c1a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009c12:	2300      	movs	r3, #0
 8009c14:	e001      	b.n	8009c1a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009c16:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3718      	adds	r7, #24
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}

08009c22 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009c22:	b580      	push	{r7, lr}
 8009c24:	b086      	sub	sp, #24
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	60fb      	str	r3, [r7, #12]
 8009c2e:	2300      	movs	r3, #0
 8009c30:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	2100      	movs	r1, #0
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f001 fd0a 	bl	800b652 <SDMMC_GetResponse>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c48:	d102      	bne.n	8009c50 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009c4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009c4e:	e02f      	b.n	8009cb0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009c50:	f107 030c 	add.w	r3, r7, #12
 8009c54:	4619      	mov	r1, r3
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 f82e 	bl	8009cb8 <SD_FindSCR>
 8009c5c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009c5e:	697b      	ldr	r3, [r7, #20]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d001      	beq.n	8009c68 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009c64:	697b      	ldr	r3, [r7, #20]
 8009c66:	e023      	b.n	8009cb0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d01c      	beq.n	8009cac <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c7a:	041b      	lsls	r3, r3, #16
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	4610      	mov	r0, r2
 8009c80:	f001 fe74 	bl	800b96c <SDMMC_CmdAppCommand>
 8009c84:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d001      	beq.n	8009c90 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	e00f      	b.n	8009cb0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	2100      	movs	r1, #0
 8009c96:	4618      	mov	r0, r3
 8009c98:	f001 feab 	bl	800b9f2 <SDMMC_CmdBusWidth>
 8009c9c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d001      	beq.n	8009ca8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	e003      	b.n	8009cb0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	e001      	b.n	8009cb0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009cac:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3718      	adds	r7, #24
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}

08009cb8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b08e      	sub	sp, #56	; 0x38
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009cc2:	f7f6 fb8f 	bl	80003e4 <HAL_GetTick>
 8009cc6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8009ccc:	2300      	movs	r3, #0
 8009cce:	60bb      	str	r3, [r7, #8]
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	2108      	movs	r1, #8
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f001 fcf6 	bl	800b6d0 <SDMMC_CmdBlockLength>
 8009ce4:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d001      	beq.n	8009cf0 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cee:	e0ad      	b.n	8009e4c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cf8:	041b      	lsls	r3, r3, #16
 8009cfa:	4619      	mov	r1, r3
 8009cfc:	4610      	mov	r0, r2
 8009cfe:	f001 fe35 	bl	800b96c <SDMMC_CmdAppCommand>
 8009d02:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d001      	beq.n	8009d0e <SD_FindSCR+0x56>
  {
    return errorstate;
 8009d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d0c:	e09e      	b.n	8009e4c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009d0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009d12:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009d14:	2308      	movs	r3, #8
 8009d16:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8009d18:	2330      	movs	r3, #48	; 0x30
 8009d1a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009d1c:	2302      	movs	r3, #2
 8009d1e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009d20:	2300      	movs	r3, #0
 8009d22:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009d24:	2301      	movs	r3, #1
 8009d26:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f107 0210 	add.w	r2, r7, #16
 8009d30:	4611      	mov	r1, r2
 8009d32:	4618      	mov	r0, r3
 8009d34:	f001 fca0 	bl	800b678 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f001 fe7b 	bl	800ba38 <SDMMC_CmdSendSCR>
 8009d42:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d027      	beq.n	8009d9a <SD_FindSCR+0xe2>
  {
    return errorstate;
 8009d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d4c:	e07e      	b.n	8009e4c <SD_FindSCR+0x194>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d113      	bne.n	8009d84 <SD_FindSCR+0xcc>
 8009d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d110      	bne.n	8009d84 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	4618      	mov	r0, r3
 8009d68:	f001 fbfe 	bl	800b568 <SDMMC_ReadFIFO>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4618      	mov	r0, r3
 8009d76:	f001 fbf7 	bl	800b568 <SDMMC_ReadFIFO>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	60fb      	str	r3, [r7, #12]
      index++;
 8009d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d80:	3301      	adds	r3, #1
 8009d82:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009d84:	f7f6 fb2e 	bl	80003e4 <HAL_GetTick>
 8009d88:	4602      	mov	r2, r0
 8009d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d8c:	1ad3      	subs	r3, r2, r3
 8009d8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d92:	d102      	bne.n	8009d9a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009d94:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009d98:	e058      	b.n	8009e4c <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009da0:	f240 532a 	movw	r3, #1322	; 0x52a
 8009da4:	4013      	ands	r3, r2
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d0d1      	beq.n	8009d4e <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009db0:	f003 0308 	and.w	r3, r3, #8
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d005      	beq.n	8009dc4 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	2208      	movs	r2, #8
 8009dbe:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009dc0:	2308      	movs	r3, #8
 8009dc2:	e043      	b.n	8009e4c <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dca:	f003 0302 	and.w	r3, r3, #2
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d005      	beq.n	8009dde <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	2202      	movs	r2, #2
 8009dd8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009dda:	2302      	movs	r3, #2
 8009ddc:	e036      	b.n	8009e4c <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009de4:	f003 0320 	and.w	r3, r3, #32
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d005      	beq.n	8009df8 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	2220      	movs	r2, #32
 8009df2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009df4:	2320      	movs	r3, #32
 8009df6:	e029      	b.n	8009e4c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a15      	ldr	r2, [pc, #84]	; (8009e54 <SD_FindSCR+0x19c>)
 8009dfe:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	061a      	lsls	r2, r3, #24
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	021b      	lsls	r3, r3, #8
 8009e08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009e0c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	0a1b      	lsrs	r3, r3, #8
 8009e12:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009e16:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	0e1b      	lsrs	r3, r3, #24
 8009e1c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e20:	601a      	str	r2, [r3, #0]
    scr++;
 8009e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e24:	3304      	adds	r3, #4
 8009e26:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	061a      	lsls	r2, r3, #24
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	021b      	lsls	r3, r3, #8
 8009e30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009e34:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	0a1b      	lsrs	r3, r3, #8
 8009e3a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009e3e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	0e1b      	lsrs	r3, r3, #24
 8009e44:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e48:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3738      	adds	r7, #56	; 0x38
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	18000f3a 	.word	0x18000f3a

08009e58 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b086      	sub	sp, #24
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  uint32_t count, data;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e64:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e6a:	2b1f      	cmp	r3, #31
 8009e6c:	d936      	bls.n	8009edc <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009e6e:	2300      	movs	r3, #0
 8009e70:	617b      	str	r3, [r7, #20]
 8009e72:	e027      	b.n	8009ec4 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f001 fb75 	bl	800b568 <SDMMC_ReadFIFO>
 8009e7e:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	b2da      	uxtb	r2, r3
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	3301      	adds	r3, #1
 8009e8c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	0a1b      	lsrs	r3, r3, #8
 8009e92:	b2da      	uxtb	r2, r3
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009e98:	693b      	ldr	r3, [r7, #16]
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	0c1b      	lsrs	r3, r3, #16
 8009ea2:	b2da      	uxtb	r2, r3
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	0e1b      	lsrs	r3, r3, #24
 8009eb2:	b2da      	uxtb	r2, r3
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	3301      	adds	r3, #1
 8009ebc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	617b      	str	r3, [r7, #20]
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	2b07      	cmp	r3, #7
 8009ec8:	d9d4      	bls.n	8009e74 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	693a      	ldr	r2, [r7, #16]
 8009ece:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize -= 32U;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ed4:	f1a3 0220 	sub.w	r2, r3, #32
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009edc:	bf00      	nop
 8009ede:	3718      	adds	r7, #24
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b086      	sub	sp, #24
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  uint32_t count, data;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6a1b      	ldr	r3, [r3, #32]
 8009ef0:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ef6:	2b1f      	cmp	r3, #31
 8009ef8:	d93a      	bls.n	8009f70 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009efa:	2300      	movs	r3, #0
 8009efc:	617b      	str	r3, [r7, #20]
 8009efe:	e02b      	b.n	8009f58 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	781b      	ldrb	r3, [r3, #0]
 8009f10:	021a      	lsls	r2, r3, #8
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	4313      	orrs	r3, r2
 8009f16:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	041a      	lsls	r2, r3, #16
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	4313      	orrs	r3, r2
 8009f28:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	061a      	lsls	r2, r3, #24
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	3301      	adds	r3, #1
 8009f40:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f107 020c 	add.w	r2, r7, #12
 8009f4a:	4611      	mov	r1, r2
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f001 fb18 	bl	800b582 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	3301      	adds	r3, #1
 8009f56:	617b      	str	r3, [r7, #20]
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	2b07      	cmp	r3, #7
 8009f5c:	d9d0      	bls.n	8009f00 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	693a      	ldr	r2, [r7, #16]
 8009f62:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize -= 32U;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f68:	f1a3 0220 	sub.w	r2, r3, #32
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009f70:	bf00      	nop
 8009f72:	3718      	adds	r7, #24
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b083      	sub	sp, #12
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8009f80:	bf00      	nop
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8009f94:	bf00      	nop
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr

08009fa0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8009fa8:	bf00      	nop
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8009fbc:	bf00      	nop
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b082      	sub	sp, #8
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
 8009fd0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d101      	bne.n	8009fdc <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	e02b      	b.n	800a034 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d106      	bne.n	8009ff6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f002 fc97 	bl	800c924 <HAL_SDRAM_MspInit>
#endif
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2202      	movs	r2, #2
 8009ffa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681a      	ldr	r2, [r3, #0]
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	3304      	adds	r3, #4
 800a006:	4619      	mov	r1, r3
 800a008:	4610      	mov	r0, r2
 800a00a:	f001 f985 	bl	800b318 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6818      	ldr	r0, [r3, #0]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	461a      	mov	r2, r3
 800a018:	6839      	ldr	r1, [r7, #0]
 800a01a:	f001 f9d9 	bl	800b3d0 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800a01e:	4b07      	ldr	r3, [pc, #28]	; (800a03c <HAL_SDRAM_Init+0x74>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a06      	ldr	r2, [pc, #24]	; (800a03c <HAL_SDRAM_Init+0x74>)
 800a024:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a028:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2201      	movs	r2, #1
 800a02e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a032:	2300      	movs	r3, #0
}
 800a034:	4618      	mov	r0, r3
 800a036:	3708      	adds	r7, #8
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}
 800a03c:	52004000 	.word	0x52004000

0800a040 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b086      	sub	sp, #24
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a052:	75fb      	strb	r3, [r7, #23]
  
  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800a054:	7dfb      	ldrb	r3, [r7, #23]
 800a056:	2b02      	cmp	r3, #2
 800a058:	d101      	bne.n	800a05e <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800a05a:	2302      	movs	r3, #2
 800a05c:	e021      	b.n	800a0a2 <HAL_SDRAM_SendCommand+0x62>
  }
  else if((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800a05e:	7dfb      	ldrb	r3, [r7, #23]
 800a060:	2b01      	cmp	r3, #1
 800a062:	d002      	beq.n	800a06a <HAL_SDRAM_SendCommand+0x2a>
 800a064:	7dfb      	ldrb	r3, [r7, #23]
 800a066:	2b05      	cmp	r3, #5
 800a068:	d118      	bne.n	800a09c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2202      	movs	r2, #2
 800a06e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	687a      	ldr	r2, [r7, #4]
 800a078:	68b9      	ldr	r1, [r7, #8]
 800a07a:	4618      	mov	r0, r3
 800a07c:	f001 fa12 	bl	800b4a4 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2b02      	cmp	r3, #2
 800a086:	d104      	bne.n	800a092 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2205      	movs	r2, #5
 800a08c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a090:	e006      	b.n	800a0a0 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2201      	movs	r2, #1
 800a096:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a09a:	e001      	b.n	800a0a0 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800a09c:	2301      	movs	r3, #1
 800a09e:	e000      	b.n	800a0a2 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800a0a0:	2300      	movs	r3, #0
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3718      	adds	r7, #24
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}

0800a0aa <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a0aa:	b580      	push	{r7, lr}
 800a0ac:	b082      	sub	sp, #8
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	6078      	str	r0, [r7, #4]
 800a0b2:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	2b02      	cmp	r3, #2
 800a0be:	d101      	bne.n	800a0c4 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800a0c0:	2302      	movs	r3, #2
 800a0c2:	e016      	b.n	800a0f2 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	2b01      	cmp	r3, #1
 800a0ce:	d10f      	bne.n	800a0f0 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2202      	movs	r2, #2
 800a0d4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	6839      	ldr	r1, [r7, #0]
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f001 fa00 	bl	800b4e4 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	e000      	b.n	800a0f2 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800a0f0:	2301      	movs	r3, #1
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3708      	adds	r7, #8
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}
	...

0800a0fc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b084      	sub	sp, #16
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  uint32_t crc_length = 0UL;
 800a104:	2300      	movs	r3, #0
 800a106:	60fb      	str	r3, [r7, #12]
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d101      	bne.n	800a112 <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800a10e:	2301      	movs	r3, #1
 800a110:	e0e2      	b.n	800a2d8 <HAL_SPI_Init+0x1dc>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2200      	movs	r2, #0
 800a116:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a70      	ldr	r2, [pc, #448]	; (800a2e0 <HAL_SPI_Init+0x1e4>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d00f      	beq.n	800a142 <HAL_SPI_Init+0x46>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4a6f      	ldr	r2, [pc, #444]	; (800a2e4 <HAL_SPI_Init+0x1e8>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d00a      	beq.n	800a142 <HAL_SPI_Init+0x46>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a6d      	ldr	r2, [pc, #436]	; (800a2e8 <HAL_SPI_Init+0x1ec>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d005      	beq.n	800a142 <HAL_SPI_Init+0x46>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	68db      	ldr	r3, [r3, #12]
 800a13a:	2b0f      	cmp	r3, #15
 800a13c:	d901      	bls.n	800a142 <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800a13e:	2301      	movs	r3, #1
 800a140:	e0ca      	b.n	800a2d8 <HAL_SPI_Init+0x1dc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f001 f8cc 	bl	800b2e0 <SPI_GetPacketSize>
 800a148:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a64      	ldr	r2, [pc, #400]	; (800a2e0 <HAL_SPI_Init+0x1e4>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d00c      	beq.n	800a16e <HAL_SPI_Init+0x72>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4a62      	ldr	r2, [pc, #392]	; (800a2e4 <HAL_SPI_Init+0x1e8>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d007      	beq.n	800a16e <HAL_SPI_Init+0x72>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	4a61      	ldr	r2, [pc, #388]	; (800a2e8 <HAL_SPI_Init+0x1ec>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d002      	beq.n	800a16e <HAL_SPI_Init+0x72>
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	2b08      	cmp	r3, #8
 800a16c:	d811      	bhi.n	800a192 <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a172:	4a5b      	ldr	r2, [pc, #364]	; (800a2e0 <HAL_SPI_Init+0x1e4>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d009      	beq.n	800a18c <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a59      	ldr	r2, [pc, #356]	; (800a2e4 <HAL_SPI_Init+0x1e8>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d004      	beq.n	800a18c <HAL_SPI_Init+0x90>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a58      	ldr	r2, [pc, #352]	; (800a2e8 <HAL_SPI_Init+0x1ec>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d104      	bne.n	800a196 <HAL_SPI_Init+0x9a>
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	2b10      	cmp	r3, #16
 800a190:	d901      	bls.n	800a196 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800a192:	2301      	movs	r3, #1
 800a194:	e0a0      	b.n	800a2d8 <HAL_SPI_Init+0x1dc>
      return HAL_ERROR;
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d106      	bne.n	800a1b0 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	f003 ff36 	bl	800e01c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2202      	movs	r2, #2
 800a1b4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f022 0201 	bic.w	r2, r2, #1
 800a1c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	699b      	ldr	r3, [r3, #24]
 800a1cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a1d0:	d110      	bne.n	800a1f4 <HAL_SPI_Init+0xf8>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	685b      	ldr	r3, [r3, #4]
 800a1d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a1da:	d10b      	bne.n	800a1f4 <HAL_SPI_Init+0xf8>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d107      	bne.n	800a1f4 <HAL_SPI_Init+0xf8>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	681a      	ldr	r2, [r3, #0]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a1f2:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	69da      	ldr	r2, [r3, #28]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1fc:	431a      	orrs	r2, r3
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	431a      	orrs	r2, r3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a206:	ea42 0103 	orr.w	r1, r2, r3
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	68da      	ldr	r2, [r3, #12]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	430a      	orrs	r2, r1
 800a214:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a21e:	431a      	orrs	r2, r3
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a224:	431a      	orrs	r2, r3
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	699b      	ldr	r3, [r3, #24]
 800a22a:	431a      	orrs	r2, r3
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	691b      	ldr	r3, [r3, #16]
 800a230:	431a      	orrs	r2, r3
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	695b      	ldr	r3, [r3, #20]
 800a236:	431a      	orrs	r2, r3
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6a1b      	ldr	r3, [r3, #32]
 800a23c:	431a      	orrs	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	431a      	orrs	r2, r3
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a248:	431a      	orrs	r2, r3
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	689b      	ldr	r3, [r3, #8]
 800a24e:	431a      	orrs	r2, r3
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a254:	ea42 0103 	orr.w	r1, r2, r3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	430a      	orrs	r2, r1
 800a262:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d113      	bne.n	800a294 <HAL_SPI_Init+0x198>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	689b      	ldr	r3, [r3, #8]
 800a272:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a27e:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a292:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f022 0201 	bic.w	r2, r2, #1
 800a2a2:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d00a      	beq.n	800a2c6 <HAL_SPI_Init+0x1ca>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	68db      	ldr	r3, [r3, #12]
 800a2b6:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	430a      	orrs	r2, r1
 800a2c4:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2201      	movs	r2, #1
 800a2d2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800a2d6:	2300      	movs	r3, #0
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	3710      	adds	r7, #16
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}
 800a2e0:	40013000 	.word	0x40013000
 800a2e4:	40003800 	.word	0x40003800
 800a2e8:	40003c00 	.word	0x40003c00

0800a2ec <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b086      	sub	sp, #24
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	60f8      	str	r0, [r7, #12]
 800a2f4:	60b9      	str	r1, [r7, #8]
 800a2f6:	4613      	mov	r3, r2
 800a2f8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a304:	2b01      	cmp	r3, #1
 800a306:	d101      	bne.n	800a30c <HAL_SPI_Transmit_DMA+0x20>
 800a308:	2302      	movs	r3, #2
 800a30a:	e128      	b.n	800a55e <HAL_SPI_Transmit_DMA+0x272>
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if (hspi->State != HAL_SPI_STATE_READY)
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a31a:	b2db      	uxtb	r3, r3
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d007      	beq.n	800a330 <HAL_SPI_Transmit_DMA+0x44>
  {
    errorcode = HAL_BUSY;
 800a320:	2302      	movs	r3, #2
 800a322:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2200      	movs	r2, #0
 800a328:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a32c:	7dfb      	ldrb	r3, [r7, #23]
 800a32e:	e116      	b.n	800a55e <HAL_SPI_Transmit_DMA+0x272>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d002      	beq.n	800a33c <HAL_SPI_Transmit_DMA+0x50>
 800a336:	88fb      	ldrh	r3, [r7, #6]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d107      	bne.n	800a34c <HAL_SPI_Transmit_DMA+0x60>
  {
    errorcode = HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	2200      	movs	r2, #0
 800a344:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a348:	7dfb      	ldrb	r3, [r7, #23]
 800a34a:	e108      	b.n	800a55e <HAL_SPI_Transmit_DMA+0x272>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	2203      	movs	r2, #3
 800a350:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2200      	movs	r2, #0
 800a358:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	68ba      	ldr	r2, [r7, #8]
 800a360:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	88fa      	ldrh	r2, [r7, #6]
 800a366:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	88fa      	ldrh	r2, [r7, #6]
 800a36e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2200      	movs	r2, #0
 800a376:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->TxISR       = NULL;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	2200      	movs	r2, #0
 800a37c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2200      	movs	r2, #0
 800a382:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2200      	movs	r2, #0
 800a388:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2200      	movs	r2, #0
 800a390:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	689b      	ldr	r3, [r3, #8]
 800a398:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800a39c:	d107      	bne.n	800a3ae <HAL_SPI_Transmit_DMA+0xc2>
  {
    SPI_1LINE_TX(hspi);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	681a      	ldr	r2, [r3, #0]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a3ac:	601a      	str	r2, [r3, #0]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	2b0f      	cmp	r3, #15
 800a3b4:	d905      	bls.n	800a3c2 <HAL_SPI_Transmit_DMA+0xd6>
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a3ba:	699b      	ldr	r3, [r3, #24]
 800a3bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a3c0:	d10f      	bne.n	800a3e2 <HAL_SPI_Transmit_DMA+0xf6>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800a3c6:	2b07      	cmp	r3, #7
 800a3c8:	d913      	bls.n	800a3f2 <HAL_SPI_Transmit_DMA+0x106>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a3ce:	699b      	ldr	r3, [r3, #24]
 800a3d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a3d4:	d00d      	beq.n	800a3f2 <HAL_SPI_Transmit_DMA+0x106>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a3da:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a3dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a3e0:	d007      	beq.n	800a3f2 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a3ee:	7dfb      	ldrb	r3, [r7, #23]
 800a3f0:	e0b5      	b.n	800a55e <HAL_SPI_Transmit_DMA+0x272>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	68db      	ldr	r3, [r3, #12]
 800a3f6:	2b07      	cmp	r3, #7
 800a3f8:	d820      	bhi.n	800a43c <HAL_SPI_Transmit_DMA+0x150>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a3fe:	699b      	ldr	r3, [r3, #24]
 800a400:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a404:	d109      	bne.n	800a41a <HAL_SPI_Transmit_DMA+0x12e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a40c:	b29b      	uxth	r3, r3
 800a40e:	3301      	adds	r3, #1
 800a410:	105b      	asrs	r3, r3, #1
 800a412:	b29a      	uxth	r2, r3
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a41e:	699b      	ldr	r3, [r3, #24]
 800a420:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a424:	d11e      	bne.n	800a464 <HAL_SPI_Transmit_DMA+0x178>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	3303      	adds	r3, #3
 800a430:	109b      	asrs	r3, r3, #2
 800a432:	b29a      	uxth	r2, r3
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800a43a:	e013      	b.n	800a464 <HAL_SPI_Transmit_DMA+0x178>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	68db      	ldr	r3, [r3, #12]
 800a440:	2b0f      	cmp	r3, #15
 800a442:	d80f      	bhi.n	800a464 <HAL_SPI_Transmit_DMA+0x178>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a448:	699b      	ldr	r3, [r3, #24]
 800a44a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a44e:	d109      	bne.n	800a464 <HAL_SPI_Transmit_DMA+0x178>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a456:	b29b      	uxth	r3, r3
 800a458:	3301      	adds	r3, #1
 800a45a:	105b      	asrs	r3, r3, #1
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a468:	4a3f      	ldr	r2, [pc, #252]	; (800a568 <HAL_SPI_Transmit_DMA+0x27c>)
 800a46a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a470:	4a3e      	ldr	r2, [pc, #248]	; (800a56c <HAL_SPI_Transmit_DMA+0x280>)
 800a472:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a478:	4a3d      	ldr	r2, [pc, #244]	; (800a570 <HAL_SPI_Transmit_DMA+0x284>)
 800a47a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a480:	2200      	movs	r2, #0
 800a482:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	689a      	ldr	r2, [r3, #8]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a492:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a49c:	4619      	mov	r1, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	3320      	adds	r3, #32
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	f7f7 ff39 	bl	8002324 <HAL_DMA_Start_IT>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d00f      	beq.n	800a4d8 <HAL_SPI_Transmit_DMA+0x1ec>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4be:	f043 0210 	orr.w	r2, r3, #16
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    errorcode = HAL_ERROR;
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	75fb      	strb	r3, [r7, #23]
    hspi->State = HAL_SPI_STATE_READY;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    return errorcode;
 800a4d4:	7dfb      	ldrb	r3, [r7, #23]
 800a4d6:	e042      	b.n	800a55e <HAL_SPI_Transmit_DMA+0x272>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a4dc:	69db      	ldr	r3, [r3, #28]
 800a4de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a4e2:	d108      	bne.n	800a4f6 <HAL_SPI_Transmit_DMA+0x20a>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	6859      	ldr	r1, [r3, #4]
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681a      	ldr	r2, [r3, #0]
 800a4ee:	4b21      	ldr	r3, [pc, #132]	; (800a574 <HAL_SPI_Transmit_DMA+0x288>)
 800a4f0:	400b      	ands	r3, r1
 800a4f2:	6053      	str	r3, [r2, #4]
 800a4f4:	e009      	b.n	800a50a <HAL_SPI_Transmit_DMA+0x21e>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	685a      	ldr	r2, [r3, #4]
 800a4fc:	4b1d      	ldr	r3, [pc, #116]	; (800a574 <HAL_SPI_Transmit_DMA+0x288>)
 800a4fe:	4013      	ands	r3, r2
 800a500:	88f9      	ldrh	r1, [r7, #6]
 800a502:	68fa      	ldr	r2, [r7, #12]
 800a504:	6812      	ldr	r2, [r2, #0]
 800a506:	430b      	orrs	r3, r1
 800a508:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	689a      	ldr	r2, [r3, #8]
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a518:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	691a      	ldr	r2, [r3, #16]
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f442 7248 	orr.w	r2, r2, #800	; 0x320
 800a528:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f042 0201 	orr.w	r2, r2, #1
 800a538:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a542:	d107      	bne.n	800a554 <HAL_SPI_Transmit_DMA+0x268>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	681a      	ldr	r2, [r3, #0]
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a552:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	2200      	movs	r2, #0
 800a558:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 800a55c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3718      	adds	r7, #24
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
 800a566:	bf00      	nop
 800a568:	0800b0d3 	.word	0x0800b0d3
 800a56c:	0800b001 	.word	0x0800b001
 800a570:	0800b127 	.word	0x0800b127
 800a574:	ffff0000 	.word	0xffff0000

0800a578 <HAL_SPI_Receive_DMA>:
  * @param  Size : amount of data to be sent
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b086      	sub	sp, #24
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	4613      	mov	r3, r2
 800a584:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a586:	2300      	movs	r3, #0
 800a588:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d110      	bne.n	800a5b4 <HAL_SPI_Receive_DMA+0x3c>
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a59a:	d10b      	bne.n	800a5b4 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2204      	movs	r2, #4
 800a5a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800a5a4:	88fb      	ldrh	r3, [r7, #6]
 800a5a6:	68ba      	ldr	r2, [r7, #8]
 800a5a8:	68b9      	ldr	r1, [r7, #8]
 800a5aa:	68f8      	ldr	r0, [r7, #12]
 800a5ac:	f000 f93c 	bl	800a828 <HAL_SPI_TransmitReceive_DMA>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	e12c      	b.n	800a80e <HAL_SPI_Receive_DMA+0x296>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d101      	bne.n	800a5c2 <HAL_SPI_Receive_DMA+0x4a>
 800a5be:	2302      	movs	r3, #2
 800a5c0:	e125      	b.n	800a80e <HAL_SPI_Receive_DMA+0x296>
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if (hspi->State != HAL_SPI_STATE_READY)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d007      	beq.n	800a5e6 <HAL_SPI_Receive_DMA+0x6e>
  {
    errorcode = HAL_BUSY;
 800a5d6:	2302      	movs	r3, #2
 800a5d8:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a5e2:	7dfb      	ldrb	r3, [r7, #23]
 800a5e4:	e113      	b.n	800a80e <HAL_SPI_Receive_DMA+0x296>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d002      	beq.n	800a5f2 <HAL_SPI_Receive_DMA+0x7a>
 800a5ec:	88fb      	ldrh	r3, [r7, #6]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d107      	bne.n	800a602 <HAL_SPI_Receive_DMA+0x8a>
  {
    errorcode = HAL_ERROR;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a5fe:	7dfb      	ldrb	r3, [r7, #23]
 800a600:	e105      	b.n	800a80e <HAL_SPI_Receive_DMA+0x296>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2204      	movs	r2, #4
 800a606:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	68ba      	ldr	r2, [r7, #8]
 800a616:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	88fa      	ldrh	r2, [r7, #6]
 800a61c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	88fa      	ldrh	r2, [r7, #6]
 800a624:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2200      	movs	r2, #0
 800a62c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	2200      	movs	r2, #0
 800a632:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->TxXferSize  = (uint16_t) 0UL;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	2200      	movs	r2, #0
 800a638:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2200      	movs	r2, #0
 800a640:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800a64c:	d107      	bne.n	800a65e <HAL_SPI_Receive_DMA+0xe6>
  {
    SPI_1LINE_RX(hspi);
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	681a      	ldr	r2, [r3, #0]
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a65c:	601a      	str	r2, [r3, #0]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	68db      	ldr	r3, [r3, #12]
 800a662:	2b0f      	cmp	r3, #15
 800a664:	d905      	bls.n	800a672 <HAL_SPI_Receive_DMA+0xfa>
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a66a:	699b      	ldr	r3, [r3, #24]
 800a66c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a670:	d10f      	bne.n	800a692 <HAL_SPI_Receive_DMA+0x11a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800a676:	2b07      	cmp	r3, #7
 800a678:	d913      	bls.n	800a6a2 <HAL_SPI_Receive_DMA+0x12a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a67e:	699b      	ldr	r3, [r3, #24]
 800a680:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a684:	d00d      	beq.n	800a6a2 <HAL_SPI_Receive_DMA+0x12a>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a68a:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a68c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a690:	d007      	beq.n	800a6a2 <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2200      	movs	r2, #0
 800a69a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a69e:	7dfb      	ldrb	r3, [r7, #23]
 800a6a0:	e0b5      	b.n	800a80e <HAL_SPI_Receive_DMA+0x296>
  }

  /* Clear RXDMAEN bit */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	689a      	ldr	r2, [r3, #8]
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a6b0:	609a      	str	r2, [r3, #8]

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	2b07      	cmp	r3, #7
 800a6b8:	d820      	bhi.n	800a6fc <HAL_SPI_Receive_DMA+0x184>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a6be:	699b      	ldr	r3, [r3, #24]
 800a6c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6c4:	d109      	bne.n	800a6da <HAL_SPI_Receive_DMA+0x162>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	105b      	asrs	r3, r3, #1
 800a6d2:	b29a      	uxth	r2, r3
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a6de:	699b      	ldr	r3, [r3, #24]
 800a6e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a6e4:	d11e      	bne.n	800a724 <HAL_SPI_Receive_DMA+0x1ac>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a6ec:	b29b      	uxth	r3, r3
 800a6ee:	3303      	adds	r3, #3
 800a6f0:	109b      	asrs	r3, r3, #2
 800a6f2:	b29a      	uxth	r2, r3
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800a6fa:	e013      	b.n	800a724 <HAL_SPI_Receive_DMA+0x1ac>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	68db      	ldr	r3, [r3, #12]
 800a700:	2b0f      	cmp	r3, #15
 800a702:	d80f      	bhi.n	800a724 <HAL_SPI_Receive_DMA+0x1ac>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a708:	699b      	ldr	r3, [r3, #24]
 800a70a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a70e:	d109      	bne.n	800a724 <HAL_SPI_Receive_DMA+0x1ac>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a716:	b29b      	uxth	r3, r3
 800a718:	3301      	adds	r3, #1
 800a71a:	105b      	asrs	r3, r3, #1
 800a71c:	b29a      	uxth	r2, r3
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a728:	4a3b      	ldr	r2, [pc, #236]	; (800a818 <HAL_SPI_Receive_DMA+0x2a0>)
 800a72a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a730:	4a3a      	ldr	r2, [pc, #232]	; (800a81c <HAL_SPI_Receive_DMA+0x2a4>)
 800a732:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a738:	4a39      	ldr	r2, [pc, #228]	; (800a820 <HAL_SPI_Receive_DMA+0x2a8>)
 800a73a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a740:	2200      	movs	r2, #0
 800a742:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	3330      	adds	r3, #48	; 0x30
 800a74e:	4619      	mov	r1, r3
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a754:	461a      	mov	r2, r3
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a75c:	b29b      	uxth	r3, r3
 800a75e:	f7f7 fde1 	bl	8002324 <HAL_DMA_Start_IT>
 800a762:	4603      	mov	r3, r0
 800a764:	2b00      	cmp	r3, #0
 800a766:	d00f      	beq.n	800a788 <HAL_SPI_Receive_DMA+0x210>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a76e:	f043 0210 	orr.w	r2, r3, #16
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    errorcode = HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	75fb      	strb	r3, [r7, #23]
    hspi->State = HAL_SPI_STATE_READY;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	2201      	movs	r2, #1
 800a780:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    return errorcode;
 800a784:	7dfb      	ldrb	r3, [r7, #23]
 800a786:	e042      	b.n	800a80e <HAL_SPI_Receive_DMA+0x296>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a78c:	69db      	ldr	r3, [r3, #28]
 800a78e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a792:	d108      	bne.n	800a7a6 <HAL_SPI_Receive_DMA+0x22e>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	6859      	ldr	r1, [r3, #4]
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	4b21      	ldr	r3, [pc, #132]	; (800a824 <HAL_SPI_Receive_DMA+0x2ac>)
 800a7a0:	400b      	ands	r3, r1
 800a7a2:	6053      	str	r3, [r2, #4]
 800a7a4:	e009      	b.n	800a7ba <HAL_SPI_Receive_DMA+0x242>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	685a      	ldr	r2, [r3, #4]
 800a7ac:	4b1d      	ldr	r3, [pc, #116]	; (800a824 <HAL_SPI_Receive_DMA+0x2ac>)
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	88f9      	ldrh	r1, [r7, #6]
 800a7b2:	68fa      	ldr	r2, [r7, #12]
 800a7b4:	6812      	ldr	r2, [r2, #0]
 800a7b6:	430b      	orrs	r3, r1
 800a7b8:	6053      	str	r3, [r2, #4]
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	689a      	ldr	r2, [r3, #8]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a7c8:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	691a      	ldr	r2, [r3, #16]
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f442 7250 	orr.w	r2, r2, #832	; 0x340
 800a7d8:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681a      	ldr	r2, [r3, #0]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f042 0201 	orr.w	r2, r2, #1
 800a7e8:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a7f2:	d107      	bne.n	800a804 <HAL_SPI_Receive_DMA+0x28c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	681a      	ldr	r2, [r3, #0]
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a802:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	2200      	movs	r2, #0
 800a808:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 800a80c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a80e:	4618      	mov	r0, r3
 800a810:	3718      	adds	r7, #24
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}
 800a816:	bf00      	nop
 800a818:	0800b0ef 	.word	0x0800b0ef
 800a81c:	0800b047 	.word	0x0800b047
 800a820:	0800b127 	.word	0x0800b127
 800a824:	ffff0000 	.word	0xffff0000

0800a828 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b086      	sub	sp, #24
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	60f8      	str	r0, [r7, #12]
 800a830:	60b9      	str	r1, [r7, #8]
 800a832:	607a      	str	r2, [r7, #4]
 800a834:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a836:	2300      	movs	r3, #0
 800a838:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a840:	2b01      	cmp	r3, #1
 800a842:	d101      	bne.n	800a848 <HAL_SPI_TransmitReceive_DMA+0x20>
 800a844:	2302      	movs	r3, #2
 800a846:	e1ac      	b.n	800aba2 <HAL_SPI_TransmitReceive_DMA+0x37a>
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2201      	movs	r2, #1
 800a84c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init temporary variables */
  tmp_state   = hspi->State;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a856:	75bb      	strb	r3, [r7, #22]
  tmp_mode    = hspi->Init.Mode;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	613b      	str	r3, [r7, #16]

  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a864:	d106      	bne.n	800a874 <HAL_SPI_TransmitReceive_DMA+0x4c>
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	689b      	ldr	r3, [r3, #8]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d102      	bne.n	800a874 <HAL_SPI_TransmitReceive_DMA+0x4c>
 800a86e:	7dbb      	ldrb	r3, [r7, #22]
 800a870:	2b04      	cmp	r3, #4
 800a872:	d00a      	beq.n	800a88a <HAL_SPI_TransmitReceive_DMA+0x62>
 800a874:	7dbb      	ldrb	r3, [r7, #22]
 800a876:	2b01      	cmp	r3, #1
 800a878:	d007      	beq.n	800a88a <HAL_SPI_TransmitReceive_DMA+0x62>
  {
    errorcode = HAL_BUSY;
 800a87a:	2302      	movs	r3, #2
 800a87c:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	2200      	movs	r2, #0
 800a882:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a886:	7dfb      	ldrb	r3, [r7, #23]
 800a888:	e18b      	b.n	800aba2 <HAL_SPI_TransmitReceive_DMA+0x37a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800a88a:	68bb      	ldr	r3, [r7, #8]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d005      	beq.n	800a89c <HAL_SPI_TransmitReceive_DMA+0x74>
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d002      	beq.n	800a89c <HAL_SPI_TransmitReceive_DMA+0x74>
 800a896:	887b      	ldrh	r3, [r7, #2]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d107      	bne.n	800a8ac <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    errorcode = HAL_ERROR;
 800a89c:	2301      	movs	r3, #1
 800a89e:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a8a8:	7dfb      	ldrb	r3, [r7, #23]
 800a8aa:	e17a      	b.n	800aba2 <HAL_SPI_TransmitReceive_DMA+0x37a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a8b2:	b2db      	uxtb	r3, r3
 800a8b4:	2b04      	cmp	r3, #4
 800a8b6:	d003      	beq.n	800a8c0 <HAL_SPI_TransmitReceive_DMA+0x98>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2205      	movs	r2, #5
 800a8bc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	68ba      	ldr	r2, [r7, #8]
 800a8cc:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	887a      	ldrh	r2, [r7, #2]
 800a8d2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	887a      	ldrh	r2, [r7, #2]
 800a8da:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	687a      	ldr	r2, [r7, #4]
 800a8e2:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	887a      	ldrh	r2, [r7, #2]
 800a8e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	887a      	ldrh	r2, [r7, #2]
 800a8f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	675a      	str	r2, [r3, #116]	; 0x74

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	689a      	ldr	r2, [r3, #8]
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800a90e:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	68db      	ldr	r3, [r3, #12]
 800a914:	2b0f      	cmp	r3, #15
 800a916:	d905      	bls.n	800a924 <HAL_SPI_TransmitReceive_DMA+0xfc>
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a91c:	699b      	ldr	r3, [r3, #24]
 800a91e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a922:	d10f      	bne.n	800a944 <HAL_SPI_TransmitReceive_DMA+0x11c>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800a928:	2b07      	cmp	r3, #7
 800a92a:	d913      	bls.n	800a954 <HAL_SPI_TransmitReceive_DMA+0x12c>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a930:	699b      	ldr	r3, [r3, #24]
 800a932:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a936:	d00d      	beq.n	800a954 <HAL_SPI_TransmitReceive_DMA+0x12c>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a93c:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a93e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a942:	d007      	beq.n	800a954 <HAL_SPI_TransmitReceive_DMA+0x12c>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 800a944:	2301      	movs	r3, #1
 800a946:	75fb      	strb	r3, [r7, #23]
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a950:	7dfb      	ldrb	r3, [r7, #23]
 800a952:	e126      	b.n	800aba2 <HAL_SPI_TransmitReceive_DMA+0x37a>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	2b07      	cmp	r3, #7
 800a95a:	d840      	bhi.n	800a9de <HAL_SPI_TransmitReceive_DMA+0x1b6>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a960:	699b      	ldr	r3, [r3, #24]
 800a962:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a966:	d109      	bne.n	800a97c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a96e:	b29b      	uxth	r3, r3
 800a970:	3301      	adds	r3, #1
 800a972:	105b      	asrs	r3, r3, #1
 800a974:	b29a      	uxth	r2, r3
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a980:	699b      	ldr	r3, [r3, #24]
 800a982:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a986:	d109      	bne.n	800a99c <HAL_SPI_TransmitReceive_DMA+0x174>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a98e:	b29b      	uxth	r3, r3
 800a990:	3303      	adds	r3, #3
 800a992:	109b      	asrs	r3, r3, #2
 800a994:	b29a      	uxth	r2, r3
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a9a0:	699b      	ldr	r3, [r3, #24]
 800a9a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9a6:	d109      	bne.n	800a9bc <HAL_SPI_TransmitReceive_DMA+0x194>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a9ae:	b29b      	uxth	r3, r3
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	105b      	asrs	r3, r3, #1
 800a9b4:	b29a      	uxth	r2, r3
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a9c0:	699b      	ldr	r3, [r3, #24]
 800a9c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a9c6:	d12e      	bne.n	800aa26 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	3303      	adds	r3, #3
 800a9d2:	109b      	asrs	r3, r3, #2
 800a9d4:	b29a      	uxth	r2, r3
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800a9dc:	e023      	b.n	800aa26 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	2b0f      	cmp	r3, #15
 800a9e4:	d81f      	bhi.n	800aa26 <HAL_SPI_TransmitReceive_DMA+0x1fe>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a9ea:	699b      	ldr	r3, [r3, #24]
 800a9ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a9f0:	d109      	bne.n	800aa06 <HAL_SPI_TransmitReceive_DMA+0x1de>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	105b      	asrs	r3, r3, #1
 800a9fe:	b29a      	uxth	r2, r3
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa0a:	699b      	ldr	r3, [r3, #24]
 800aa0c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aa10:	d109      	bne.n	800aa26 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	105b      	asrs	r3, r3, #1
 800aa1e:	b29a      	uxth	r2, r3
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  {
    /* Adjustment done */
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800aa2c:	b2db      	uxtb	r3, r3
 800aa2e:	2b04      	cmp	r3, #4
 800aa30:	d108      	bne.n	800aa44 <HAL_SPI_TransmitReceive_DMA+0x21c>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa36:	4a5d      	ldr	r2, [pc, #372]	; (800abac <HAL_SPI_TransmitReceive_DMA+0x384>)
 800aa38:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa3e:	4a5c      	ldr	r2, [pc, #368]	; (800abb0 <HAL_SPI_TransmitReceive_DMA+0x388>)
 800aa40:	63da      	str	r2, [r3, #60]	; 0x3c
 800aa42:	e007      	b.n	800aa54 <HAL_SPI_TransmitReceive_DMA+0x22c>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa48:	4a5a      	ldr	r2, [pc, #360]	; (800abb4 <HAL_SPI_TransmitReceive_DMA+0x38c>)
 800aa4a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa50:	4a59      	ldr	r2, [pc, #356]	; (800abb8 <HAL_SPI_TransmitReceive_DMA+0x390>)
 800aa52:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa58:	4a58      	ldr	r2, [pc, #352]	; (800abbc <HAL_SPI_TransmitReceive_DMA+0x394>)
 800aa5a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa60:	2200      	movs	r2, #0
 800aa62:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	3330      	adds	r3, #48	; 0x30
 800aa6e:	4619      	mov	r1, r3
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa74:	461a      	mov	r2, r3
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800aa7c:	b29b      	uxth	r3, r3
 800aa7e:	f7f7 fc51 	bl	8002324 <HAL_DMA_Start_IT>
 800aa82:	4603      	mov	r3, r0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d00f      	beq.n	800aaa8 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aa8e:	f043 0210 	orr.w	r2, r3, #16
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    errorcode = HAL_ERROR;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	75fb      	strb	r3, [r7, #23]
    hspi->State = HAL_SPI_STATE_READY;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    return errorcode;
 800aaa4:	7dfb      	ldrb	r3, [r7, #23]
 800aaa6:	e07c      	b.n	800aba2 <HAL_SPI_TransmitReceive_DMA+0x37a>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	689a      	ldr	r2, [r3, #8]
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aab6:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aabc:	2200      	movs	r2, #0
 800aabe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aac4:	2200      	movs	r2, #0
 800aac6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aacc:	2200      	movs	r2, #0
 800aace:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aad4:	2200      	movs	r2, #0
 800aad6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aae0:	4619      	mov	r1, r3
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	3320      	adds	r3, #32
 800aae8:	461a      	mov	r2, r3
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aaf0:	b29b      	uxth	r3, r3
 800aaf2:	f7f7 fc17 	bl	8002324 <HAL_DMA_Start_IT>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d00f      	beq.n	800ab1c <HAL_SPI_TransmitReceive_DMA+0x2f4>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab02:	f043 0210 	orr.w	r2, r3, #16
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    errorcode = HAL_ERROR;
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	75fb      	strb	r3, [r7, #23]
    hspi->State = HAL_SPI_STATE_READY;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2201      	movs	r2, #1
 800ab14:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    return errorcode;
 800ab18:	7dfb      	ldrb	r3, [r7, #23]
 800ab1a:	e042      	b.n	800aba2 <HAL_SPI_TransmitReceive_DMA+0x37a>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab20:	69db      	ldr	r3, [r3, #28]
 800ab22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab26:	d108      	bne.n	800ab3a <HAL_SPI_TransmitReceive_DMA+0x312>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	6859      	ldr	r1, [r3, #4]
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681a      	ldr	r2, [r3, #0]
 800ab32:	4b23      	ldr	r3, [pc, #140]	; (800abc0 <HAL_SPI_TransmitReceive_DMA+0x398>)
 800ab34:	400b      	ands	r3, r1
 800ab36:	6053      	str	r3, [r2, #4]
 800ab38:	e009      	b.n	800ab4e <HAL_SPI_TransmitReceive_DMA+0x326>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	685a      	ldr	r2, [r3, #4]
 800ab40:	4b1f      	ldr	r3, [pc, #124]	; (800abc0 <HAL_SPI_TransmitReceive_DMA+0x398>)
 800ab42:	4013      	ands	r3, r2
 800ab44:	8879      	ldrh	r1, [r7, #2]
 800ab46:	68fa      	ldr	r2, [r7, #12]
 800ab48:	6812      	ldr	r2, [r2, #0]
 800ab4a:	430b      	orrs	r3, r1
 800ab4c:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	689a      	ldr	r2, [r3, #8]
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ab5c:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	691a      	ldr	r2, [r3, #16]
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f442 7258 	orr.w	r2, r2, #864	; 0x360
 800ab6c:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	681a      	ldr	r2, [r3, #0]
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f042 0201 	orr.w	r2, r2, #1
 800ab7c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	685b      	ldr	r3, [r3, #4]
 800ab82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ab86:	d107      	bne.n	800ab98 <HAL_SPI_TransmitReceive_DMA+0x370>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ab96:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 800aba0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3718      	adds	r7, #24
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}
 800abaa:	bf00      	nop
 800abac:	0800b0ef 	.word	0x0800b0ef
 800abb0:	0800b047 	.word	0x0800b047
 800abb4:	0800b10b 	.word	0x0800b10b
 800abb8:	0800b08d 	.word	0x0800b08d
 800abbc:	0800b127 	.word	0x0800b127
 800abc0:	ffff0000 	.word	0xffff0000

0800abc4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b08a      	sub	sp, #40	; 0x28
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	691b      	ldr	r3, [r3, #16]
 800abd2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	695b      	ldr	r3, [r3, #20]
 800abda:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800abdc:	6a3a      	ldr	r2, [r7, #32]
 800abde:	69fb      	ldr	r3, [r7, #28]
 800abe0:	4013      	ands	r3, r2
 800abe2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	689b      	ldr	r3, [r3, #8]
 800abea:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800abec:	2300      	movs	r3, #0
 800abee:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800abf6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	3330      	adds	r3, #48	; 0x30
 800abfe:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d113      	bne.n	800ac32 <HAL_SPI_IRQHandler+0x6e>
 800ac0a:	69bb      	ldr	r3, [r7, #24]
 800ac0c:	f003 0320 	and.w	r3, r3, #32
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d10e      	bne.n	800ac32 <HAL_SPI_IRQHandler+0x6e>
 800ac14:	69bb      	ldr	r3, [r7, #24]
 800ac16:	f003 0304 	and.w	r3, r3, #4
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d009      	beq.n	800ac32 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	4798      	blx	r3
    hspi->RxISR(hspi);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	4798      	blx	r3
    handled = 1UL;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d10f      	bne.n	800ac5c <HAL_SPI_IRQHandler+0x98>
 800ac3c:	69bb      	ldr	r3, [r7, #24]
 800ac3e:	f003 0301 	and.w	r3, r3, #1
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d00a      	beq.n	800ac5c <HAL_SPI_IRQHandler+0x98>
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	f003 0304 	and.w	r3, r3, #4
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d105      	bne.n	800ac5c <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	4798      	blx	r3
    handled = 1UL;
 800ac58:	2301      	movs	r3, #1
 800ac5a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800ac5c:	69bb      	ldr	r3, [r7, #24]
 800ac5e:	f003 0320 	and.w	r3, r3, #32
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d10f      	bne.n	800ac86 <HAL_SPI_IRQHandler+0xc2>
 800ac66:	69bb      	ldr	r3, [r7, #24]
 800ac68:	f003 0302 	and.w	r3, r3, #2
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d00a      	beq.n	800ac86 <HAL_SPI_IRQHandler+0xc2>
 800ac70:	69bb      	ldr	r3, [r7, #24]
 800ac72:	f003 0304 	and.w	r3, r3, #4
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d105      	bne.n	800ac86 <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	4798      	blx	r3
    handled = 1UL;
 800ac82:	2301      	movs	r3, #1
 800ac84:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_HSPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800ac86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f040 8170 	bne.w	800af6e <HAL_SPI_IRQHandler+0x3aa>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	f003 0308 	and.w	r3, r3, #8
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f000 80a0 	beq.w	800adda <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	699a      	ldr	r2, [r3, #24]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f042 0208 	orr.w	r2, r2, #8
 800aca8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	699a      	ldr	r2, [r3, #24]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f042 0210 	orr.w	r2, r2, #16
 800acb8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	699a      	ldr	r2, [r3, #24]
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800acc8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	691a      	ldr	r2, [r3, #16]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f022 0208 	bic.w	r2, r2, #8
 800acd8:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d00f      	beq.n	800ad04 <HAL_SPI_IRQHandler+0x140>
 800ace4:	7cfb      	ldrb	r3, [r7, #19]
 800ace6:	2b04      	cmp	r3, #4
 800ace8:	d004      	beq.n	800acf4 <HAL_SPI_IRQHandler+0x130>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800acee:	69db      	ldr	r3, [r3, #28]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d007      	beq.n	800ad04 <HAL_SPI_IRQHandler+0x140>
 800acf4:	7cfb      	ldrb	r3, [r7, #19]
 800acf6:	2b03      	cmp	r3, #3
 800acf8:	d059      	beq.n	800adae <HAL_SPI_IRQHandler+0x1ea>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acfe:	69db      	ldr	r3, [r3, #28]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d154      	bne.n	800adae <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	689b      	ldr	r3, [r3, #8]
 800ad0a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d13d      	bne.n	800ad8e <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 800ad12:	e036      	b.n	800ad82 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	68db      	ldr	r3, [r3, #12]
 800ad18:	2b0f      	cmp	r3, #15
 800ad1a:	d90b      	bls.n	800ad34 <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681a      	ldr	r2, [r3, #0]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad24:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ad26:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad2c:	1d1a      	adds	r2, r3, #4
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	665a      	str	r2, [r3, #100]	; 0x64
 800ad32:	e01d      	b.n	800ad70 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	68db      	ldr	r3, [r3, #12]
 800ad38:	2b07      	cmp	r3, #7
 800ad3a:	d90b      	bls.n	800ad54 <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad40:	68fa      	ldr	r2, [r7, #12]
 800ad42:	8812      	ldrh	r2, [r2, #0]
 800ad44:	b292      	uxth	r2, r2
 800ad46:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad4c:	1c9a      	adds	r2, r3, #2
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	665a      	str	r2, [r3, #100]	; 0x64
 800ad52:	e00d      	b.n	800ad70 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad60:	7812      	ldrb	r2, [r2, #0]
 800ad62:	b2d2      	uxtb	r2, r2
 800ad64:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad6a:	1c5a      	adds	r2, r3, #1
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	3b01      	subs	r3, #1
 800ad7a:	b29a      	uxth	r2, r3
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ad88:	b29b      	uxth	r3, r3
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d1c2      	bne.n	800ad14 <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 fa06 	bl	800b1a0 <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2201      	movs	r2, #1
 800ad98:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d003      	beq.n	800adae <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 f920 	bl	800afec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 800adac:	e0e4      	b.n	800af78 <HAL_SPI_IRQHandler+0x3b4>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800adae:	7cfb      	ldrb	r3, [r7, #19]
 800adb0:	2b05      	cmp	r3, #5
 800adb2:	d103      	bne.n	800adbc <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f000 f8f1 	bl	800af9c <HAL_SPI_TxRxCpltCallback>
    {
      /* end of the appropriate call */
    }
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

    return;
 800adba:	e0da      	b.n	800af72 <HAL_SPI_IRQHandler+0x3ae>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800adbc:	7cfb      	ldrb	r3, [r7, #19]
 800adbe:	2b04      	cmp	r3, #4
 800adc0:	d103      	bne.n	800adca <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f002 fd68 	bl	800d898 <HAL_SPI_RxCpltCallback>
    return;
 800adc8:	e0d3      	b.n	800af72 <HAL_SPI_IRQHandler+0x3ae>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800adca:	7cfb      	ldrb	r3, [r7, #19]
 800adcc:	2b03      	cmp	r3, #3
 800adce:	f040 80d0 	bne.w	800af72 <HAL_SPI_IRQHandler+0x3ae>
      HAL_SPI_TxCpltCallback(hspi);
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 f8d8 	bl	800af88 <HAL_SPI_TxCpltCallback>
    return;
 800add8:	e0cb      	b.n	800af72 <HAL_SPI_IRQHandler+0x3ae>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d00d      	beq.n	800ae00 <HAL_SPI_IRQHandler+0x23c>
 800ade4:	6a3b      	ldr	r3, [r7, #32]
 800ade6:	f003 0308 	and.w	r3, r3, #8
 800adea:	2b00      	cmp	r3, #0
 800adec:	d008      	beq.n	800ae00 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	699a      	ldr	r2, [r3, #24]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800adfc:	619a      	str	r2, [r3, #24]

    return;
 800adfe:	e0bb      	b.n	800af78 <HAL_SPI_IRQHandler+0x3b4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800ae00:	69bb      	ldr	r3, [r7, #24]
 800ae02:	f403 7358 	and.w	r3, r3, #864	; 0x360
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	f000 80b6 	beq.w	800af78 <HAL_SPI_IRQHandler+0x3b4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800ae0c:	69bb      	ldr	r3, [r7, #24]
 800ae0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00f      	beq.n	800ae36 <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae1c:	f043 0204 	orr.w	r2, r3, #4
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	699a      	ldr	r2, [r3, #24]
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ae34:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d00f      	beq.n	800ae60 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae46:	f043 0201 	orr.w	r2, r3, #1
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	699a      	ldr	r2, [r3, #24]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ae5e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d00f      	beq.n	800ae8a <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae70:	f043 0208 	orr.w	r2, r3, #8
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	699a      	ldr	r2, [r3, #24]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ae88:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800ae8a:	69bb      	ldr	r3, [r7, #24]
 800ae8c:	f003 0320 	and.w	r3, r3, #32
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d00f      	beq.n	800aeb4 <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae9a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	699a      	ldr	r2, [r3, #24]
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f042 0220 	orr.w	r2, r2, #32
 800aeb2:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d05b      	beq.n	800af76 <HAL_SPI_IRQHandler+0x3b2>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	681a      	ldr	r2, [r3, #0]
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f022 0201 	bic.w	r2, r2, #1
 800aecc:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	6919      	ldr	r1, [r3, #16]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681a      	ldr	r2, [r3, #0]
 800aed8:	4b29      	ldr	r3, [pc, #164]	; (800af80 <HAL_SPI_IRQHandler+0x3bc>)
 800aeda:	400b      	ands	r3, r1
 800aedc:	6113      	str	r3, [r2, #16]

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800aee4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800aee8:	d138      	bne.n	800af5c <HAL_SPI_IRQHandler+0x398>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	689a      	ldr	r2, [r3, #8]
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800aef8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d013      	beq.n	800af2a <HAL_SPI_IRQHandler+0x366>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800af06:	4a1f      	ldr	r2, [pc, #124]	; (800af84 <HAL_SPI_IRQHandler+0x3c0>)
 800af08:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800af0e:	4618      	mov	r0, r3
 800af10:	f7f7 fc72 	bl	80027f8 <HAL_DMA_Abort_IT>
 800af14:	4603      	mov	r3, r0
 800af16:	2b00      	cmp	r3, #0
 800af18:	d007      	beq.n	800af2a <HAL_SPI_IRQHandler+0x366>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800af20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d021      	beq.n	800af76 <HAL_SPI_IRQHandler+0x3b2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800af36:	4a13      	ldr	r2, [pc, #76]	; (800af84 <HAL_SPI_IRQHandler+0x3c0>)
 800af38:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800af3e:	4618      	mov	r0, r3
 800af40:	f7f7 fc5a 	bl	80027f8 <HAL_DMA_Abort_IT>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d015      	beq.n	800af76 <HAL_SPI_IRQHandler+0x3b2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800af50:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800af5a:	e00c      	b.n	800af76 <HAL_SPI_IRQHandler+0x3b2>
        hspi->State = HAL_SPI_STATE_READY;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2201      	movs	r2, #1
 800af60:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f000 f841 	bl	800afec <HAL_SPI_ErrorCallback>
    return;
 800af6a:	bf00      	nop
 800af6c:	e003      	b.n	800af76 <HAL_SPI_IRQHandler+0x3b2>
    return;
 800af6e:	bf00      	nop
 800af70:	e002      	b.n	800af78 <HAL_SPI_IRQHandler+0x3b4>
    return;
 800af72:	bf00      	nop
 800af74:	e000      	b.n	800af78 <HAL_SPI_IRQHandler+0x3b4>
    return;
 800af76:	bf00      	nop
  }
}
 800af78:	3728      	adds	r7, #40	; 0x28
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}
 800af7e:	bf00      	nop
 800af80:	fffffc94 	.word	0xfffffc94
 800af84:	0800b16d 	.word	0x0800b16d

0800af88 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800af90:	bf00      	nop
 800af92:	370c      	adds	r7, #12
 800af94:	46bd      	mov	sp, r7
 800af96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9a:	4770      	bx	lr

0800af9c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800af9c:	b480      	push	{r7}
 800af9e:	b083      	sub	sp, #12
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800afa4:	bf00      	nop
 800afa6:	370c      	adds	r7, #12
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b083      	sub	sp, #12
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800afb8:	bf00      	nop
 800afba:	370c      	adds	r7, #12
 800afbc:	46bd      	mov	sp, r7
 800afbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc2:	4770      	bx	lr

0800afc4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b083      	sub	sp, #12
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800afcc:	bf00      	nop
 800afce:	370c      	adds	r7, #12
 800afd0:	46bd      	mov	sp, r7
 800afd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd6:	4770      	bx	lr

0800afd8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800afec:	b480      	push	{r7}
 800afee:	b083      	sub	sp, #12
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b084      	sub	sp, #16
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b00c:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b014:	b2db      	uxtb	r3, r3
 800b016:	2b07      	cmp	r3, #7
 800b018:	d011      	beq.n	800b03e <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b01e:	69db      	ldr	r3, [r3, #28]
 800b020:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b024:	d103      	bne.n	800b02e <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 800b026:	68f8      	ldr	r0, [r7, #12]
 800b028:	f7ff ffae 	bl	800af88 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800b02c:	e007      	b.n	800b03e <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	691a      	ldr	r2, [r3, #16]
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f042 0208 	orr.w	r2, r2, #8
 800b03c:	611a      	str	r2, [r3, #16]
}
 800b03e:	bf00      	nop
 800b040:	3710      	adds	r7, #16
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}

0800b046 <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b046:	b580      	push	{r7, lr}
 800b048:	b084      	sub	sp, #16
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b052:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	2b07      	cmp	r3, #7
 800b05e:	d011      	beq.n	800b084 <SPI_DMAReceiveCplt+0x3e>
  {
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b064:	69db      	ldr	r3, [r3, #28]
 800b066:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b06a:	d103      	bne.n	800b074 <SPI_DMAReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800b06c:	68f8      	ldr	r0, [r7, #12]
 800b06e:	f002 fc13 	bl	800d898 <HAL_SPI_RxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800b072:	e007      	b.n	800b084 <SPI_DMAReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	691a      	ldr	r2, [r3, #16]
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f042 0208 	orr.w	r2, r2, #8
 800b082:	611a      	str	r2, [r3, #16]
}
 800b084:	bf00      	nop
 800b086:	3710      	adds	r7, #16
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b084      	sub	sp, #16
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b098:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	2b07      	cmp	r3, #7
 800b0a4:	d011      	beq.n	800b0ca <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b0aa:	69db      	ldr	r3, [r3, #28]
 800b0ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b0b0:	d103      	bne.n	800b0ba <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f7ff ff72 	bl	800af9c <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800b0b8:	e007      	b.n	800b0ca <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	691a      	ldr	r2, [r3, #16]
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f042 0208 	orr.w	r2, r2, #8
 800b0c8:	611a      	str	r2, [r3, #16]
}
 800b0ca:	bf00      	nop
 800b0cc:	3710      	adds	r7, #16
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}

0800b0d2 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b0d2:	b580      	push	{r7, lr}
 800b0d4:	b084      	sub	sp, #16
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0de:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f7ff ff65 	bl	800afb0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b0e6:	bf00      	nop
 800b0e8:	3710      	adds	r7, #16
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}

0800b0ee <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b0ee:	b580      	push	{r7, lr}
 800b0f0:	b084      	sub	sp, #16
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0fa:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800b0fc:	68f8      	ldr	r0, [r7, #12]
 800b0fe:	f7ff ff61 	bl	800afc4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b102:	bf00      	nop
 800b104:	3710      	adds	r7, #16
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}

0800b10a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b10a:	b580      	push	{r7, lr}
 800b10c:	b084      	sub	sp, #16
 800b10e:	af00      	add	r7, sp, #0
 800b110:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b116:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800b118:	68f8      	ldr	r0, [r7, #12]
 800b11a:	f7ff ff5d 	bl	800afd8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b11e:	bf00      	nop
 800b120:	3710      	adds	r7, #16
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}

0800b126 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b126:	b580      	push	{r7, lr}
 800b128:	b084      	sub	sp, #16
 800b12a:	af00      	add	r7, sp, #0
 800b12c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b132:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f7f8 fccd 	bl	8003ad4 <HAL_DMA_GetError>
 800b13a:	4603      	mov	r3, r0
 800b13c:	2b02      	cmp	r3, #2
 800b13e:	d011      	beq.n	800b164 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800b140:	68f8      	ldr	r0, [r7, #12]
 800b142:	f000 f82d 	bl	800b1a0 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b14c:	f043 0210 	orr.w	r2, r3, #16
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	2201      	movs	r2, #1
 800b15a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800b15e:	68f8      	ldr	r0, [r7, #12]
 800b160:	f7ff ff44 	bl	800afec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800b164:	bf00      	nop
 800b166:	3710      	adds	r7, #16
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b084      	sub	sp, #16
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b178:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	2200      	movs	r2, #0
 800b17e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2201      	movs	r2, #1
 800b18e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b192:	68f8      	ldr	r0, [r7, #12]
 800b194:	f7ff ff2a 	bl	800afec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b198:	bf00      	nop
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b085      	sub	sp, #20
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	695b      	ldr	r3, [r3, #20]
 800b1ae:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	699a      	ldr	r2, [r3, #24]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f042 0208 	orr.w	r2, r2, #8
 800b1be:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	699a      	ldr	r2, [r3, #24]
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f042 0210 	orr.w	r2, r2, #16
 800b1ce:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f022 0201 	bic.w	r2, r2, #1
 800b1de:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	6919      	ldr	r1, [r3, #16]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681a      	ldr	r2, [r3, #0]
 800b1ea:	4b3c      	ldr	r3, [pc, #240]	; (800b2dc <SPI_CloseTransfer+0x13c>)
 800b1ec:	400b      	ands	r3, r1
 800b1ee:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	689a      	ldr	r2, [r3, #8]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800b1fe:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b206:	b2db      	uxtb	r3, r3
 800b208:	2b04      	cmp	r3, #4
 800b20a:	d014      	beq.n	800b236 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	f003 0320 	and.w	r3, r3, #32
 800b212:	2b00      	cmp	r3, #0
 800b214:	d00f      	beq.n	800b236 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b21c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	699a      	ldr	r2, [r3, #24]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f042 0220 	orr.w	r2, r2, #32
 800b234:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	2b03      	cmp	r3, #3
 800b240:	d014      	beq.n	800b26c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d00f      	beq.n	800b26c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b252:	f043 0204 	orr.w	r2, r3, #4
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	699a      	ldr	r2, [r3, #24]
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b26a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b272:	2b00      	cmp	r3, #0
 800b274:	d00f      	beq.n	800b296 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b27c:	f043 0201 	orr.w	r2, r3, #1
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	699a      	ldr	r2, [r3, #24]
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b294:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d00f      	beq.n	800b2c0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b2a6:	f043 0208 	orr.w	r2, r3, #8
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	699a      	ldr	r2, [r3, #24]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b2be:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800b2d0:	bf00      	nop
 800b2d2:	3714      	adds	r7, #20
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr
 800b2dc:	fffffc90 	.word	0xfffffc90

0800b2e0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b085      	sub	sp, #20
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b2ec:	095b      	lsrs	r3, r3, #5
 800b2ee:	3301      	adds	r3, #1
 800b2f0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	68db      	ldr	r3, [r3, #12]
 800b2f6:	3301      	adds	r3, #1
 800b2f8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	3307      	adds	r3, #7
 800b2fe:	08db      	lsrs	r3, r3, #3
 800b300:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	fb02 f303 	mul.w	r3, r2, r3
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3714      	adds	r7, #20
 800b30e:	46bd      	mov	sp, r7
 800b310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b314:	4770      	bx	lr
	...

0800b318 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b318:	b480      	push	{r7}
 800b31a:	b083      	sub	sp, #12
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
 800b320:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d121      	bne.n	800b36e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681a      	ldr	r2, [r3, #0]
 800b32e:	4b27      	ldr	r3, [pc, #156]	; (800b3cc <FMC_SDRAM_Init+0xb4>)
 800b330:	4013      	ands	r3, r2
 800b332:	683a      	ldr	r2, [r7, #0]
 800b334:	6851      	ldr	r1, [r2, #4]
 800b336:	683a      	ldr	r2, [r7, #0]
 800b338:	6892      	ldr	r2, [r2, #8]
 800b33a:	4311      	orrs	r1, r2
 800b33c:	683a      	ldr	r2, [r7, #0]
 800b33e:	68d2      	ldr	r2, [r2, #12]
 800b340:	4311      	orrs	r1, r2
 800b342:	683a      	ldr	r2, [r7, #0]
 800b344:	6912      	ldr	r2, [r2, #16]
 800b346:	4311      	orrs	r1, r2
 800b348:	683a      	ldr	r2, [r7, #0]
 800b34a:	6952      	ldr	r2, [r2, #20]
 800b34c:	4311      	orrs	r1, r2
 800b34e:	683a      	ldr	r2, [r7, #0]
 800b350:	6992      	ldr	r2, [r2, #24]
 800b352:	4311      	orrs	r1, r2
 800b354:	683a      	ldr	r2, [r7, #0]
 800b356:	69d2      	ldr	r2, [r2, #28]
 800b358:	4311      	orrs	r1, r2
 800b35a:	683a      	ldr	r2, [r7, #0]
 800b35c:	6a12      	ldr	r2, [r2, #32]
 800b35e:	4311      	orrs	r1, r2
 800b360:	683a      	ldr	r2, [r7, #0]
 800b362:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b364:	430a      	orrs	r2, r1
 800b366:	431a      	orrs	r2, r3
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	601a      	str	r2, [r3, #0]
 800b36c:	e026      	b.n	800b3bc <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	69d9      	ldr	r1, [r3, #28]
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	6a1b      	ldr	r3, [r3, #32]
 800b37e:	4319      	orrs	r1, r3
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b384:	430b      	orrs	r3, r1
 800b386:	431a      	orrs	r2, r3
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	685a      	ldr	r2, [r3, #4]
 800b390:	4b0e      	ldr	r3, [pc, #56]	; (800b3cc <FMC_SDRAM_Init+0xb4>)
 800b392:	4013      	ands	r3, r2
 800b394:	683a      	ldr	r2, [r7, #0]
 800b396:	6851      	ldr	r1, [r2, #4]
 800b398:	683a      	ldr	r2, [r7, #0]
 800b39a:	6892      	ldr	r2, [r2, #8]
 800b39c:	4311      	orrs	r1, r2
 800b39e:	683a      	ldr	r2, [r7, #0]
 800b3a0:	68d2      	ldr	r2, [r2, #12]
 800b3a2:	4311      	orrs	r1, r2
 800b3a4:	683a      	ldr	r2, [r7, #0]
 800b3a6:	6912      	ldr	r2, [r2, #16]
 800b3a8:	4311      	orrs	r1, r2
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	6952      	ldr	r2, [r2, #20]
 800b3ae:	4311      	orrs	r1, r2
 800b3b0:	683a      	ldr	r2, [r7, #0]
 800b3b2:	6992      	ldr	r2, [r2, #24]
 800b3b4:	430a      	orrs	r2, r1
 800b3b6:	431a      	orrs	r2, r3
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800b3bc:	2300      	movs	r3, #0
}
 800b3be:	4618      	mov	r0, r3
 800b3c0:	370c      	adds	r7, #12
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c8:	4770      	bx	lr
 800b3ca:	bf00      	nop
 800b3cc:	ffff8000 	.word	0xffff8000

0800b3d0 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b085      	sub	sp, #20
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	60f8      	str	r0, [r7, #12]
 800b3d8:	60b9      	str	r1, [r7, #8]
 800b3da:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d128      	bne.n	800b434 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	689b      	ldr	r3, [r3, #8]
 800b3e6:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	1e59      	subs	r1, r3, #1
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	685b      	ldr	r3, [r3, #4]
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	011b      	lsls	r3, r3, #4
 800b3f8:	4319      	orrs	r1, r3
 800b3fa:	68bb      	ldr	r3, [r7, #8]
 800b3fc:	689b      	ldr	r3, [r3, #8]
 800b3fe:	3b01      	subs	r3, #1
 800b400:	021b      	lsls	r3, r3, #8
 800b402:	4319      	orrs	r1, r3
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	68db      	ldr	r3, [r3, #12]
 800b408:	3b01      	subs	r3, #1
 800b40a:	031b      	lsls	r3, r3, #12
 800b40c:	4319      	orrs	r1, r3
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	691b      	ldr	r3, [r3, #16]
 800b412:	3b01      	subs	r3, #1
 800b414:	041b      	lsls	r3, r3, #16
 800b416:	4319      	orrs	r1, r3
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	695b      	ldr	r3, [r3, #20]
 800b41c:	3b01      	subs	r3, #1
 800b41e:	051b      	lsls	r3, r3, #20
 800b420:	4319      	orrs	r1, r3
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	699b      	ldr	r3, [r3, #24]
 800b426:	3b01      	subs	r3, #1
 800b428:	061b      	lsls	r3, r3, #24
 800b42a:	430b      	orrs	r3, r1
 800b42c:	431a      	orrs	r2, r3
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	609a      	str	r2, [r3, #8]
 800b432:	e02d      	b.n	800b490 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	689a      	ldr	r2, [r3, #8]
 800b438:	4b19      	ldr	r3, [pc, #100]	; (800b4a0 <FMC_SDRAM_Timing_Init+0xd0>)
 800b43a:	4013      	ands	r3, r2
 800b43c:	68ba      	ldr	r2, [r7, #8]
 800b43e:	68d2      	ldr	r2, [r2, #12]
 800b440:	3a01      	subs	r2, #1
 800b442:	0311      	lsls	r1, r2, #12
 800b444:	68ba      	ldr	r2, [r7, #8]
 800b446:	6952      	ldr	r2, [r2, #20]
 800b448:	3a01      	subs	r2, #1
 800b44a:	0512      	lsls	r2, r2, #20
 800b44c:	430a      	orrs	r2, r1
 800b44e:	431a      	orrs	r2, r3
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	68db      	ldr	r3, [r3, #12]
 800b458:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	1e59      	subs	r1, r3, #1
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	3b01      	subs	r3, #1
 800b468:	011b      	lsls	r3, r3, #4
 800b46a:	4319      	orrs	r1, r3
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	689b      	ldr	r3, [r3, #8]
 800b470:	3b01      	subs	r3, #1
 800b472:	021b      	lsls	r3, r3, #8
 800b474:	4319      	orrs	r1, r3
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	691b      	ldr	r3, [r3, #16]
 800b47a:	3b01      	subs	r3, #1
 800b47c:	041b      	lsls	r3, r3, #16
 800b47e:	4319      	orrs	r1, r3
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	699b      	ldr	r3, [r3, #24]
 800b484:	3b01      	subs	r3, #1
 800b486:	061b      	lsls	r3, r3, #24
 800b488:	430b      	orrs	r3, r1
 800b48a:	431a      	orrs	r2, r3
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 800b490:	2300      	movs	r3, #0
}
 800b492:	4618      	mov	r0, r3
 800b494:	3714      	adds	r7, #20
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr
 800b49e:	bf00      	nop
 800b4a0:	ff0f0fff 	.word	0xff0f0fff

0800b4a4 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b4a4:	b480      	push	{r7}
 800b4a6:	b085      	sub	sp, #20
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	60f8      	str	r0, [r7, #12]
 800b4ac:	60b9      	str	r1, [r7, #8]
 800b4ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  SET_BIT(Device->SDCMR, ((Command->CommandMode)                                                 |
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	691a      	ldr	r2, [r3, #16]
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	6819      	ldr	r1, [r3, #0]
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	685b      	ldr	r3, [r3, #4]
 800b4bc:	4319      	orrs	r1, r3
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	689b      	ldr	r3, [r3, #8]
 800b4c2:	3b01      	subs	r3, #1
 800b4c4:	015b      	lsls	r3, r3, #5
 800b4c6:	4319      	orrs	r1, r3
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	025b      	lsls	r3, r3, #9
 800b4ce:	430b      	orrs	r3, r1
 800b4d0:	431a      	orrs	r2, r3
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	611a      	str	r2, [r3, #16]
                          (Command->CommandTarget)                                               |
                          (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos)   |
                          ((Command->ModeRegisterDefinition)   << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800b4d6:	2300      	movs	r3, #0
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3714      	adds	r7, #20
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b083      	sub	sp, #12
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	695a      	ldr	r2, [r3, #20]
 800b4f2:	4b07      	ldr	r3, [pc, #28]	; (800b510 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800b4f4:	4013      	ands	r3, r2
 800b4f6:	683a      	ldr	r2, [r7, #0]
 800b4f8:	0052      	lsls	r2, r2, #1
 800b4fa:	431a      	orrs	r2, r3
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800b500:	2300      	movs	r3, #0
}
 800b502:	4618      	mov	r0, r3
 800b504:	370c      	adds	r7, #12
 800b506:	46bd      	mov	sp, r7
 800b508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50c:	4770      	bx	lr
 800b50e:	bf00      	nop
 800b510:	ffffc001 	.word	0xffffc001

0800b514 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800b514:	b084      	sub	sp, #16
 800b516:	b480      	push	{r7}
 800b518:	b085      	sub	sp, #20
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	6078      	str	r0, [r7, #4]
 800b51e:	f107 001c 	add.w	r0, r7, #28
 800b522:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b526:	2300      	movs	r3, #0
 800b528:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b52a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 800b52c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b52e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 800b532:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b534:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 800b536:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 800b53a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b53c:	68fa      	ldr	r2, [r7, #12]
 800b53e:	4313      	orrs	r3, r2
 800b540:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	685a      	ldr	r2, [r3, #4]
 800b546:	4b07      	ldr	r3, [pc, #28]	; (800b564 <SDMMC_Init+0x50>)
 800b548:	4013      	ands	r3, r2
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	431a      	orrs	r2, r3
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b552:	2300      	movs	r3, #0
}
 800b554:	4618      	mov	r0, r3
 800b556:	3714      	adds	r7, #20
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	b004      	add	sp, #16
 800b560:	4770      	bx	lr
 800b562:	bf00      	nop
 800b564:	ffc02c00 	.word	0xffc02c00

0800b568 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800b568:	b480      	push	{r7}
 800b56a:	b083      	sub	sp, #12
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b576:	4618      	mov	r0, r3
 800b578:	370c      	adds	r7, #12
 800b57a:	46bd      	mov	sp, r7
 800b57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b580:	4770      	bx	lr

0800b582 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800b582:	b480      	push	{r7}
 800b584:	b083      	sub	sp, #12
 800b586:	af00      	add	r7, sp, #0
 800b588:	6078      	str	r0, [r7, #4]
 800b58a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	681a      	ldr	r2, [r3, #0]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b596:	2300      	movs	r3, #0
}
 800b598:	4618      	mov	r0, r3
 800b59a:	370c      	adds	r7, #12
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr

0800b5a4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800b5a4:	b480      	push	{r7}
 800b5a6:	b083      	sub	sp, #12
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f043 0203 	orr.w	r2, r3, #3
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b5b8:	2300      	movs	r3, #0
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	370c      	adds	r7, #12
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c4:	4770      	bx	lr

0800b5c6 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800b5c6:	b480      	push	{r7}
 800b5c8:	b083      	sub	sp, #12
 800b5ca:	af00      	add	r7, sp, #0
 800b5cc:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f003 0303 	and.w	r3, r3, #3
}
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	370c      	adds	r7, #12
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e0:	4770      	bx	lr
	...

0800b5e4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b085      	sub	sp, #20
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	681a      	ldr	r2, [r3, #0]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b602:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b608:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b60e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b610:	68fa      	ldr	r2, [r7, #12]
 800b612:	4313      	orrs	r3, r2
 800b614:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	68da      	ldr	r2, [r3, #12]
 800b61a:	4b06      	ldr	r3, [pc, #24]	; (800b634 <SDMMC_SendCommand+0x50>)
 800b61c:	4013      	ands	r3, r2
 800b61e:	68fa      	ldr	r2, [r7, #12]
 800b620:	431a      	orrs	r2, r3
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b626:	2300      	movs	r3, #0
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3714      	adds	r7, #20
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr
 800b634:	fffee0c0 	.word	0xfffee0c0

0800b638 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800b638:	b480      	push	{r7}
 800b63a:	b083      	sub	sp, #12
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	691b      	ldr	r3, [r3, #16]
 800b644:	b2db      	uxtb	r3, r3
}
 800b646:	4618      	mov	r0, r3
 800b648:	370c      	adds	r7, #12
 800b64a:	46bd      	mov	sp, r7
 800b64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b650:	4770      	bx	lr

0800b652 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800b652:	b480      	push	{r7}
 800b654:	b085      	sub	sp, #20
 800b656:	af00      	add	r7, sp, #0
 800b658:	6078      	str	r0, [r7, #4]
 800b65a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	3314      	adds	r3, #20
 800b660:	461a      	mov	r2, r3
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	4413      	add	r3, r2
 800b666:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3714      	adds	r7, #20
 800b670:	46bd      	mov	sp, r7
 800b672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b676:	4770      	bx	lr

0800b678 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800b678:	b480      	push	{r7}
 800b67a:	b085      	sub	sp, #20
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
 800b680:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b682:	2300      	movs	r3, #0
 800b684:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	685a      	ldr	r2, [r3, #4]
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b69e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b6a4:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b6aa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b6ac:	68fa      	ldr	r2, [r7, #12]
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	431a      	orrs	r2, r3
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b6c2:	2300      	movs	r3, #0

}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	3714      	adds	r7, #20
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b088      	sub	sp, #32
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
 800b6d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b6de:	2310      	movs	r3, #16
 800b6e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b6e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b6e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b6ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b6f2:	f107 0308 	add.w	r3, r7, #8
 800b6f6:	4619      	mov	r1, r3
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f7ff ff73 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800b6fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800b702:	2110      	movs	r1, #16
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	f000 faab 	bl	800bc60 <SDMMC_GetCmdResp1>
 800b70a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b70c:	69fb      	ldr	r3, [r7, #28]
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3720      	adds	r7, #32
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}

0800b716 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b716:	b580      	push	{r7, lr}
 800b718:	b088      	sub	sp, #32
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
 800b71e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b724:	2311      	movs	r3, #17
 800b726:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b728:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b72c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b72e:	2300      	movs	r3, #0
 800b730:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b736:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b738:	f107 0308 	add.w	r3, r7, #8
 800b73c:	4619      	mov	r1, r3
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f7ff ff50 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b744:	f241 3288 	movw	r2, #5000	; 0x1388
 800b748:	2111      	movs	r1, #17
 800b74a:	6878      	ldr	r0, [r7, #4]
 800b74c:	f000 fa88 	bl	800bc60 <SDMMC_GetCmdResp1>
 800b750:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b752:	69fb      	ldr	r3, [r7, #28]
}
 800b754:	4618      	mov	r0, r3
 800b756:	3720      	adds	r7, #32
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b088      	sub	sp, #32
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b76a:	2312      	movs	r3, #18
 800b76c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b76e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b772:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b774:	2300      	movs	r3, #0
 800b776:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b778:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b77c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b77e:	f107 0308 	add.w	r3, r7, #8
 800b782:	4619      	mov	r1, r3
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f7ff ff2d 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b78a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b78e:	2112      	movs	r1, #18
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 fa65 	bl	800bc60 <SDMMC_GetCmdResp1>
 800b796:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b798:	69fb      	ldr	r3, [r7, #28]
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3720      	adds	r7, #32
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b088      	sub	sp, #32
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]
 800b7aa:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b7b0:	2318      	movs	r3, #24
 800b7b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b7b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b7b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b7be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b7c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b7c4:	f107 0308 	add.w	r3, r7, #8
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f7ff ff0a 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b7d0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7d4:	2118      	movs	r1, #24
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f000 fa42 	bl	800bc60 <SDMMC_GetCmdResp1>
 800b7dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7de:	69fb      	ldr	r3, [r7, #28]
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	3720      	adds	r7, #32
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	bd80      	pop	{r7, pc}

0800b7e8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b088      	sub	sp, #32
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
 800b7f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b7f6:	2319      	movs	r3, #25
 800b7f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b7fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b7fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b800:	2300      	movs	r3, #0
 800b802:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b808:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b80a:	f107 0308 	add.w	r3, r7, #8
 800b80e:	4619      	mov	r1, r3
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f7ff fee7 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b816:	f241 3288 	movw	r2, #5000	; 0x1388
 800b81a:	2119      	movs	r1, #25
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f000 fa1f 	bl	800bc60 <SDMMC_GetCmdResp1>
 800b822:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b824:	69fb      	ldr	r3, [r7, #28]
}
 800b826:	4618      	mov	r0, r3
 800b828:	3720      	adds	r7, #32
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}
	...

0800b830 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b088      	sub	sp, #32
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b838:	2300      	movs	r3, #0
 800b83a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b83c:	230c      	movs	r3, #12
 800b83e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b840:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b844:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b846:	2300      	movs	r3, #0
 800b848:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b84a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b84e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	68db      	ldr	r3, [r3, #12]
 800b854:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	68db      	ldr	r3, [r3, #12]
 800b860:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b868:	f107 0308 	add.w	r3, r7, #8
 800b86c:	4619      	mov	r1, r3
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f7ff feb8 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800b874:	4a0b      	ldr	r2, [pc, #44]	; (800b8a4 <SDMMC_CmdStopTransfer+0x74>)
 800b876:	210c      	movs	r1, #12
 800b878:	6878      	ldr	r0, [r7, #4]
 800b87a:	f000 f9f1 	bl	800bc60 <SDMMC_GetCmdResp1>
 800b87e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	68db      	ldr	r3, [r3, #12]
 800b884:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b88c:	69fb      	ldr	r3, [r7, #28]
 800b88e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b892:	d101      	bne.n	800b898 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800b894:	2300      	movs	r3, #0
 800b896:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800b898:	69fb      	ldr	r3, [r7, #28]
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3720      	adds	r7, #32
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}
 800b8a2:	bf00      	nop
 800b8a4:	05f5e100 	.word	0x05f5e100

0800b8a8 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b08a      	sub	sp, #40	; 0x28
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b8b8:	2307      	movs	r3, #7
 800b8ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b8bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b8c0:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b8c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8ca:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b8cc:	f107 0310 	add.w	r3, r7, #16
 800b8d0:	4619      	mov	r1, r3
 800b8d2:	68f8      	ldr	r0, [r7, #12]
 800b8d4:	f7ff fe86 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800b8d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8dc:	2107      	movs	r1, #7
 800b8de:	68f8      	ldr	r0, [r7, #12]
 800b8e0:	f000 f9be 	bl	800bc60 <SDMMC_GetCmdResp1>
 800b8e4:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b8e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3728      	adds	r7, #40	; 0x28
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b088      	sub	sp, #32
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800b900:	2300      	movs	r3, #0
 800b902:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b904:	2300      	movs	r3, #0
 800b906:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b90c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b90e:	f107 0308 	add.w	r3, r7, #8
 800b912:	4619      	mov	r1, r3
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f7ff fe65 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 f976 	bl	800bc0c <SDMMC_GetCmdError>
 800b920:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b922:	69fb      	ldr	r3, [r7, #28]
}
 800b924:	4618      	mov	r0, r3
 800b926:	3720      	adds	r7, #32
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b088      	sub	sp, #32
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b934:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b938:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b93a:	2308      	movs	r3, #8
 800b93c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b93e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b942:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b944:	2300      	movs	r3, #0
 800b946:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b948:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b94c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b94e:	f107 0308 	add.w	r3, r7, #8
 800b952:	4619      	mov	r1, r3
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f7ff fe45 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f000 fb6a 	bl	800c034 <SDMMC_GetCmdResp7>
 800b960:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b962:	69fb      	ldr	r3, [r7, #28]
}
 800b964:	4618      	mov	r0, r3
 800b966:	3720      	adds	r7, #32
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b088      	sub	sp, #32
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
 800b974:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b97a:	2337      	movs	r3, #55	; 0x37
 800b97c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b97e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b982:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b984:	2300      	movs	r3, #0
 800b986:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b98c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b98e:	f107 0308 	add.w	r3, r7, #8
 800b992:	4619      	mov	r1, r3
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f7ff fe25 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800b99a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b99e:	2137      	movs	r1, #55	; 0x37
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f000 f95d 	bl	800bc60 <SDMMC_GetCmdResp1>
 800b9a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b9a8:	69fb      	ldr	r3, [r7, #28]
}
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	3720      	adds	r7, #32
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	bd80      	pop	{r7, pc}

0800b9b2 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b9b2:	b580      	push	{r7, lr}
 800b9b4:	b088      	sub	sp, #32
 800b9b6:	af00      	add	r7, sp, #0
 800b9b8:	6078      	str	r0, [r7, #4]
 800b9ba:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b9c0:	2329      	movs	r3, #41	; 0x29
 800b9c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b9c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b9c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b9ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b9d2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b9d4:	f107 0308 	add.w	r3, r7, #8
 800b9d8:	4619      	mov	r1, r3
 800b9da:	6878      	ldr	r0, [r7, #4]
 800b9dc:	f7ff fe02 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 fa75 	bl	800bed0 <SDMMC_GetCmdResp3>
 800b9e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b9e8:	69fb      	ldr	r3, [r7, #28]
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3720      	adds	r7, #32
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}

0800b9f2 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800b9f2:	b580      	push	{r7, lr}
 800b9f4:	b088      	sub	sp, #32
 800b9f6:	af00      	add	r7, sp, #0
 800b9f8:	6078      	str	r0, [r7, #4]
 800b9fa:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ba00:	2306      	movs	r3, #6
 800ba02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ba04:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ba08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ba0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba12:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ba14:	f107 0308 	add.w	r3, r7, #8
 800ba18:	4619      	mov	r1, r3
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f7ff fde2 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800ba20:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba24:	2106      	movs	r1, #6
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	f000 f91a 	bl	800bc60 <SDMMC_GetCmdResp1>
 800ba2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba2e:	69fb      	ldr	r3, [r7, #28]
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	3720      	adds	r7, #32
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}

0800ba38 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b088      	sub	sp, #32
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ba40:	2300      	movs	r3, #0
 800ba42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ba44:	2333      	movs	r3, #51	; 0x33
 800ba46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ba48:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ba4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ba52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ba58:	f107 0308 	add.w	r3, r7, #8
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	6878      	ldr	r0, [r7, #4]
 800ba60:	f7ff fdc0 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800ba64:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba68:	2133      	movs	r1, #51	; 0x33
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f000 f8f8 	bl	800bc60 <SDMMC_GetCmdResp1>
 800ba70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba72:	69fb      	ldr	r3, [r7, #28]
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3720      	adds	r7, #32
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}

0800ba7c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b088      	sub	sp, #32
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ba84:	2300      	movs	r3, #0
 800ba86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ba88:	2302      	movs	r3, #2
 800ba8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ba8c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800ba90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ba92:	2300      	movs	r3, #0
 800ba94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ba96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ba9c:	f107 0308 	add.w	r3, r7, #8
 800baa0:	4619      	mov	r1, r3
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f7ff fd9e 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f000 f9c9 	bl	800be40 <SDMMC_GetCmdResp2>
 800baae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bab0:	69fb      	ldr	r3, [r7, #28]
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3720      	adds	r7, #32
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}

0800baba <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800baba:	b580      	push	{r7, lr}
 800babc:	b088      	sub	sp, #32
 800babe:	af00      	add	r7, sp, #0
 800bac0:	6078      	str	r0, [r7, #4]
 800bac2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800bac8:	2309      	movs	r3, #9
 800baca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800bacc:	f44f 7340 	mov.w	r3, #768	; 0x300
 800bad0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bad2:	2300      	movs	r3, #0
 800bad4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bad6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bada:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800badc:	f107 0308 	add.w	r3, r7, #8
 800bae0:	4619      	mov	r1, r3
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f7ff fd7e 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 f9a9 	bl	800be40 <SDMMC_GetCmdResp2>
 800baee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800baf0:	69fb      	ldr	r3, [r7, #28]
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3720      	adds	r7, #32
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bd80      	pop	{r7, pc}

0800bafa <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800bafa:	b580      	push	{r7, lr}
 800bafc:	b088      	sub	sp, #32
 800bafe:	af00      	add	r7, sp, #0
 800bb00:	6078      	str	r0, [r7, #4]
 800bb02:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800bb04:	2300      	movs	r3, #0
 800bb06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800bb08:	2303      	movs	r3, #3
 800bb0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bb0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bb10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bb12:	2300      	movs	r3, #0
 800bb14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bb16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb1a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bb1c:	f107 0308 	add.w	r3, r7, #8
 800bb20:	4619      	mov	r1, r3
 800bb22:	6878      	ldr	r0, [r7, #4]
 800bb24:	f7ff fd5e 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800bb28:	683a      	ldr	r2, [r7, #0]
 800bb2a:	2103      	movs	r1, #3
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 fa0b 	bl	800bf48 <SDMMC_GetCmdResp6>
 800bb32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bb34:	69fb      	ldr	r3, [r7, #28]
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3720      	adds	r7, #32
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}

0800bb3e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800bb3e:	b580      	push	{r7, lr}
 800bb40:	b088      	sub	sp, #32
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
 800bb46:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800bb4c:	230d      	movs	r3, #13
 800bb4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bb50:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bb54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bb56:	2300      	movs	r3, #0
 800bb58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bb5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bb60:	f107 0308 	add.w	r3, r7, #8
 800bb64:	4619      	mov	r1, r3
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f7ff fd3c 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800bb6c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb70:	210d      	movs	r1, #13
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f000 f874 	bl	800bc60 <SDMMC_GetCmdResp1>
 800bb78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bb7a:	69fb      	ldr	r3, [r7, #28]
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3720      	adds	r7, #32
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b088      	sub	sp, #32
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800bb90:	230d      	movs	r3, #13
 800bb92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bb94:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bb98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bb9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bba2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bba4:	f107 0308 	add.w	r3, r7, #8
 800bba8:	4619      	mov	r1, r3
 800bbaa:	6878      	ldr	r0, [r7, #4]
 800bbac:	f7ff fd1a 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800bbb0:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbb4:	210d      	movs	r1, #13
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f000 f852 	bl	800bc60 <SDMMC_GetCmdResp1>
 800bbbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bbbe:	69fb      	ldr	r3, [r7, #28]
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3720      	adds	r7, #32
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}

0800bbc8 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b088      	sub	sp, #32
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800bbd4:	230b      	movs	r3, #11
 800bbd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bbd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bbdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bbde:	2300      	movs	r3, #0
 800bbe0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bbe2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bbe6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bbe8:	f107 0308 	add.w	r3, r7, #8
 800bbec:	4619      	mov	r1, r3
 800bbee:	6878      	ldr	r0, [r7, #4]
 800bbf0:	f7ff fcf8 	bl	800b5e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 800bbf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbf8:	210b      	movs	r1, #11
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f000 f830 	bl	800bc60 <SDMMC_GetCmdResp1>
 800bc00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc02:	69fb      	ldr	r3, [r7, #28]
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3720      	adds	r7, #32
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800bc0c:	b490      	push	{r4, r7}
 800bc0e:	b082      	sub	sp, #8
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bc14:	4b0f      	ldr	r3, [pc, #60]	; (800bc54 <SDMMC_GetCmdError+0x48>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	4a0f      	ldr	r2, [pc, #60]	; (800bc58 <SDMMC_GetCmdError+0x4c>)
 800bc1a:	fba2 2303 	umull	r2, r3, r2, r3
 800bc1e:	0a5b      	lsrs	r3, r3, #9
 800bc20:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc24:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800bc28:	4623      	mov	r3, r4
 800bc2a:	1e5c      	subs	r4, r3, #1
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d102      	bne.n	800bc36 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bc30:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bc34:	e009      	b.n	800bc4a <SDMMC_GetCmdError+0x3e>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d0f2      	beq.n	800bc28 <SDMMC_GetCmdError+0x1c>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	4a05      	ldr	r2, [pc, #20]	; (800bc5c <SDMMC_GetCmdError+0x50>)
 800bc46:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800bc48:	2300      	movs	r3, #0
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3708      	adds	r7, #8
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bc90      	pop	{r4, r7}
 800bc52:	4770      	bx	lr
 800bc54:	20000008 	.word	0x20000008
 800bc58:	10624dd3 	.word	0x10624dd3
 800bc5c:	002000c5 	.word	0x002000c5

0800bc60 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800bc60:	b590      	push	{r4, r7, lr}
 800bc62:	b087      	sub	sp, #28
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	60f8      	str	r0, [r7, #12]
 800bc68:	460b      	mov	r3, r1
 800bc6a:	607a      	str	r2, [r7, #4]
 800bc6c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800bc6e:	4b6f      	ldr	r3, [pc, #444]	; (800be2c <SDMMC_GetCmdResp1+0x1cc>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	4a6f      	ldr	r2, [pc, #444]	; (800be30 <SDMMC_GetCmdResp1+0x1d0>)
 800bc74:	fba2 2303 	umull	r2, r3, r2, r3
 800bc78:	0a5b      	lsrs	r3, r3, #9
 800bc7a:	687a      	ldr	r2, [r7, #4]
 800bc7c:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800bc80:	4623      	mov	r3, r4
 800bc82:	1e5c      	subs	r4, r3, #1
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d102      	bne.n	800bc8e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bc88:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bc8c:	e0c9      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDMMCx->STA;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc92:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800bc94:	697a      	ldr	r2, [r7, #20]
 800bc96:	4b67      	ldr	r3, [pc, #412]	; (800be34 <SDMMC_GetCmdResp1+0x1d4>)
 800bc98:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d0f0      	beq.n	800bc80 <SDMMC_GetCmdResp1+0x20>
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d1eb      	bne.n	800bc80 <SDMMC_GetCmdResp1+0x20>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcac:	f003 0304 	and.w	r3, r3, #4
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d004      	beq.n	800bcbe <SDMMC_GetCmdResp1+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	2204      	movs	r2, #4
 800bcb8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bcba:	2304      	movs	r3, #4
 800bcbc:	e0b1      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcc2:	f003 0301 	and.w	r3, r3, #1
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d004      	beq.n	800bcd4 <SDMMC_GetCmdResp1+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	2201      	movs	r2, #1
 800bcce:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	e0a6      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	4a58      	ldr	r2, [pc, #352]	; (800be38 <SDMMC_GetCmdResp1+0x1d8>)
 800bcd8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bcda:	68f8      	ldr	r0, [r7, #12]
 800bcdc:	f7ff fcac 	bl	800b638 <SDMMC_GetCommandResponse>
 800bce0:	4603      	mov	r3, r0
 800bce2:	461a      	mov	r2, r3
 800bce4:	7afb      	ldrb	r3, [r7, #11]
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d001      	beq.n	800bcee <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bcea:	2301      	movs	r3, #1
 800bcec:	e099      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800bcee:	2100      	movs	r1, #0
 800bcf0:	68f8      	ldr	r0, [r7, #12]
 800bcf2:	f7ff fcae 	bl	800b652 <SDMMC_GetResponse>
 800bcf6:	6138      	str	r0, [r7, #16]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800bcf8:	693a      	ldr	r2, [r7, #16]
 800bcfa:	4b50      	ldr	r3, [pc, #320]	; (800be3c <SDMMC_GetCmdResp1+0x1dc>)
 800bcfc:	4013      	ands	r3, r2
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d101      	bne.n	800bd06 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800bd02:	2300      	movs	r3, #0
 800bd04:	e08d      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800bd06:	693b      	ldr	r3, [r7, #16]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	da02      	bge.n	800bd12 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bd0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bd10:	e087      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d001      	beq.n	800bd20 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bd1c:	2340      	movs	r3, #64	; 0x40
 800bd1e:	e080      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d001      	beq.n	800bd2e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bd2a:	2380      	movs	r3, #128	; 0x80
 800bd2c:	e079      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d002      	beq.n	800bd3e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800bd38:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bd3c:	e071      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d002      	beq.n	800bd4e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bd48:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bd4c:	e069      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d002      	beq.n	800bd5e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800bd58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd5c:	e061      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d002      	beq.n	800bd6e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800bd68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bd6c:	e059      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d002      	beq.n	800bd7e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bd78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bd7c:	e051      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d002      	beq.n	800bd8e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bd88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bd8c:	e049      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d002      	beq.n	800bd9e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800bd98:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bd9c:	e041      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800bd9e:	693b      	ldr	r3, [r7, #16]
 800bda0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d002      	beq.n	800bdae <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800bda8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bdac:	e039      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d002      	beq.n	800bdbe <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800bdb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800bdbc:	e031      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d002      	beq.n	800bdce <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800bdc8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800bdcc:	e029      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d002      	beq.n	800bdde <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800bdd8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bddc:	e021      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d002      	beq.n	800bdee <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800bde8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800bdec:	e019      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d002      	beq.n	800bdfe <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800bdf8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800bdfc:	e011      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800be04:	2b00      	cmp	r3, #0
 800be06:	d002      	beq.n	800be0e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800be08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800be0c:	e009      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	f003 0308 	and.w	r3, r3, #8
 800be14:	2b00      	cmp	r3, #0
 800be16:	d002      	beq.n	800be1e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800be18:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800be1c:	e001      	b.n	800be22 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800be1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800be22:	4618      	mov	r0, r3
 800be24:	371c      	adds	r7, #28
 800be26:	46bd      	mov	sp, r7
 800be28:	bd90      	pop	{r4, r7, pc}
 800be2a:	bf00      	nop
 800be2c:	20000008 	.word	0x20000008
 800be30:	10624dd3 	.word	0x10624dd3
 800be34:	00200045 	.word	0x00200045
 800be38:	002000c5 	.word	0x002000c5
 800be3c:	fdffe008 	.word	0xfdffe008

0800be40 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800be40:	b490      	push	{r4, r7}
 800be42:	b084      	sub	sp, #16
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800be48:	4b1e      	ldr	r3, [pc, #120]	; (800bec4 <SDMMC_GetCmdResp2+0x84>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	4a1e      	ldr	r2, [pc, #120]	; (800bec8 <SDMMC_GetCmdResp2+0x88>)
 800be4e:	fba2 2303 	umull	r2, r3, r2, r3
 800be52:	0a5b      	lsrs	r3, r3, #9
 800be54:	f241 3288 	movw	r2, #5000	; 0x1388
 800be58:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800be5c:	4623      	mov	r3, r4
 800be5e:	1e5c      	subs	r4, r3, #1
 800be60:	2b00      	cmp	r3, #0
 800be62:	d102      	bne.n	800be6a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800be64:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800be68:	e026      	b.n	800beb8 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDMMCx->STA;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be6e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800be76:	2b00      	cmp	r3, #0
 800be78:	d0f0      	beq.n	800be5c <SDMMC_GetCmdResp2+0x1c>
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800be80:	2b00      	cmp	r3, #0
 800be82:	d1eb      	bne.n	800be5c <SDMMC_GetCmdResp2+0x1c>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be88:	f003 0304 	and.w	r3, r3, #4
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d004      	beq.n	800be9a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2204      	movs	r2, #4
 800be94:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800be96:	2304      	movs	r3, #4
 800be98:	e00e      	b.n	800beb8 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be9e:	f003 0301 	and.w	r3, r3, #1
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d004      	beq.n	800beb0 <SDMMC_GetCmdResp2+0x70>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2201      	movs	r2, #1
 800beaa:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800beac:	2301      	movs	r3, #1
 800beae:	e003      	b.n	800beb8 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	4a06      	ldr	r2, [pc, #24]	; (800becc <SDMMC_GetCmdResp2+0x8c>)
 800beb4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800beb6:	2300      	movs	r3, #0
}
 800beb8:	4618      	mov	r0, r3
 800beba:	3710      	adds	r7, #16
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bc90      	pop	{r4, r7}
 800bec0:	4770      	bx	lr
 800bec2:	bf00      	nop
 800bec4:	20000008 	.word	0x20000008
 800bec8:	10624dd3 	.word	0x10624dd3
 800becc:	002000c5 	.word	0x002000c5

0800bed0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800bed0:	b490      	push	{r4, r7}
 800bed2:	b084      	sub	sp, #16
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bed8:	4b18      	ldr	r3, [pc, #96]	; (800bf3c <SDMMC_GetCmdResp3+0x6c>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	4a18      	ldr	r2, [pc, #96]	; (800bf40 <SDMMC_GetCmdResp3+0x70>)
 800bede:	fba2 2303 	umull	r2, r3, r2, r3
 800bee2:	0a5b      	lsrs	r3, r3, #9
 800bee4:	f241 3288 	movw	r2, #5000	; 0x1388
 800bee8:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800beec:	4623      	mov	r3, r4
 800beee:	1e5c      	subs	r4, r3, #1
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d102      	bne.n	800befa <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bef4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bef8:	e01b      	b.n	800bf32 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDMMCx->STA;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800befe:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d0f0      	beq.n	800beec <SDMMC_GetCmdResp3+0x1c>
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d1eb      	bne.n	800beec <SDMMC_GetCmdResp3+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf18:	f003 0304 	and.w	r3, r3, #4
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d004      	beq.n	800bf2a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	2204      	movs	r2, #4
 800bf24:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bf26:	2304      	movs	r3, #4
 800bf28:	e003      	b.n	800bf32 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	4a05      	ldr	r2, [pc, #20]	; (800bf44 <SDMMC_GetCmdResp3+0x74>)
 800bf2e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800bf30:	2300      	movs	r3, #0
}
 800bf32:	4618      	mov	r0, r3
 800bf34:	3710      	adds	r7, #16
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bc90      	pop	{r4, r7}
 800bf3a:	4770      	bx	lr
 800bf3c:	20000008 	.word	0x20000008
 800bf40:	10624dd3 	.word	0x10624dd3
 800bf44:	002000c5 	.word	0x002000c5

0800bf48 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800bf48:	b590      	push	{r4, r7, lr}
 800bf4a:	b087      	sub	sp, #28
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	60f8      	str	r0, [r7, #12]
 800bf50:	460b      	mov	r3, r1
 800bf52:	607a      	str	r2, [r7, #4]
 800bf54:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bf56:	4b34      	ldr	r3, [pc, #208]	; (800c028 <SDMMC_GetCmdResp6+0xe0>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	4a34      	ldr	r2, [pc, #208]	; (800c02c <SDMMC_GetCmdResp6+0xe4>)
 800bf5c:	fba2 2303 	umull	r2, r3, r2, r3
 800bf60:	0a5b      	lsrs	r3, r3, #9
 800bf62:	f241 3288 	movw	r2, #5000	; 0x1388
 800bf66:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800bf6a:	4623      	mov	r3, r4
 800bf6c:	1e5c      	subs	r4, r3, #1
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d102      	bne.n	800bf78 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bf72:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bf76:	e052      	b.n	800c01e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDMMCx->STA;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf7c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d0f0      	beq.n	800bf6a <SDMMC_GetCmdResp6+0x22>
 800bf88:	697b      	ldr	r3, [r7, #20]
 800bf8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d1eb      	bne.n	800bf6a <SDMMC_GetCmdResp6+0x22>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf96:	f003 0304 	and.w	r3, r3, #4
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d004      	beq.n	800bfa8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	2204      	movs	r2, #4
 800bfa2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bfa4:	2304      	movs	r3, #4
 800bfa6:	e03a      	b.n	800c01e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfac:	f003 0301 	and.w	r3, r3, #1
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d004      	beq.n	800bfbe <SDMMC_GetCmdResp6+0x76>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bfba:	2301      	movs	r3, #1
 800bfbc:	e02f      	b.n	800c01e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bfbe:	68f8      	ldr	r0, [r7, #12]
 800bfc0:	f7ff fb3a 	bl	800b638 <SDMMC_GetCommandResponse>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	461a      	mov	r2, r3
 800bfc8:	7afb      	ldrb	r3, [r7, #11]
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d001      	beq.n	800bfd2 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bfce:	2301      	movs	r3, #1
 800bfd0:	e025      	b.n	800c01e <SDMMC_GetCmdResp6+0xd6>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	4a16      	ldr	r2, [pc, #88]	; (800c030 <SDMMC_GetCmdResp6+0xe8>)
 800bfd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800bfd8:	2100      	movs	r1, #0
 800bfda:	68f8      	ldr	r0, [r7, #12]
 800bfdc:	f7ff fb39 	bl	800b652 <SDMMC_GetResponse>
 800bfe0:	6138      	str	r0, [r7, #16]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d106      	bne.n	800bffa <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	0c1b      	lsrs	r3, r3, #16
 800bff0:	b29a      	uxth	r2, r3
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800bff6:	2300      	movs	r3, #0
 800bff8:	e011      	b.n	800c01e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800bffa:	693b      	ldr	r3, [r7, #16]
 800bffc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c000:	2b00      	cmp	r3, #0
 800c002:	d002      	beq.n	800c00a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c004:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c008:	e009      	b.n	800c01e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c00a:	693b      	ldr	r3, [r7, #16]
 800c00c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c010:	2b00      	cmp	r3, #0
 800c012:	d002      	beq.n	800c01a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c018:	e001      	b.n	800c01e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c01a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800c01e:	4618      	mov	r0, r3
 800c020:	371c      	adds	r7, #28
 800c022:	46bd      	mov	sp, r7
 800c024:	bd90      	pop	{r4, r7, pc}
 800c026:	bf00      	nop
 800c028:	20000008 	.word	0x20000008
 800c02c:	10624dd3 	.word	0x10624dd3
 800c030:	002000c5 	.word	0x002000c5

0800c034 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800c034:	b490      	push	{r4, r7}
 800c036:	b084      	sub	sp, #16
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c03c:	4b21      	ldr	r3, [pc, #132]	; (800c0c4 <SDMMC_GetCmdResp7+0x90>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	4a21      	ldr	r2, [pc, #132]	; (800c0c8 <SDMMC_GetCmdResp7+0x94>)
 800c042:	fba2 2303 	umull	r2, r3, r2, r3
 800c046:	0a5b      	lsrs	r3, r3, #9
 800c048:	f241 3288 	movw	r2, #5000	; 0x1388
 800c04c:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800c050:	4623      	mov	r3, r4
 800c052:	1e5c      	subs	r4, r3, #1
 800c054:	2b00      	cmp	r3, #0
 800c056:	d102      	bne.n	800c05e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c058:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c05c:	e02c      	b.n	800c0b8 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDMMCx->STA;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c062:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d0f0      	beq.n	800c050 <SDMMC_GetCmdResp7+0x1c>
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c074:	2b00      	cmp	r3, #0
 800c076:	d1eb      	bne.n	800c050 <SDMMC_GetCmdResp7+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c07c:	f003 0304 	and.w	r3, r3, #4
 800c080:	2b00      	cmp	r3, #0
 800c082:	d004      	beq.n	800c08e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2204      	movs	r2, #4
 800c088:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c08a:	2304      	movs	r3, #4
 800c08c:	e014      	b.n	800c0b8 <SDMMC_GetCmdResp7+0x84>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c092:	f003 0301 	and.w	r3, r3, #1
 800c096:	2b00      	cmp	r3, #0
 800c098:	d004      	beq.n	800c0a4 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2201      	movs	r2, #1
 800c09e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	e009      	b.n	800c0b8 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d002      	beq.n	800c0b6 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2240      	movs	r2, #64	; 0x40
 800c0b4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800c0b6:	2300      	movs	r3, #0

}
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	3710      	adds	r7, #16
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	bc90      	pop	{r4, r7}
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	20000008 	.word	0x20000008
 800c0c8:	10624dd3 	.word	0x10624dd3

0800c0cc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c0cc:	b480      	push	{r7}
 800c0ce:	b087      	sub	sp, #28
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	60f8      	str	r0, [r7, #12]
 800c0d4:	60b9      	str	r1, [r7, #8]
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c0da:	2301      	movs	r3, #1
 800c0dc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c0e2:	4b1f      	ldr	r3, [pc, #124]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c0e4:	7a5b      	ldrb	r3, [r3, #9]
 800c0e6:	b2db      	uxtb	r3, r3
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d131      	bne.n	800c150 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c0ec:	4b1c      	ldr	r3, [pc, #112]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c0ee:	7a5b      	ldrb	r3, [r3, #9]
 800c0f0:	b2db      	uxtb	r3, r3
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	4b1a      	ldr	r3, [pc, #104]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c0f6:	2100      	movs	r1, #0
 800c0f8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c0fa:	4b19      	ldr	r3, [pc, #100]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c0fc:	7a5b      	ldrb	r3, [r3, #9]
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	4a17      	ldr	r2, [pc, #92]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c102:	009b      	lsls	r3, r3, #2
 800c104:	4413      	add	r3, r2
 800c106:	68fa      	ldr	r2, [r7, #12]
 800c108:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c10a:	4b15      	ldr	r3, [pc, #84]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c10c:	7a5b      	ldrb	r3, [r3, #9]
 800c10e:	b2db      	uxtb	r3, r3
 800c110:	461a      	mov	r2, r3
 800c112:	4b13      	ldr	r3, [pc, #76]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c114:	4413      	add	r3, r2
 800c116:	79fa      	ldrb	r2, [r7, #7]
 800c118:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c11a:	4b11      	ldr	r3, [pc, #68]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c11c:	7a5b      	ldrb	r3, [r3, #9]
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	1c5a      	adds	r2, r3, #1
 800c122:	b2d1      	uxtb	r1, r2
 800c124:	4a0e      	ldr	r2, [pc, #56]	; (800c160 <FATFS_LinkDriverEx+0x94>)
 800c126:	7251      	strb	r1, [r2, #9]
 800c128:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c12a:	7dbb      	ldrb	r3, [r7, #22]
 800c12c:	3330      	adds	r3, #48	; 0x30
 800c12e:	b2da      	uxtb	r2, r3
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	3301      	adds	r3, #1
 800c138:	223a      	movs	r2, #58	; 0x3a
 800c13a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	3302      	adds	r3, #2
 800c140:	222f      	movs	r2, #47	; 0x2f
 800c142:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	3303      	adds	r3, #3
 800c148:	2200      	movs	r2, #0
 800c14a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c14c:	2300      	movs	r3, #0
 800c14e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c150:	7dfb      	ldrb	r3, [r7, #23]
}
 800c152:	4618      	mov	r0, r3
 800c154:	371c      	adds	r7, #28
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr
 800c15e:	bf00      	nop
 800c160:	20000094 	.word	0x20000094

0800c164 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c16e:	2200      	movs	r2, #0
 800c170:	6839      	ldr	r1, [r7, #0]
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f7ff ffaa 	bl	800c0cc <FATFS_LinkDriverEx>
 800c178:	4603      	mov	r3, r0
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	3708      	adds	r7, #8
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}
	...

0800c184 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b08a      	sub	sp, #40	; 0x28
 800c188:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800c18a:	f107 031c 	add.w	r3, r7, #28
 800c18e:	2200      	movs	r2, #0
 800c190:	601a      	str	r2, [r3, #0]
 800c192:	605a      	str	r2, [r3, #4]
 800c194:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c196:	463b      	mov	r3, r7
 800c198:	2200      	movs	r2, #0
 800c19a:	601a      	str	r2, [r3, #0]
 800c19c:	605a      	str	r2, [r3, #4]
 800c19e:	609a      	str	r2, [r3, #8]
 800c1a0:	60da      	str	r2, [r3, #12]
 800c1a2:	611a      	str	r2, [r3, #16]
 800c1a4:	615a      	str	r2, [r3, #20]
 800c1a6:	619a      	str	r2, [r3, #24]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800c1a8:	4b7b      	ldr	r3, [pc, #492]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1aa:	4a7c      	ldr	r2, [pc, #496]	; (800c39c <MX_ADC1_Init+0x218>)
 800c1ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800c1ae:	4b7a      	ldr	r3, [pc, #488]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1b0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c1b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800c1b6:	4b78      	ldr	r3, [pc, #480]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800c1bc:	4b76      	ldr	r3, [pc, #472]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1be:	2201      	movs	r2, #1
 800c1c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800c1c2:	4b75      	ldr	r3, [pc, #468]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1c4:	2208      	movs	r2, #8
 800c1c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800c1c8:	4b73      	ldr	r3, [pc, #460]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800c1ce:	4b72      	ldr	r3, [pc, #456]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 10;
 800c1d4:	4b70      	ldr	r3, [pc, #448]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1d6:	220a      	movs	r2, #10
 800c1d8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c1da:	4b6f      	ldr	r3, [pc, #444]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1dc:	2200      	movs	r2, #0
 800c1de:	771a      	strb	r2, [r3, #28]
  hadc1.Init.NbrOfDiscConversion = 4;
 800c1e0:	4b6d      	ldr	r3, [pc, #436]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1e2:	2204      	movs	r2, #4
 800c1e4:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 800c1e6:	4b6c      	ldr	r3, [pc, #432]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1e8:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800c1ec:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 800c1ee:	4b6a      	ldr	r3, [pc, #424]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1f0:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800c1f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800c1f6:	4b68      	ldr	r3, [pc, #416]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1f8:	2203      	movs	r2, #3
 800c1fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800c1fc:	4b66      	ldr	r3, [pc, #408]	; (800c398 <MX_ADC1_Init+0x214>)
 800c1fe:	2200      	movs	r2, #0
 800c200:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800c202:	4b65      	ldr	r3, [pc, #404]	; (800c398 <MX_ADC1_Init+0x214>)
 800c204:	2200      	movs	r2, #0
 800c206:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 800c208:	4b63      	ldr	r3, [pc, #396]	; (800c398 <MX_ADC1_Init+0x214>)
 800c20a:	2201      	movs	r2, #1
 800c20c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = 2;
 800c210:	4b61      	ldr	r3, [pc, #388]	; (800c398 <MX_ADC1_Init+0x214>)
 800c212:	2202      	movs	r2, #2
 800c214:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 800c216:	4b60      	ldr	r3, [pc, #384]	; (800c398 <MX_ADC1_Init+0x214>)
 800c218:	2220      	movs	r2, #32
 800c21a:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800c21c:	4b5e      	ldr	r3, [pc, #376]	; (800c398 <MX_ADC1_Init+0x214>)
 800c21e:	2200      	movs	r2, #0
 800c220:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_RESUMED_MODE;
 800c222:	4b5d      	ldr	r3, [pc, #372]	; (800c398 <MX_ADC1_Init+0x214>)
 800c224:	f240 4201 	movw	r2, #1025	; 0x401
 800c228:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c22a:	485b      	ldr	r0, [pc, #364]	; (800c398 <MX_ADC1_Init+0x214>)
 800c22c:	f7f4 fb04 	bl	8000838 <HAL_ADC_Init>
 800c230:	4603      	mov	r3, r0
 800c232:	2b00      	cmp	r3, #0
 800c234:	d001      	beq.n	800c23a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800c236:	f001 fb39 	bl	800d8ac <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800c23a:	2300      	movs	r3, #0
 800c23c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800c23e:	f107 031c 	add.w	r3, r7, #28
 800c242:	4619      	mov	r1, r3
 800c244:	4854      	ldr	r0, [pc, #336]	; (800c398 <MX_ADC1_Init+0x214>)
 800c246:	f7f5 faaf 	bl	80017a8 <HAL_ADCEx_MultiModeConfigChannel>
 800c24a:	4603      	mov	r3, r0
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d001      	beq.n	800c254 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 800c250:	f001 fb2c 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800c254:	4b52      	ldr	r3, [pc, #328]	; (800c3a0 <MX_ADC1_Init+0x21c>)
 800c256:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800c258:	2306      	movs	r3, #6
 800c25a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 800c25c:	2302      	movs	r3, #2
 800c25e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800c260:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800c264:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800c266:	2304      	movs	r3, #4
 800c268:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 32768;
 800c26a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c26e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c270:	463b      	mov	r3, r7
 800c272:	4619      	mov	r1, r3
 800c274:	4848      	ldr	r0, [pc, #288]	; (800c398 <MX_ADC1_Init+0x214>)
 800c276:	f7f4 fd4d 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c27a:	4603      	mov	r3, r0
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d001      	beq.n	800c284 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800c280:	f001 fb14 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800c284:	4b47      	ldr	r3, [pc, #284]	; (800c3a4 <MX_ADC1_Init+0x220>)
 800c286:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800c288:	230c      	movs	r3, #12
 800c28a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c28c:	463b      	mov	r3, r7
 800c28e:	4619      	mov	r1, r3
 800c290:	4841      	ldr	r0, [pc, #260]	; (800c398 <MX_ADC1_Init+0x214>)
 800c292:	f7f4 fd3f 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c296:	4603      	mov	r3, r0
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d001      	beq.n	800c2a0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 800c29c:	f001 fb06 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800c2a0:	4b41      	ldr	r3, [pc, #260]	; (800c3a8 <MX_ADC1_Init+0x224>)
 800c2a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800c2a4:	2312      	movs	r3, #18
 800c2a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2a8:	463b      	mov	r3, r7
 800c2aa:	4619      	mov	r1, r3
 800c2ac:	483a      	ldr	r0, [pc, #232]	; (800c398 <MX_ADC1_Init+0x214>)
 800c2ae:	f7f4 fd31 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d001      	beq.n	800c2bc <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 800c2b8:	f001 faf8 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800c2bc:	4b3b      	ldr	r3, [pc, #236]	; (800c3ac <MX_ADC1_Init+0x228>)
 800c2be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800c2c0:	2318      	movs	r3, #24
 800c2c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2c4:	463b      	mov	r3, r7
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	4833      	ldr	r0, [pc, #204]	; (800c398 <MX_ADC1_Init+0x214>)
 800c2ca:	f7f4 fd23 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d001      	beq.n	800c2d8 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800c2d4:	f001 faea 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_18;
 800c2d8:	4b35      	ldr	r3, [pc, #212]	; (800c3b0 <MX_ADC1_Init+0x22c>)
 800c2da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800c2dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c2e0:	607b      	str	r3, [r7, #4]
  sConfig.Offset = 0;
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2e6:	463b      	mov	r3, r7
 800c2e8:	4619      	mov	r1, r3
 800c2ea:	482b      	ldr	r0, [pc, #172]	; (800c398 <MX_ADC1_Init+0x214>)
 800c2ec:	f7f4 fd12 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d001      	beq.n	800c2fa <MX_ADC1_Init+0x176>
  {
    Error_Handler();
 800c2f6:	f001 fad9 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_19;
 800c2fa:	4b2e      	ldr	r3, [pc, #184]	; (800c3b4 <MX_ADC1_Init+0x230>)
 800c2fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800c2fe:	f44f 7383 	mov.w	r3, #262	; 0x106
 800c302:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c304:	463b      	mov	r3, r7
 800c306:	4619      	mov	r1, r3
 800c308:	4823      	ldr	r0, [pc, #140]	; (800c398 <MX_ADC1_Init+0x214>)
 800c30a:	f7f4 fd03 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c30e:	4603      	mov	r3, r0
 800c310:	2b00      	cmp	r3, #0
 800c312:	d001      	beq.n	800c318 <MX_ADC1_Init+0x194>
  {
    Error_Handler();
 800c314:	f001 faca 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800c318:	4b27      	ldr	r3, [pc, #156]	; (800c3b8 <MX_ADC1_Init+0x234>)
 800c31a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800c31c:	f44f 7386 	mov.w	r3, #268	; 0x10c
 800c320:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c322:	463b      	mov	r3, r7
 800c324:	4619      	mov	r1, r3
 800c326:	481c      	ldr	r0, [pc, #112]	; (800c398 <MX_ADC1_Init+0x214>)
 800c328:	f7f4 fcf4 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c32c:	4603      	mov	r3, r0
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d001      	beq.n	800c336 <MX_ADC1_Init+0x1b2>
  {
    Error_Handler();
 800c332:	f001 fabb 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800c336:	4b21      	ldr	r3, [pc, #132]	; (800c3bc <MX_ADC1_Init+0x238>)
 800c338:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800c33a:	f44f 7389 	mov.w	r3, #274	; 0x112
 800c33e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c340:	463b      	mov	r3, r7
 800c342:	4619      	mov	r1, r3
 800c344:	4814      	ldr	r0, [pc, #80]	; (800c398 <MX_ADC1_Init+0x214>)
 800c346:	f7f4 fce5 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c34a:	4603      	mov	r3, r0
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d001      	beq.n	800c354 <MX_ADC1_Init+0x1d0>
  {
    Error_Handler();
 800c350:	f001 faac 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800c354:	4b1a      	ldr	r3, [pc, #104]	; (800c3c0 <MX_ADC1_Init+0x23c>)
 800c356:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800c358:	f44f 738c 	mov.w	r3, #280	; 0x118
 800c35c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c35e:	463b      	mov	r3, r7
 800c360:	4619      	mov	r1, r3
 800c362:	480d      	ldr	r0, [pc, #52]	; (800c398 <MX_ADC1_Init+0x214>)
 800c364:	f7f4 fcd6 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c368:	4603      	mov	r3, r0
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d001      	beq.n	800c372 <MX_ADC1_Init+0x1ee>
  {
    Error_Handler();
 800c36e:	f001 fa9d 	bl	800d8ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800c372:	4b14      	ldr	r3, [pc, #80]	; (800c3c4 <MX_ADC1_Init+0x240>)
 800c374:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800c376:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c37a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c37c:	463b      	mov	r3, r7
 800c37e:	4619      	mov	r1, r3
 800c380:	4805      	ldr	r0, [pc, #20]	; (800c398 <MX_ADC1_Init+0x214>)
 800c382:	f7f4 fcc7 	bl	8000d14 <HAL_ADC_ConfigChannel>
 800c386:	4603      	mov	r3, r0
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d001      	beq.n	800c390 <MX_ADC1_Init+0x20c>
  {
    Error_Handler();
 800c38c:	f001 fa8e 	bl	800d8ac <Error_Handler>
  }

}
 800c390:	bf00      	nop
 800c392:	3728      	adds	r7, #40	; 0x28
 800c394:	46bd      	mov	sp, r7
 800c396:	bd80      	pop	{r7, pc}
 800c398:	200000ac 	.word	0x200000ac
 800c39c:	40022000 	.word	0x40022000
 800c3a0:	43210000 	.word	0x43210000
 800c3a4:	47520000 	.word	0x47520000
 800c3a8:	3ac04000 	.word	0x3ac04000
 800c3ac:	3ef08000 	.word	0x3ef08000
 800c3b0:	4b840000 	.word	0x4b840000
 800c3b4:	4fb80000 	.word	0x4fb80000
 800c3b8:	0c900008 	.word	0x0c900008
 800c3bc:	1d500080 	.word	0x1d500080
 800c3c0:	10c00010 	.word	0x10c00010
 800c3c4:	21800100 	.word	0x21800100

0800c3c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b08a      	sub	sp, #40	; 0x28
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c3d0:	f107 0314 	add.w	r3, r7, #20
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	601a      	str	r2, [r3, #0]
 800c3d8:	605a      	str	r2, [r3, #4]
 800c3da:	609a      	str	r2, [r3, #8]
 800c3dc:	60da      	str	r2, [r3, #12]
 800c3de:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	4a42      	ldr	r2, [pc, #264]	; (800c4f0 <HAL_ADC_MspInit+0x128>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d17e      	bne.n	800c4e8 <HAL_ADC_MspInit+0x120>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800c3ea:	4b42      	ldr	r3, [pc, #264]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c3ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c3f0:	4a40      	ldr	r2, [pc, #256]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c3f2:	f043 0320 	orr.w	r3, r3, #32
 800c3f6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800c3fa:	4b3e      	ldr	r3, [pc, #248]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c3fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c400:	f003 0320 	and.w	r3, r3, #32
 800c404:	613b      	str	r3, [r7, #16]
 800c406:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c408:	4b3a      	ldr	r3, [pc, #232]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c40a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c40e:	4a39      	ldr	r2, [pc, #228]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c410:	f043 0301 	orr.w	r3, r3, #1
 800c414:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c418:	4b36      	ldr	r3, [pc, #216]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c41a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c41e:	f003 0301 	and.w	r3, r3, #1
 800c422:	60fb      	str	r3, [r7, #12]
 800c424:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c426:	4b33      	ldr	r3, [pc, #204]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c42c:	4a31      	ldr	r2, [pc, #196]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c42e:	f043 0304 	orr.w	r3, r3, #4
 800c432:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c436:	4b2f      	ldr	r3, [pc, #188]	; (800c4f4 <HAL_ADC_MspInit+0x12c>)
 800c438:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c43c:	f003 0304 	and.w	r3, r3, #4
 800c440:	60bb      	str	r3, [r7, #8]
 800c442:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INP7
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800c444:	23ff      	movs	r3, #255	; 0xff
 800c446:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c448:	2303      	movs	r3, #3
 800c44a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c44c:	2300      	movs	r3, #0
 800c44e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c450:	f107 0314 	add.w	r3, r7, #20
 800c454:	4619      	mov	r1, r3
 800c456:	4828      	ldr	r0, [pc, #160]	; (800c4f8 <HAL_ADC_MspInit+0x130>)
 800c458:	f7f7 ff30 	bl	80042bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800c45c:	2330      	movs	r3, #48	; 0x30
 800c45e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c460:	2303      	movs	r3, #3
 800c462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c464:	2300      	movs	r3, #0
 800c466:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c468:	f107 0314 	add.w	r3, r7, #20
 800c46c:	4619      	mov	r1, r3
 800c46e:	4823      	ldr	r0, [pc, #140]	; (800c4fc <HAL_ADC_MspInit+0x134>)
 800c470:	f7f7 ff24 	bl	80042bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800c474:	4b22      	ldr	r3, [pc, #136]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c476:	4a23      	ldr	r2, [pc, #140]	; (800c504 <HAL_ADC_MspInit+0x13c>)
 800c478:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800c47a:	4b21      	ldr	r3, [pc, #132]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c47c:	2209      	movs	r2, #9
 800c47e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c480:	4b1f      	ldr	r3, [pc, #124]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c482:	2200      	movs	r2, #0
 800c484:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c486:	4b1e      	ldr	r3, [pc, #120]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c488:	2200      	movs	r2, #0
 800c48a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c48c:	4b1c      	ldr	r3, [pc, #112]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c48e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c492:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c494:	4b1a      	ldr	r3, [pc, #104]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c496:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c49a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c49c:	4b18      	ldr	r3, [pc, #96]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c49e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c4a2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c4a4:	4b16      	ldr	r3, [pc, #88]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c4aa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800c4ac:	4b14      	ldr	r3, [pc, #80]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4ae:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800c4b2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800c4b4:	4b12      	ldr	r3, [pc, #72]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4b6:	2204      	movs	r2, #4
 800c4b8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 800c4ba:	4b11      	ldr	r3, [pc, #68]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4bc:	2201      	movs	r2, #1
 800c4be:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 800c4c0:	4b0f      	ldr	r3, [pc, #60]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800c4c6:	4b0e      	ldr	r3, [pc, #56]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c4cc:	480c      	ldr	r0, [pc, #48]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4ce:	f7f5 fbcd 	bl	8001c6c <HAL_DMA_Init>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d001      	beq.n	800c4dc <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 800c4d8:	f001 f9e8 	bl	800d8ac <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	4a08      	ldr	r2, [pc, #32]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4e0:	64da      	str	r2, [r3, #76]	; 0x4c
 800c4e2:	4a07      	ldr	r2, [pc, #28]	; (800c500 <HAL_ADC_MspInit+0x138>)
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800c4e8:	bf00      	nop
 800c4ea:	3728      	adds	r7, #40	; 0x28
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}
 800c4f0:	40022000 	.word	0x40022000
 800c4f4:	58024400 	.word	0x58024400
 800c4f8:	58020000 	.word	0x58020000
 800c4fc:	58020800 	.word	0x58020800
 800c500:	20000110 	.word	0x20000110
 800c504:	40020010 	.word	0x40020010

0800c508 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b082      	sub	sp, #8
 800c50c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c50e:	2300      	movs	r3, #0
 800c510:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c512:	f000 f89b 	bl	800c64c <BSP_SD_IsDetected>
 800c516:	4603      	mov	r3, r0
 800c518:	2b01      	cmp	r3, #1
 800c51a:	d001      	beq.n	800c520 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c51c:	2302      	movs	r3, #2
 800c51e:	e012      	b.n	800c546 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800c520:	480b      	ldr	r0, [pc, #44]	; (800c550 <BSP_SD_Init+0x48>)
 800c522:	f7fb ff22 	bl	800836a <HAL_SD_Init>
 800c526:	4603      	mov	r3, r0
 800c528:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c52a:	79fb      	ldrb	r3, [r7, #7]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d109      	bne.n	800c544 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800c530:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c534:	4806      	ldr	r0, [pc, #24]	; (800c550 <BSP_SD_Init+0x48>)
 800c536:	f7fc ffa1 	bl	800947c <HAL_SD_ConfigWideBusOperation>
 800c53a:	4603      	mov	r3, r0
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d001      	beq.n	800c544 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c540:	2301      	movs	r3, #1
 800c542:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c544:	79fb      	ldrb	r3, [r7, #7]
}
 800c546:	4618      	mov	r0, r3
 800c548:	3708      	adds	r7, #8
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	20010674 	.word	0x20010674

0800c554 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b088      	sub	sp, #32
 800c558:	af02      	add	r7, sp, #8
 800c55a:	60f8      	str	r0, [r7, #12]
 800c55c:	60b9      	str	r1, [r7, #8]
 800c55e:	607a      	str	r2, [r7, #4]
 800c560:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c562:	2300      	movs	r3, #0
 800c564:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	9300      	str	r3, [sp, #0]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	68ba      	ldr	r2, [r7, #8]
 800c56e:	68f9      	ldr	r1, [r7, #12]
 800c570:	4806      	ldr	r0, [pc, #24]	; (800c58c <BSP_SD_ReadBlocks+0x38>)
 800c572:	f7fc f819 	bl	80085a8 <HAL_SD_ReadBlocks>
 800c576:	4603      	mov	r3, r0
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d001      	beq.n	800c580 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c57c:	2301      	movs	r3, #1
 800c57e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 800c580:	7dfb      	ldrb	r3, [r7, #23]
}
 800c582:	4618      	mov	r0, r3
 800c584:	3718      	adds	r7, #24
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
 800c58a:	bf00      	nop
 800c58c:	20010674 	.word	0x20010674

0800c590 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b088      	sub	sp, #32
 800c594:	af02      	add	r7, sp, #8
 800c596:	60f8      	str	r0, [r7, #12]
 800c598:	60b9      	str	r1, [r7, #8]
 800c59a:	607a      	str	r2, [r7, #4]
 800c59c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c59e:	2300      	movs	r3, #0
 800c5a0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	9300      	str	r3, [sp, #0]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	68ba      	ldr	r2, [r7, #8]
 800c5aa:	68f9      	ldr	r1, [r7, #12]
 800c5ac:	4806      	ldr	r0, [pc, #24]	; (800c5c8 <BSP_SD_WriteBlocks+0x38>)
 800c5ae:	f7fc f985 	bl	80088bc <HAL_SD_WriteBlocks>
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d001      	beq.n	800c5bc <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 800c5bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5be:	4618      	mov	r0, r3
 800c5c0:	3718      	adds	r7, #24
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
 800c5c6:	bf00      	nop
 800c5c8:	20010674 	.word	0x20010674

0800c5cc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c5d0:	4805      	ldr	r0, [pc, #20]	; (800c5e8 <BSP_SD_GetCardState+0x1c>)
 800c5d2:	f7fc fffd 	bl	80095d0 <HAL_SD_GetCardState>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	2b04      	cmp	r3, #4
 800c5da:	bf14      	ite	ne
 800c5dc:	2301      	movne	r3, #1
 800c5de:	2300      	moveq	r3, #0
 800c5e0:	b2db      	uxtb	r3, r3
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	bd80      	pop	{r7, pc}
 800c5e6:	bf00      	nop
 800c5e8:	20010674 	.word	0x20010674

0800c5ec <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b082      	sub	sp, #8
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c5f4:	6879      	ldr	r1, [r7, #4]
 800c5f6:	4803      	ldr	r0, [pc, #12]	; (800c604 <BSP_SD_GetCardInfo+0x18>)
 800c5f8:	f7fc ff14 	bl	8009424 <HAL_SD_GetCardInfo>
}
 800c5fc:	bf00      	nop
 800c5fe:	3708      	adds	r7, #8
 800c600:	46bd      	mov	sp, r7
 800c602:	bd80      	pop	{r7, pc}
 800c604:	20010674 	.word	0x20010674

0800c608 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800c610:	f000 f80e 	bl	800c630 <BSP_SD_WriteCpltCallback>
}
 800c614:	bf00      	nop
 800c616:	3708      	adds	r7, #8
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c624:	f000 f80b 	bl	800c63e <BSP_SD_ReadCpltCallback>
}
 800c628:	bf00      	nop
 800c62a:	3708      	adds	r7, #8
 800c62c:	46bd      	mov	sp, r7
 800c62e:	bd80      	pop	{r7, pc}

0800c630 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800c630:	b480      	push	{r7}
 800c632:	af00      	add	r7, sp, #0

}
 800c634:	bf00      	nop
 800c636:	46bd      	mov	sp, r7
 800c638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63c:	4770      	bx	lr

0800c63e <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800c63e:	b480      	push	{r7}
 800c640:	af00      	add	r7, sp, #0

}
 800c642:	bf00      	nop
 800c644:	46bd      	mov	sp, r7
 800c646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64a:	4770      	bx	lr

0800c64c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b082      	sub	sp, #8
 800c650:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c652:	2301      	movs	r3, #1
 800c654:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 800c656:	f000 f86d 	bl	800c734 <BSP_PlatformIsDetected>
 800c65a:	4603      	mov	r3, r0
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d101      	bne.n	800c664 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c660:	2300      	movs	r3, #0
 800c662:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c664:	79fb      	ldrb	r3, [r7, #7]
 800c666:	b2db      	uxtb	r3, r3
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3708      	adds	r7, #8
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b082      	sub	sp, #8
 800c674:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800c676:	4b25      	ldr	r3, [pc, #148]	; (800c70c <MX_DMA_Init+0x9c>)
 800c678:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c67c:	4a23      	ldr	r2, [pc, #140]	; (800c70c <MX_DMA_Init+0x9c>)
 800c67e:	f043 0301 	orr.w	r3, r3, #1
 800c682:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800c686:	4b21      	ldr	r3, [pc, #132]	; (800c70c <MX_DMA_Init+0x9c>)
 800c688:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c68c:	f003 0301 	and.w	r3, r3, #1
 800c690:	607b      	str	r3, [r7, #4]
 800c692:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c694:	4b1d      	ldr	r3, [pc, #116]	; (800c70c <MX_DMA_Init+0x9c>)
 800c696:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c69a:	4a1c      	ldr	r2, [pc, #112]	; (800c70c <MX_DMA_Init+0x9c>)
 800c69c:	f043 0302 	orr.w	r3, r3, #2
 800c6a0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800c6a4:	4b19      	ldr	r3, [pc, #100]	; (800c70c <MX_DMA_Init+0x9c>)
 800c6a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c6aa:	f003 0302 	and.w	r3, r3, #2
 800c6ae:	603b      	str	r3, [r7, #0]
 800c6b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	2101      	movs	r1, #1
 800c6b6:	200b      	movs	r0, #11
 800c6b8:	f7f5 fa2b 	bl	8001b12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800c6bc:	200b      	movs	r0, #11
 800c6be:	f7f5 fa42 	bl	8001b46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	2102      	movs	r1, #2
 800c6c6:	200c      	movs	r0, #12
 800c6c8:	f7f5 fa23 	bl	8001b12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800c6cc:	200c      	movs	r0, #12
 800c6ce:	f7f5 fa3a 	bl	8001b46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 3, 0);
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	2103      	movs	r1, #3
 800c6d6:	200d      	movs	r0, #13
 800c6d8:	f7f5 fa1b 	bl	8001b12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800c6dc:	200d      	movs	r0, #13
 800c6de:	f7f5 fa32 	bl	8001b46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	2102      	movs	r1, #2
 800c6e6:	200e      	movs	r0, #14
 800c6e8:	f7f5 fa13 	bl	8001b12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800c6ec:	200e      	movs	r0, #14
 800c6ee:	f7f5 fa2a 	bl	8001b46 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	2100      	movs	r1, #0
 800c6f6:	2038      	movs	r0, #56	; 0x38
 800c6f8:	f7f5 fa0b 	bl	8001b12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800c6fc:	2038      	movs	r0, #56	; 0x38
 800c6fe:	f7f5 fa22 	bl	8001b46 <HAL_NVIC_EnableIRQ>

}
 800c702:	bf00      	nop
 800c704:	3708      	adds	r7, #8
 800c706:	46bd      	mov	sp, r7
 800c708:	bd80      	pop	{r7, pc}
 800c70a:	bf00      	nop
 800c70c:	58024400 	.word	0x58024400

0800c710 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800c710:	b580      	push	{r7, lr}
 800c712:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c714:	4904      	ldr	r1, [pc, #16]	; (800c728 <MX_FATFS_Init+0x18>)
 800c716:	4805      	ldr	r0, [pc, #20]	; (800c72c <MX_FATFS_Init+0x1c>)
 800c718:	f7ff fd24 	bl	800c164 <FATFS_LinkDriver>
 800c71c:	4603      	mov	r3, r0
 800c71e:	461a      	mov	r2, r3
 800c720:	4b03      	ldr	r3, [pc, #12]	; (800c730 <MX_FATFS_Init+0x20>)
 800c722:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800c724:	bf00      	nop
 800c726:	bd80      	pop	{r7, pc}
 800c728:	2000018c 	.word	0x2000018c
 800c72c:	08010cc8 	.word	0x08010cc8
 800c730:	20000188 	.word	0x20000188

0800c734 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c73a:	2301      	movs	r3, #1
 800c73c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c73e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c742:	480c      	ldr	r0, [pc, #48]	; (800c774 <BSP_PlatformIsDetected+0x40>)
 800c744:	f7f7 ff6a 	bl	800461c <HAL_GPIO_ReadPin>
 800c748:	4603      	mov	r3, r0
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d001      	beq.n	800c752 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800c74e:	2300      	movs	r3, #0
 800c750:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    status = SD_PRESENT;
 800c752:	2301      	movs	r3, #1
 800c754:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_SET)
 800c756:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c75a:	4806      	ldr	r0, [pc, #24]	; (800c774 <BSP_PlatformIsDetected+0x40>)
 800c75c:	f7f7 ff5e 	bl	800461c <HAL_GPIO_ReadPin>
 800c760:	4603      	mov	r3, r0
 800c762:	2b01      	cmp	r3, #1
 800c764:	d001      	beq.n	800c76a <BSP_PlatformIsDetected+0x36>
    {
        status = SD_NOT_PRESENT;
 800c766:	2300      	movs	r3, #0
 800c768:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE END 1 */ 
    return status;
 800c76a:	79fb      	ldrb	r3, [r7, #7]
}  
 800c76c:	4618      	mov	r0, r3
 800c76e:	3708      	adds	r7, #8
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}
 800c774:	58020800 	.word	0x58020800

0800c778 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b088      	sub	sp, #32
 800c77c:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800c77e:	1d3b      	adds	r3, r7, #4
 800c780:	2200      	movs	r2, #0
 800c782:	601a      	str	r2, [r3, #0]
 800c784:	605a      	str	r2, [r3, #4]
 800c786:	609a      	str	r2, [r3, #8]
 800c788:	60da      	str	r2, [r3, #12]
 800c78a:	611a      	str	r2, [r3, #16]
 800c78c:	615a      	str	r2, [r3, #20]
 800c78e:	619a      	str	r2, [r3, #24]

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800c790:	4b21      	ldr	r3, [pc, #132]	; (800c818 <MX_FMC_Init+0xa0>)
 800c792:	4a22      	ldr	r2, [pc, #136]	; (800c81c <MX_FMC_Init+0xa4>)
 800c794:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800c796:	4b20      	ldr	r3, [pc, #128]	; (800c818 <MX_FMC_Init+0xa0>)
 800c798:	2200      	movs	r2, #0
 800c79a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 800c79c:	4b1e      	ldr	r3, [pc, #120]	; (800c818 <MX_FMC_Init+0xa0>)
 800c79e:	2201      	movs	r2, #1
 800c7a0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 800c7a2:	4b1d      	ldr	r3, [pc, #116]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7a4:	2208      	movs	r2, #8
 800c7a6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800c7a8:	4b1b      	ldr	r3, [pc, #108]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7aa:	2210      	movs	r2, #16
 800c7ac:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800c7ae:	4b1a      	ldr	r3, [pc, #104]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7b0:	2240      	movs	r2, #64	; 0x40
 800c7b2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 800c7b4:	4b18      	ldr	r3, [pc, #96]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c7ba:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800c7bc:	4b16      	ldr	r3, [pc, #88]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7be:	2200      	movs	r2, #0
 800c7c0:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_3;
 800c7c2:	4b15      	ldr	r3, [pc, #84]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7c4:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800c7c8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800c7ca:	4b13      	ldr	r3, [pc, #76]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c7d0:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800c7d2:	4b11      	ldr	r3, [pc, #68]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800c7d8:	2302      	movs	r3, #2
 800c7da:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 6;
 800c7dc:	2306      	movs	r3, #6
 800c7de:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 800c7e0:	2304      	movs	r3, #4
 800c7e2:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 6;
 800c7e4:	2306      	movs	r3, #6
 800c7e6:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 2;
 800c7e8:	2302      	movs	r3, #2
 800c7ea:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 800c7ec:	2302      	movs	r3, #2
 800c7ee:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800c7f0:	2302      	movs	r3, #2
 800c7f2:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800c7f4:	1d3b      	adds	r3, r7, #4
 800c7f6:	4619      	mov	r1, r3
 800c7f8:	4807      	ldr	r0, [pc, #28]	; (800c818 <MX_FMC_Init+0xa0>)
 800c7fa:	f7fd fbe5 	bl	8009fc8 <HAL_SDRAM_Init>
 800c7fe:	4603      	mov	r3, r0
 800c800:	2b00      	cmp	r3, #0
 800c802:	d001      	beq.n	800c808 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800c804:	f001 f852 	bl	800d8ac <Error_Handler>
  }

  HAL_SetFMCMemorySwappingConfig(FMC_SWAPBMAP_SDRAM_SRAM);
 800c808:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800c80c:	f7f3 fe24 	bl	8000458 <HAL_SetFMCMemorySwappingConfig>

}
 800c810:	bf00      	nop
 800c812:	3720      	adds	r7, #32
 800c814:	46bd      	mov	sp, r7
 800c816:	bd80      	pop	{r7, pc}
 800c818:	200005f4 	.word	0x200005f4
 800c81c:	52004140 	.word	0x52004140

0800c820 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800c820:	b580      	push	{r7, lr}
 800c822:	b086      	sub	sp, #24
 800c824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c826:	1d3b      	adds	r3, r7, #4
 800c828:	2200      	movs	r2, #0
 800c82a:	601a      	str	r2, [r3, #0]
 800c82c:	605a      	str	r2, [r3, #4]
 800c82e:	609a      	str	r2, [r3, #8]
 800c830:	60da      	str	r2, [r3, #12]
 800c832:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800c834:	4b34      	ldr	r3, [pc, #208]	; (800c908 <HAL_FMC_MspInit+0xe8>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d161      	bne.n	800c900 <HAL_FMC_MspInit+0xe0>
    return;
  }
  FMC_Initialized = 1;
 800c83c:	4b32      	ldr	r3, [pc, #200]	; (800c908 <HAL_FMC_MspInit+0xe8>)
 800c83e:	2201      	movs	r2, #1
 800c840:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800c842:	4b32      	ldr	r3, [pc, #200]	; (800c90c <HAL_FMC_MspInit+0xec>)
 800c844:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800c848:	4a30      	ldr	r2, [pc, #192]	; (800c90c <HAL_FMC_MspInit+0xec>)
 800c84a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c84e:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 800c852:	4b2e      	ldr	r3, [pc, #184]	; (800c90c <HAL_FMC_MspInit+0xec>)
 800c854:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800c858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c85c:	603b      	str	r3, [r7, #0]
 800c85e:	683b      	ldr	r3, [r7, #0]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800c860:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800c864:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c866:	2302      	movs	r3, #2
 800c868:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c86a:	2300      	movs	r3, #0
 800c86c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c86e:	2303      	movs	r3, #3
 800c870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c872:	230c      	movs	r3, #12
 800c874:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800c876:	1d3b      	adds	r3, r7, #4
 800c878:	4619      	mov	r1, r3
 800c87a:	4825      	ldr	r0, [pc, #148]	; (800c910 <HAL_FMC_MspInit+0xf0>)
 800c87c:	f7f7 fd1e 	bl	80042bc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800c880:	230d      	movs	r3, #13
 800c882:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c884:	2302      	movs	r3, #2
 800c886:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c888:	2300      	movs	r3, #0
 800c88a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c88c:	2303      	movs	r3, #3
 800c88e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c890:	230c      	movs	r3, #12
 800c892:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c894:	1d3b      	adds	r3, r7, #4
 800c896:	4619      	mov	r1, r3
 800c898:	481e      	ldr	r0, [pc, #120]	; (800c914 <HAL_FMC_MspInit+0xf4>)
 800c89a:	f7f7 fd0f 	bl	80042bc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
 800c89e:	f248 1337 	movw	r3, #33079	; 0x8137
 800c8a2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8a4:	2302      	movs	r3, #2
 800c8a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c8ac:	2303      	movs	r3, #3
 800c8ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c8b0:	230c      	movs	r3, #12
 800c8b2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c8b4:	1d3b      	adds	r3, r7, #4
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	4817      	ldr	r0, [pc, #92]	; (800c918 <HAL_FMC_MspInit+0xf8>)
 800c8ba:	f7f7 fcff 	bl	80042bc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 800c8be:	f64f 7383 	movw	r3, #65411	; 0xff83
 800c8c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8c4:	2302      	movs	r3, #2
 800c8c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c8cc:	2303      	movs	r3, #3
 800c8ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c8d0:	230c      	movs	r3, #12
 800c8d2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800c8d4:	1d3b      	adds	r3, r7, #4
 800c8d6:	4619      	mov	r1, r3
 800c8d8:	4810      	ldr	r0, [pc, #64]	; (800c91c <HAL_FMC_MspInit+0xfc>)
 800c8da:	f7f7 fcef 	bl	80042bc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 800c8de:	f24c 7303 	movw	r3, #50947	; 0xc703
 800c8e2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8e4:	2302      	movs	r3, #2
 800c8e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c8ec:	2303      	movs	r3, #3
 800c8ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c8f0:	230c      	movs	r3, #12
 800c8f2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c8f4:	1d3b      	adds	r3, r7, #4
 800c8f6:	4619      	mov	r1, r3
 800c8f8:	4809      	ldr	r0, [pc, #36]	; (800c920 <HAL_FMC_MspInit+0x100>)
 800c8fa:	f7f7 fcdf 	bl	80042bc <HAL_GPIO_Init>
 800c8fe:	e000      	b.n	800c902 <HAL_FMC_MspInit+0xe2>
    return;
 800c900:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800c902:	3718      	adds	r7, #24
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}
 800c908:	200000a0 	.word	0x200000a0
 800c90c:	58024400 	.word	0x58024400
 800c910:	58021400 	.word	0x58021400
 800c914:	58020800 	.word	0x58020800
 800c918:	58021800 	.word	0x58021800
 800c91c:	58021000 	.word	0x58021000
 800c920:	58020c00 	.word	0x58020c00

0800c924 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 800c924:	b580      	push	{r7, lr}
 800c926:	b082      	sub	sp, #8
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800c92c:	f7ff ff78 	bl	800c820 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800c930:	bf00      	nop
 800c932:	3708      	adds	r7, #8
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}

0800c938 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b08e      	sub	sp, #56	; 0x38
 800c93c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c93e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c942:	2200      	movs	r2, #0
 800c944:	601a      	str	r2, [r3, #0]
 800c946:	605a      	str	r2, [r3, #4]
 800c948:	609a      	str	r2, [r3, #8]
 800c94a:	60da      	str	r2, [r3, #12]
 800c94c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800c94e:	4b9a      	ldr	r3, [pc, #616]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c954:	4a98      	ldr	r2, [pc, #608]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c956:	f043 0310 	orr.w	r3, r3, #16
 800c95a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c95e:	4b96      	ldr	r3, [pc, #600]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c964:	f003 0310 	and.w	r3, r3, #16
 800c968:	623b      	str	r3, [r7, #32]
 800c96a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c96c:	4b92      	ldr	r3, [pc, #584]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c96e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c972:	4a91      	ldr	r2, [pc, #580]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c974:	f043 0304 	orr.w	r3, r3, #4
 800c978:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c97c:	4b8e      	ldr	r3, [pc, #568]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c97e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c982:	f003 0304 	and.w	r3, r3, #4
 800c986:	61fb      	str	r3, [r7, #28]
 800c988:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800c98a:	4b8b      	ldr	r3, [pc, #556]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c98c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c990:	4a89      	ldr	r2, [pc, #548]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c992:	f043 0320 	orr.w	r3, r3, #32
 800c996:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c99a:	4b87      	ldr	r3, [pc, #540]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c99c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9a0:	f003 0320 	and.w	r3, r3, #32
 800c9a4:	61bb      	str	r3, [r7, #24]
 800c9a6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c9a8:	4b83      	ldr	r3, [pc, #524]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9ae:	4a82      	ldr	r2, [pc, #520]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c9b8:	4b7f      	ldr	r3, [pc, #508]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9c2:	617b      	str	r3, [r7, #20]
 800c9c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c9c6:	4b7c      	ldr	r3, [pc, #496]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9cc:	4a7a      	ldr	r2, [pc, #488]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9ce:	f043 0301 	orr.w	r3, r3, #1
 800c9d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c9d6:	4b78      	ldr	r3, [pc, #480]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9dc:	f003 0301 	and.w	r3, r3, #1
 800c9e0:	613b      	str	r3, [r7, #16]
 800c9e2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c9e4:	4b74      	ldr	r3, [pc, #464]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9ea:	4a73      	ldr	r2, [pc, #460]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9ec:	f043 0302 	orr.w	r3, r3, #2
 800c9f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c9f4:	4b70      	ldr	r3, [pc, #448]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800c9f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9fa:	f003 0302 	and.w	r3, r3, #2
 800c9fe:	60fb      	str	r3, [r7, #12]
 800ca00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800ca02:	4b6d      	ldr	r3, [pc, #436]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800ca04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ca08:	4a6b      	ldr	r2, [pc, #428]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800ca0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ca12:	4b69      	ldr	r3, [pc, #420]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800ca14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ca18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca1c:	60bb      	str	r3, [r7, #8]
 800ca1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ca20:	4b65      	ldr	r3, [pc, #404]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800ca22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ca26:	4a64      	ldr	r2, [pc, #400]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800ca28:	f043 0308 	orr.w	r3, r3, #8
 800ca2c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ca30:	4b61      	ldr	r3, [pc, #388]	; (800cbb8 <MX_GPIO_Init+0x280>)
 800ca32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ca36:	f003 0308 	and.w	r3, r3, #8
 800ca3a:	607b      	str	r3, [r7, #4]
 800ca3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800ca3e:	2200      	movs	r2, #0
 800ca40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800ca44:	485d      	ldr	r0, [pc, #372]	; (800cbbc <MX_GPIO_Init+0x284>)
 800ca46:	f7f7 fe01 	bl	800464c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, GPIO_PIN_RESET);
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	2180      	movs	r1, #128	; 0x80
 800ca4e:	485c      	ldr	r0, [pc, #368]	; (800cbc0 <MX_GPIO_Init+0x288>)
 800ca50:	f7f7 fdfc 	bl	800464c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 800ca54:	2200      	movs	r2, #0
 800ca56:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 800ca5a:	485a      	ldr	r0, [pc, #360]	; (800cbc4 <MX_GPIO_Init+0x28c>)
 800ca5c:	f7f7 fdf6 	bl	800464c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800ca60:	2200      	movs	r2, #0
 800ca62:	2110      	movs	r1, #16
 800ca64:	4858      	ldr	r0, [pc, #352]	; (800cbc8 <MX_GPIO_Init+0x290>)
 800ca66:	f7f7 fdf1 	bl	800464c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800ca6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ca6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ca70:	2300      	movs	r3, #0
 800ca72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ca74:	2302      	movs	r3, #2
 800ca76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ca78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ca7c:	4619      	mov	r1, r3
 800ca7e:	484f      	ldr	r0, [pc, #316]	; (800cbbc <MX_GPIO_Init+0x284>)
 800ca80:	f7f7 fc1c 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800ca84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ca88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ca8e:	2302      	movs	r3, #2
 800ca90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ca92:	2300      	movs	r3, #0
 800ca94:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ca96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ca9a:	4619      	mov	r1, r3
 800ca9c:	4847      	ldr	r0, [pc, #284]	; (800cbbc <MX_GPIO_Init+0x284>)
 800ca9e:	f7f7 fc0d 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC1 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 800caa2:	f248 03c2 	movw	r3, #32962	; 0x80c2
 800caa6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800caa8:	2303      	movs	r3, #3
 800caaa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800caac:	2300      	movs	r3, #0
 800caae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cab0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cab4:	4619      	mov	r1, r3
 800cab6:	4841      	ldr	r0, [pc, #260]	; (800cbbc <MX_GPIO_Init+0x284>)
 800cab8:	f7f7 fc00 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 PF9 
                           PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 800cabc:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 800cac0:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cac2:	2303      	movs	r3, #3
 800cac4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cac6:	2300      	movs	r3, #0
 800cac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800caca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cace:	4619      	mov	r1, r3
 800cad0:	483e      	ldr	r0, [pc, #248]	; (800cbcc <MX_GPIO_Init+0x294>)
 800cad2:	f7f7 fbf3 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB14 
                           PB5 PB6 PB7 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14 
 800cad6:	f244 33e7 	movw	r3, #17383	; 0x43e7
 800cada:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cadc:	2303      	movs	r3, #3
 800cade:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cae0:	2300      	movs	r3, #0
 800cae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cae4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cae8:	4619      	mov	r1, r3
 800caea:	4837      	ldr	r0, [pc, #220]	; (800cbc8 <MX_GPIO_Init+0x290>)
 800caec:	f7f7 fbe6 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800caf0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800caf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800caf6:	4b36      	ldr	r3, [pc, #216]	; (800cbd0 <MX_GPIO_Init+0x298>)
 800caf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cafa:	2300      	movs	r3, #0
 800cafc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cafe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb02:	4619      	mov	r1, r3
 800cb04:	4833      	ldr	r0, [pc, #204]	; (800cbd4 <MX_GPIO_Init+0x29c>)
 800cb06:	f7f7 fbd9 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD3 PD4 
                           PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4 
 800cb0a:	f243 0378 	movw	r3, #12408	; 0x3078
 800cb0e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cb10:	2303      	movs	r3, #3
 800cb12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb14:	2300      	movs	r3, #0
 800cb16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cb18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb1c:	4619      	mov	r1, r3
 800cb1e:	482d      	ldr	r0, [pc, #180]	; (800cbd4 <MX_GPIO_Init+0x29c>)
 800cb20:	f7f7 fbcc 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PG6 PG12 PG13 
                           PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_12|GPIO_PIN_13 
 800cb24:	f247 0348 	movw	r3, #28744	; 0x7048
 800cb28:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cb2a:	2303      	movs	r3, #3
 800cb2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cb32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb36:	4619      	mov	r1, r3
 800cb38:	4821      	ldr	r0, [pc, #132]	; (800cbc0 <MX_GPIO_Init+0x288>)
 800cb3a:	f7f7 fbbf 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PG7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800cb3e:	2380      	movs	r3, #128	; 0x80
 800cb40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cb42:	2301      	movs	r3, #1
 800cb44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb46:	2300      	movs	r3, #0
 800cb48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cb4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb52:	4619      	mov	r1, r3
 800cb54:	481a      	ldr	r0, [pc, #104]	; (800cbc0 <MX_GPIO_Init+0x288>)
 800cb56:	f7f7 fbb1 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 800cb5a:	f44f 4315 	mov.w	r3, #38144	; 0x9500
 800cb5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cb60:	2303      	movs	r3, #3
 800cb62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb64:	2300      	movs	r3, #0
 800cb66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb6c:	4619      	mov	r1, r3
 800cb6e:	4815      	ldr	r0, [pc, #84]	; (800cbc4 <MX_GPIO_Init+0x28c>)
 800cb70:	f7f7 fba4 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800cb74:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800cb78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb7e:	2300      	movs	r3, #0
 800cb80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cb82:	2300      	movs	r3, #0
 800cb84:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	480d      	ldr	r0, [pc, #52]	; (800cbc4 <MX_GPIO_Init+0x28c>)
 800cb8e:	f7f7 fb95 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800cb92:	2310      	movs	r3, #16
 800cb94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cb96:	2301      	movs	r3, #1
 800cb98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cba2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cba6:	4619      	mov	r1, r3
 800cba8:	4807      	ldr	r0, [pc, #28]	; (800cbc8 <MX_GPIO_Init+0x290>)
 800cbaa:	f7f7 fb87 	bl	80042bc <HAL_GPIO_Init>

}
 800cbae:	bf00      	nop
 800cbb0:	3738      	adds	r7, #56	; 0x38
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	bd80      	pop	{r7, pc}
 800cbb6:	bf00      	nop
 800cbb8:	58024400 	.word	0x58024400
 800cbbc:	58020800 	.word	0x58020800
 800cbc0:	58021800 	.word	0x58021800
 800cbc4:	58020000 	.word	0x58020000
 800cbc8:	58020400 	.word	0x58020400
 800cbcc:	58021400 	.word	0x58021400
 800cbd0:	11110000 	.word	0x11110000
 800cbd4:	58020c00 	.word	0x58020c00

0800cbd8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 800cbdc:	4b1b      	ldr	r3, [pc, #108]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cbde:	4a1c      	ldr	r2, [pc, #112]	; (800cc50 <MX_I2C2_Init+0x78>)
 800cbe0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00B03FDB;
 800cbe2:	4b1a      	ldr	r3, [pc, #104]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cbe4:	4a1b      	ldr	r2, [pc, #108]	; (800cc54 <MX_I2C2_Init+0x7c>)
 800cbe6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800cbe8:	4b18      	ldr	r3, [pc, #96]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cbea:	2200      	movs	r2, #0
 800cbec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800cbee:	4b17      	ldr	r3, [pc, #92]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cbf0:	2201      	movs	r2, #1
 800cbf2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800cbf4:	4b15      	ldr	r3, [pc, #84]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800cbfa:	4b14      	ldr	r3, [pc, #80]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800cc00:	4b12      	ldr	r3, [pc, #72]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cc02:	2200      	movs	r2, #0
 800cc04:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800cc06:	4b11      	ldr	r3, [pc, #68]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cc08:	2200      	movs	r2, #0
 800cc0a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800cc0c:	4b0f      	ldr	r3, [pc, #60]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cc0e:	2200      	movs	r2, #0
 800cc10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800cc12:	480e      	ldr	r0, [pc, #56]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cc14:	f7f7 fd34 	bl	8004680 <HAL_I2C_Init>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d001      	beq.n	800cc22 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800cc1e:	f000 fe45 	bl	800d8ac <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800cc22:	2100      	movs	r1, #0
 800cc24:	4809      	ldr	r0, [pc, #36]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cc26:	f7f7 fdbb 	bl	80047a0 <HAL_I2CEx_ConfigAnalogFilter>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d001      	beq.n	800cc34 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800cc30:	f000 fe3c 	bl	800d8ac <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800cc34:	2100      	movs	r1, #0
 800cc36:	4805      	ldr	r0, [pc, #20]	; (800cc4c <MX_I2C2_Init+0x74>)
 800cc38:	f7f7 fdfd 	bl	8004836 <HAL_I2CEx_ConfigDigitalFilter>
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d001      	beq.n	800cc46 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800cc42:	f000 fe33 	bl	800d8ac <Error_Handler>
  }

}
 800cc46:	bf00      	nop
 800cc48:	bd80      	pop	{r7, pc}
 800cc4a:	bf00      	nop
 800cc4c:	20000628 	.word	0x20000628
 800cc50:	40005800 	.word	0x40005800
 800cc54:	00b03fdb 	.word	0x00b03fdb

0800cc58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b08a      	sub	sp, #40	; 0x28
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cc60:	f107 0314 	add.w	r3, r7, #20
 800cc64:	2200      	movs	r2, #0
 800cc66:	601a      	str	r2, [r3, #0]
 800cc68:	605a      	str	r2, [r3, #4]
 800cc6a:	609a      	str	r2, [r3, #8]
 800cc6c:	60da      	str	r2, [r3, #12]
 800cc6e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	4a1a      	ldr	r2, [pc, #104]	; (800cce0 <HAL_I2C_MspInit+0x88>)
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d12e      	bne.n	800ccd8 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cc7a:	4b1a      	ldr	r3, [pc, #104]	; (800cce4 <HAL_I2C_MspInit+0x8c>)
 800cc7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800cc80:	4a18      	ldr	r2, [pc, #96]	; (800cce4 <HAL_I2C_MspInit+0x8c>)
 800cc82:	f043 0302 	orr.w	r3, r3, #2
 800cc86:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800cc8a:	4b16      	ldr	r3, [pc, #88]	; (800cce4 <HAL_I2C_MspInit+0x8c>)
 800cc8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800cc90:	f003 0302 	and.w	r3, r3, #2
 800cc94:	613b      	str	r3, [r7, #16]
 800cc96:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800cc98:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800cc9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800cc9e:	2312      	movs	r3, #18
 800cca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cca2:	2300      	movs	r3, #0
 800cca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cca6:	2303      	movs	r3, #3
 800cca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800ccaa:	2304      	movs	r3, #4
 800ccac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ccae:	f107 0314 	add.w	r3, r7, #20
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	480c      	ldr	r0, [pc, #48]	; (800cce8 <HAL_I2C_MspInit+0x90>)
 800ccb6:	f7f7 fb01 	bl	80042bc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800ccba:	4b0a      	ldr	r3, [pc, #40]	; (800cce4 <HAL_I2C_MspInit+0x8c>)
 800ccbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ccc0:	4a08      	ldr	r2, [pc, #32]	; (800cce4 <HAL_I2C_MspInit+0x8c>)
 800ccc2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ccc6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800ccca:	4b06      	ldr	r3, [pc, #24]	; (800cce4 <HAL_I2C_MspInit+0x8c>)
 800cccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ccd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ccd4:	60fb      	str	r3, [r7, #12]
 800ccd6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800ccd8:	bf00      	nop
 800ccda:	3728      	adds	r7, #40	; 0x28
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}
 800cce0:	40005800 	.word	0x40005800
 800cce4:	58024400 	.word	0x58024400
 800cce8:	58020400 	.word	0x58020400

0800ccec <SCB_EnableICache>:
{
 800ccec:	b480      	push	{r7}
 800ccee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800ccf0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800ccf4:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800ccf8:	4b0b      	ldr	r3, [pc, #44]	; (800cd28 <SCB_EnableICache+0x3c>)
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800cd00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800cd04:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800cd08:	4b07      	ldr	r3, [pc, #28]	; (800cd28 <SCB_EnableICache+0x3c>)
 800cd0a:	695b      	ldr	r3, [r3, #20]
 800cd0c:	4a06      	ldr	r2, [pc, #24]	; (800cd28 <SCB_EnableICache+0x3c>)
 800cd0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cd12:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800cd14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800cd18:	f3bf 8f6f 	isb	sy
}
 800cd1c:	bf00      	nop
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd24:	4770      	bx	lr
 800cd26:	bf00      	nop
 800cd28:	e000ed00 	.word	0xe000ed00

0800cd2c <SCB_EnableDCache>:
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b085      	sub	sp, #20
 800cd30:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800cd32:	4b1d      	ldr	r3, [pc, #116]	; (800cda8 <SCB_EnableDCache+0x7c>)
 800cd34:	2200      	movs	r2, #0
 800cd36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800cd3a:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800cd3e:	4b1a      	ldr	r3, [pc, #104]	; (800cda8 <SCB_EnableDCache+0x7c>)
 800cd40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd44:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	0b5b      	lsrs	r3, r3, #13
 800cd4a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cd4e:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	08db      	lsrs	r3, r3, #3
 800cd54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd58:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	015a      	lsls	r2, r3, #5
 800cd5e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800cd62:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800cd64:	68ba      	ldr	r2, [r7, #8]
 800cd66:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800cd68:	490f      	ldr	r1, [pc, #60]	; (800cda8 <SCB_EnableDCache+0x7c>)
 800cd6a:	4313      	orrs	r3, r2
 800cd6c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	1e5a      	subs	r2, r3, #1
 800cd74:	60ba      	str	r2, [r7, #8]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d1ef      	bne.n	800cd5a <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	1e5a      	subs	r2, r3, #1
 800cd7e:	60fa      	str	r2, [r7, #12]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d1e5      	bne.n	800cd50 <SCB_EnableDCache+0x24>
 800cd84:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800cd88:	4b07      	ldr	r3, [pc, #28]	; (800cda8 <SCB_EnableDCache+0x7c>)
 800cd8a:	695b      	ldr	r3, [r3, #20]
 800cd8c:	4a06      	ldr	r2, [pc, #24]	; (800cda8 <SCB_EnableDCache+0x7c>)
 800cd8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd92:	6153      	str	r3, [r2, #20]
 800cd94:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800cd98:	f3bf 8f6f 	isb	sy
}
 800cd9c:	bf00      	nop
 800cd9e:	3714      	adds	r7, #20
 800cda0:	46bd      	mov	sp, r7
 800cda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda6:	4770      	bx	lr
 800cda8:	e000ed00 	.word	0xe000ed00

0800cdac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b088      	sub	sp, #32
 800cdb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  MPU_Conf();
 800cdb2:	f000 fa93 	bl	800d2dc <MPU_Conf>
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 800cdb6:	f7ff ff99 	bl	800ccec <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 800cdba:	f7ff ffb7 	bl	800cd2c <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800cdbe:	f7f3 fa8b 	bl	80002d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800cdc2:	f000 f901 	bl	800cfc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cdc6:	f7ff fdb7 	bl	800c938 <MX_GPIO_Init>
  MX_DMA_Init();
 800cdca:	f7ff fc51 	bl	800c670 <MX_DMA_Init>
  MX_FMC_Init();
 800cdce:	f7ff fcd3 	bl	800c778 <MX_FMC_Init>
  MX_SDMMC1_SD_Init();
 800cdd2:	f000 ffe7 	bl	800dda4 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 800cdd6:	f7ff fc9b 	bl	800c710 <MX_FATFS_Init>
  MX_SAI1_Init();
 800cdda:	f000 fda7 	bl	800d92c <MX_SAI1_Init>
  MX_RNG_Init();
 800cdde:	f000 fd6d 	bl	800d8bc <MX_RNG_Init>
  MX_SPI2_Init();
 800cde2:	f001 f8cb 	bl	800df7c <MX_SPI2_Init>
  MX_I2C2_Init();
 800cde6:	f7ff fef7 	bl	800cbd8 <MX_I2C2_Init>
  MX_ADC1_Init();
 800cdea:	f7ff f9cb 	bl	800c184 <MX_ADC1_Init>
  MX_SPI1_Init();
 800cdee:	f001 f86f 	bl	800ded0 <MX_SPI1_Init>
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 800cdf2:	eef1 3a10 	vmrs	r3, fpscr
 800cdf6:	603b      	str	r3, [r7, #0]
  return(result);
 800cdf8:	683b      	ldr	r3, [r7, #0]
  /* USER CODE BEGIN 2 */
  uint32_t tempFPURegisterVal = __get_FPSCR();
 800cdfa:	60bb      	str	r3, [r7, #8]
  tempFPURegisterVal |= (1<<24); // set the FTZ (flush-to-zero) bit in the FPU control register
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ce02:	60bb      	str	r3, [r7, #8]
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	607b      	str	r3, [r7, #4]
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	eee1 3a10 	vmsr	fpscr, r3
  __set_FPSCR(tempFPURegisterVal);

  for (int i = 0; i < 16; i++)
 800ce0e:	2300      	movs	r3, #0
 800ce10:	61fb      	str	r3, [r7, #28]
 800ce12:	e00c      	b.n	800ce2e <main+0x82>
  {
	  SPI_TX[i] = counter++;
 800ce14:	4b51      	ldr	r3, [pc, #324]	; (800cf5c <main+0x1b0>)
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	1c5a      	adds	r2, r3, #1
 800ce1a:	b2d1      	uxtb	r1, r2
 800ce1c:	4a4f      	ldr	r2, [pc, #316]	; (800cf5c <main+0x1b0>)
 800ce1e:	7011      	strb	r1, [r2, #0]
 800ce20:	494f      	ldr	r1, [pc, #316]	; (800cf60 <main+0x1b4>)
 800ce22:	69fa      	ldr	r2, [r7, #28]
 800ce24:	440a      	add	r2, r1
 800ce26:	7013      	strb	r3, [r2, #0]
  for (int i = 0; i < 16; i++)
 800ce28:	69fb      	ldr	r3, [r7, #28]
 800ce2a:	3301      	adds	r3, #1
 800ce2c:	61fb      	str	r3, [r7, #28]
 800ce2e:	69fb      	ldr	r3, [r7, #28]
 800ce30:	2b0f      	cmp	r3, #15
 800ce32:	ddef      	ble.n	800ce14 <main+0x68>
  }

  for (int i = 0; i < 20; i++)
 800ce34:	2300      	movs	r3, #0
 800ce36:	61bb      	str	r3, [r7, #24]
 800ce38:	e007      	b.n	800ce4a <main+0x9e>
  {
	  SPI_PLUCK_TX[i] = 0;
 800ce3a:	4a4a      	ldr	r2, [pc, #296]	; (800cf64 <main+0x1b8>)
 800ce3c:	69bb      	ldr	r3, [r7, #24]
 800ce3e:	4413      	add	r3, r2
 800ce40:	2200      	movs	r2, #0
 800ce42:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 20; i++)
 800ce44:	69bb      	ldr	r3, [r7, #24]
 800ce46:	3301      	adds	r3, #1
 800ce48:	61bb      	str	r3, [r7, #24]
 800ce4a:	69bb      	ldr	r3, [r7, #24]
 800ce4c:	2b13      	cmp	r3, #19
 800ce4e:	ddf4      	ble.n	800ce3a <main+0x8e>
  }

  HAL_SPI_Receive_DMA(&hspi2, SPI_RX, 16);
 800ce50:	2210      	movs	r2, #16
 800ce52:	4945      	ldr	r1, [pc, #276]	; (800cf68 <main+0x1bc>)
 800ce54:	4845      	ldr	r0, [pc, #276]	; (800cf6c <main+0x1c0>)
 800ce56:	f7fd fb8f 	bl	800a578 <HAL_SPI_Receive_DMA>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800ce5a:	2201      	movs	r2, #1
 800ce5c:	2140      	movs	r1, #64	; 0x40
 800ce5e:	4844      	ldr	r0, [pc, #272]	; (800cf70 <main+0x1c4>)
 800ce60:	f7f7 fbf4 	bl	800464c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800ce64:	200a      	movs	r0, #10
 800ce66:	f7f3 fac9 	bl	80003fc <HAL_Delay>

  SDRAM_Initialization_sequence();
 800ce6a:	f000 f9d3 	bl	800d214 <SDRAM_Initialization_sequence>
  HAL_Delay(10);
 800ce6e:	200a      	movs	r0, #10
 800ce70:	f7f3 fac4 	bl	80003fc <HAL_Delay>


  HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)&audioOutBuffer[0], AUDIO_BUFFER_SIZE);
 800ce74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ce78:	493e      	ldr	r1, [pc, #248]	; (800cf74 <main+0x1c8>)
 800ce7a:	483f      	ldr	r0, [pc, #252]	; (800cf78 <main+0x1cc>)
 800ce7c:	f7fa feae 	bl	8007bdc <HAL_SAI_Transmit_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t *)&audioInBuffer[0], AUDIO_BUFFER_SIZE);
 800ce80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ce84:	493d      	ldr	r1, [pc, #244]	; (800cf7c <main+0x1d0>)
 800ce86:	483e      	ldr	r0, [pc, #248]	; (800cf80 <main+0x1d4>)
 800ce88:	f7fa ff5e 	bl	8007d48 <HAL_SAI_Receive_DMA>

 if(BSP_SD_IsDetected())
 800ce8c:	f7ff fbde 	bl	800c64c <BSP_SD_IsDetected>
 {
   //FS_FileOperations();
 }
LEAF_init(SAMPLE_RATE, AUDIO_FRAME_SIZE, mediumMemory, MEDIUM_MEM_SIZE, &randomNumber);
 800ce90:	4b3c      	ldr	r3, [pc, #240]	; (800cf84 <main+0x1d8>)
 800ce92:	4a3d      	ldr	r2, [pc, #244]	; (800cf88 <main+0x1dc>)
 800ce94:	493d      	ldr	r1, [pc, #244]	; (800cf8c <main+0x1e0>)
 800ce96:	f44f 7000 	mov.w	r0, #512	; 0x200
 800ce9a:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 800cf90 <main+0x1e4>
 800ce9e:	f002 fb35 	bl	800f50c <LEAF_init>
for (int i = 0; i < NUM_ADC_CHANNELS; i++)
 800cea2:	2300      	movs	r3, #0
 800cea4:	617b      	str	r3, [r7, #20]
 800cea6:	e02f      	b.n	800cf08 <main+0x15c>
{
	tThreshold_init(&threshold[i],0.5f, 8.0f);
 800cea8:	697b      	ldr	r3, [r7, #20]
 800ceaa:	009b      	lsls	r3, r3, #2
 800ceac:	4a39      	ldr	r2, [pc, #228]	; (800cf94 <main+0x1e8>)
 800ceae:	4413      	add	r3, r2
 800ceb0:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800ceb4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800ceb8:	4618      	mov	r0, r3
 800ceba:	f001 fb07 	bl	800e4cc <tThreshold_init>
	tSlide_init(&fastSlide[i],1.0f,1110.0f);
 800cebe:	697b      	ldr	r3, [r7, #20]
 800cec0:	009b      	lsls	r3, r3, #2
 800cec2:	4a35      	ldr	r2, [pc, #212]	; (800cf98 <main+0x1ec>)
 800cec4:	4413      	add	r3, r2
 800cec6:	eddf 0a35 	vldr	s1, [pc, #212]	; 800cf9c <main+0x1f0>
 800ceca:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cece:	4618      	mov	r0, r3
 800ced0:	f001 fb64 	bl	800e59c <tSlide_init>
	tSlide_init(&slowSlide[i],500.0f,1.0f);
 800ced4:	697b      	ldr	r3, [r7, #20]
 800ced6:	009b      	lsls	r3, r3, #2
 800ced8:	4a31      	ldr	r2, [pc, #196]	; (800cfa0 <main+0x1f4>)
 800ceda:	4413      	add	r3, r2
 800cedc:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800cee0:	ed9f 0a30 	vldr	s0, [pc, #192]	; 800cfa4 <main+0x1f8>
 800cee4:	4618      	mov	r0, r3
 800cee6:	f001 fb59 	bl	800e59c <tSlide_init>
	tVZFilter_init(&opticalLowpass[i], Lowpass, 1000.0f, 0.6f);
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	009b      	lsls	r3, r3, #2
 800ceee:	4a2e      	ldr	r2, [pc, #184]	; (800cfa8 <main+0x1fc>)
 800cef0:	4413      	add	r3, r2
 800cef2:	eddf 0a2e 	vldr	s1, [pc, #184]	; 800cfac <main+0x200>
 800cef6:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 800cfb0 <main+0x204>
 800cefa:	2101      	movs	r1, #1
 800cefc:	4618      	mov	r0, r3
 800cefe:	f001 fc8d 	bl	800e81c <tVZFilter_init>
for (int i = 0; i < NUM_ADC_CHANNELS; i++)
 800cf02:	697b      	ldr	r3, [r7, #20]
 800cf04:	3301      	adds	r3, #1
 800cf06:	617b      	str	r3, [r7, #20]
 800cf08:	697b      	ldr	r3, [r7, #20]
 800cf0a:	2b09      	cmp	r3, #9
 800cf0c:	ddcc      	ble.n	800cea8 <main+0xfc>
}

for (int i = 0; i < NUM_ADC_CHANNELS * FILTER_ORDER; i++)
 800cf0e:	2300      	movs	r3, #0
 800cf10:	613b      	str	r3, [r7, #16]
 800cf12:	e00b      	b.n	800cf2c <main+0x180>
{
	tHighpass_init(&opticalHighpass[i], 100.0f);
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	009b      	lsls	r3, r3, #2
 800cf18:	4a26      	ldr	r2, [pc, #152]	; (800cfb4 <main+0x208>)
 800cf1a:	4413      	add	r3, r2
 800cf1c:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800cfb8 <main+0x20c>
 800cf20:	4618      	mov	r0, r3
 800cf22:	f001 fc07 	bl	800e734 <tHighpass_init>
for (int i = 0; i < NUM_ADC_CHANNELS * FILTER_ORDER; i++)
 800cf26:	693b      	ldr	r3, [r7, #16]
 800cf28:	3301      	adds	r3, #1
 800cf2a:	613b      	str	r3, [r7, #16]
 800cf2c:	693b      	ldr	r3, [r7, #16]
 800cf2e:	2b4f      	cmp	r3, #79	; 0x4f
 800cf30:	ddf0      	ble.n	800cf14 <main+0x168>

}
LEAF_generate_atodb(atodbTable, ATODB_TABLE_SIZE);
 800cf32:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cf36:	4821      	ldr	r0, [pc, #132]	; (800cfbc <main+0x210>)
 800cf38:	f002 f88c 	bl	800f054 <LEAF_generate_atodb>


 for (int j = 0; j < NUM_ADC_CHANNELS; j++)
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	60fb      	str	r3, [r7, #12]
 800cf40:	e002      	b.n	800cf48 <main+0x19c>
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	3301      	adds	r3, #1
 800cf46:	60fb      	str	r3, [r7, #12]
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	2b09      	cmp	r3, #9
 800cf4c:	ddf9      	ble.n	800cf42 <main+0x196>
 {
	 //tPluckDetectorInt_init(&myPluck[j]);
 }

 HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_values,NUM_ADC_CHANNELS * ADC_BUFFER_SIZE);
 800cf4e:	2250      	movs	r2, #80	; 0x50
 800cf50:	491b      	ldr	r1, [pc, #108]	; (800cfc0 <main+0x214>)
 800cf52:	481c      	ldr	r0, [pc, #112]	; (800cfc4 <main+0x218>)
 800cf54:	f7f3 fe10 	bl	8000b78 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800cf58:	e7fe      	b.n	800cf58 <main+0x1ac>
 800cf5a:	bf00      	nop
 800cf5c:	2000cd51 	.word	0x2000cd51
 800cf60:	30000000 	.word	0x30000000
 800cf64:	30000040 	.word	0x30000040
 800cf68:	30000020 	.word	0x30000020
 800cf6c:	200106f4 	.word	0x200106f4
 800cf70:	58020800 	.word	0x58020800
 800cf74:	30000060 	.word	0x30000060
 800cf78:	200105dc 	.word	0x200105dc
 800cf7c:	30002060 	.word	0x30002060
 800cf80:	20010454 	.word	0x20010454
 800cf84:	0800d1d5 	.word	0x0800d1d5
 800cf88:	00061a80 	.word	0x00061a80
 800cf8c:	24000000 	.word	0x24000000
 800cf90:	473b8000 	.word	0x473b8000
 800cf94:	20000688 	.word	0x20000688
 800cf98:	2000fff0 	.word	0x2000fff0
 800cf9c:	448ac000 	.word	0x448ac000
 800cfa0:	2000d014 	.word	0x2000d014
 800cfa4:	43fa0000 	.word	0x43fa0000
 800cfa8:	2000d88c 	.word	0x2000d88c
 800cfac:	3f19999a 	.word	0x3f19999a
 800cfb0:	447a0000 	.word	0x447a0000
 800cfb4:	2000090c 	.word	0x2000090c
 800cfb8:	42c80000 	.word	0x42c80000
 800cfbc:	2000d08c 	.word	0x2000d08c
 800cfc0:	30004060 	.word	0x30004060
 800cfc4:	200000ac 	.word	0x200000ac

0800cfc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b0cc      	sub	sp, #304	; 0x130
 800cfcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cfce:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800cfd2:	224c      	movs	r2, #76	; 0x4c
 800cfd4:	2100      	movs	r1, #0
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	f002 fb30 	bl	800f63c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cfdc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800cfe0:	2220      	movs	r2, #32
 800cfe2:	2100      	movs	r1, #0
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	f002 fb29 	bl	800f63c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800cfea:	f107 0308 	add.w	r3, r7, #8
 800cfee:	4618      	mov	r0, r3
 800cff0:	23bc      	movs	r3, #188	; 0xbc
 800cff2:	461a      	mov	r2, r3
 800cff4:	2100      	movs	r1, #0
 800cff6:	f002 fb21 	bl	800f63c <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800cffa:	2002      	movs	r0, #2
 800cffc:	f7f7 fc68 	bl	80048d0 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800d000:	1d3b      	adds	r3, r7, #4
 800d002:	2200      	movs	r2, #0
 800d004:	601a      	str	r2, [r3, #0]
 800d006:	4b6f      	ldr	r3, [pc, #444]	; (800d1c4 <SystemClock_Config+0x1fc>)
 800d008:	699b      	ldr	r3, [r3, #24]
 800d00a:	4a6e      	ldr	r2, [pc, #440]	; (800d1c4 <SystemClock_Config+0x1fc>)
 800d00c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d010:	6193      	str	r3, [r2, #24]
 800d012:	4b6c      	ldr	r3, [pc, #432]	; (800d1c4 <SystemClock_Config+0x1fc>)
 800d014:	699b      	ldr	r3, [r3, #24]
 800d016:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 800d01a:	1d3b      	adds	r3, r7, #4
 800d01c:	601a      	str	r2, [r3, #0]
 800d01e:	4b6a      	ldr	r3, [pc, #424]	; (800d1c8 <SystemClock_Config+0x200>)
 800d020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d022:	4a69      	ldr	r2, [pc, #420]	; (800d1c8 <SystemClock_Config+0x200>)
 800d024:	f043 0301 	orr.w	r3, r3, #1
 800d028:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d02a:	4b67      	ldr	r3, [pc, #412]	; (800d1c8 <SystemClock_Config+0x200>)
 800d02c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d02e:	f003 0201 	and.w	r2, r3, #1
 800d032:	1d3b      	adds	r3, r7, #4
 800d034:	601a      	str	r2, [r3, #0]
 800d036:	1d3b      	adds	r3, r7, #4
 800d038:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800d03a:	bf00      	nop
 800d03c:	4b61      	ldr	r3, [pc, #388]	; (800d1c4 <SystemClock_Config+0x1fc>)
 800d03e:	699b      	ldr	r3, [r3, #24]
 800d040:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d044:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d048:	d1f8      	bne.n	800d03c <SystemClock_Config+0x74>
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800d04a:	4b60      	ldr	r3, [pc, #384]	; (800d1cc <SystemClock_Config+0x204>)
 800d04c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d04e:	f023 0303 	bic.w	r3, r3, #3
 800d052:	4a5e      	ldr	r2, [pc, #376]	; (800d1cc <SystemClock_Config+0x204>)
 800d054:	f043 0302 	orr.w	r3, r3, #2
 800d058:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800d05a:	2323      	movs	r3, #35	; 0x23
 800d05c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d060:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d064:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800d068:	2301      	movs	r3, #1
 800d06a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800d06e:	2340      	movs	r3, #64	; 0x40
 800d070:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800d074:	2301      	movs	r3, #1
 800d076:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d07a:	2302      	movs	r3, #2
 800d07c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d080:	2302      	movs	r3, #2
 800d082:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800d086:	2305      	movs	r3, #5
 800d088:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 192;
 800d08c:	23c0      	movs	r3, #192	; 0xc0
 800d08e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 800d092:	2302      	movs	r3, #2
 800d094:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800d098:	2302      	movs	r3, #2
 800d09a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800d09e:	2302      	movs	r3, #2
 800d0a0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800d0a4:	2308      	movs	r3, #8
 800d0a6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d0b6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f7f7 fc42 	bl	8004944 <HAL_RCC_OscConfig>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d001      	beq.n	800d0ca <SystemClock_Config+0x102>
  {
    Error_Handler();
 800d0c6:	f000 fbf1 	bl	800d8ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d0ca:	233f      	movs	r3, #63	; 0x3f
 800d0cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d0d0:	2303      	movs	r3, #3
 800d0d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800d0dc:	2308      	movs	r3, #8
 800d0de:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800d0e2:	2340      	movs	r3, #64	; 0x40
 800d0e4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800d0e8:	2340      	movs	r3, #64	; 0x40
 800d0ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800d0ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800d0f6:	2340      	movs	r3, #64	; 0x40
 800d0f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800d0fc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800d100:	2104      	movs	r1, #4
 800d102:	4618      	mov	r0, r3
 800d104:	f7f7 fff6 	bl	80050f4 <HAL_RCC_ClockConfig>
 800d108:	4603      	mov	r3, r0
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d001      	beq.n	800d112 <SystemClock_Config+0x14a>
  {
    Error_Handler();
 800d10e:	f000 fbcd 	bl	800d8ac <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SPI1
 800d112:	f107 0308 	add.w	r3, r7, #8
 800d116:	4a2e      	ldr	r2, [pc, #184]	; (800d1d0 <SystemClock_Config+0x208>)
 800d118:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SAI1
                              |RCC_PERIPHCLK_SDMMC|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_FMC
                              |RCC_PERIPHCLK_CKPER;
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 800d11a:	f107 0308 	add.w	r3, r7, #8
 800d11e:	2219      	movs	r2, #25
 800d120:	605a      	str	r2, [r3, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 344;
 800d122:	f107 0308 	add.w	r3, r7, #8
 800d126:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800d12a:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 7;
 800d12c:	f107 0308 	add.w	r3, r7, #8
 800d130:	2207      	movs	r2, #7
 800d132:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800d134:	f107 0308 	add.w	r3, r7, #8
 800d138:	2202      	movs	r2, #2
 800d13a:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800d13c:	f107 0308 	add.w	r3, r7, #8
 800d140:	2202      	movs	r2, #2
 800d142:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 800d144:	f107 0308 	add.w	r3, r7, #8
 800d148:	2200      	movs	r2, #0
 800d14a:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800d14c:	f107 0308 	add.w	r3, r7, #8
 800d150:	2200      	movs	r2, #0
 800d152:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800d154:	f107 0308 	add.w	r3, r7, #8
 800d158:	2200      	movs	r2, #0
 800d15a:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 800d15c:	f107 0308 	add.w	r3, r7, #8
 800d160:	2200      	movs	r2, #0
 800d162:	645a      	str	r2, [r3, #68]	; 0x44
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 800d164:	f107 0308 	add.w	r3, r7, #8
 800d168:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d16c:	64da      	str	r2, [r3, #76]	; 0x4c
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800d16e:	f107 0308 	add.w	r3, r7, #8
 800d172:	2200      	movs	r2, #0
 800d174:	651a      	str	r2, [r3, #80]	; 0x50
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 800d176:	f107 0308 	add.w	r3, r7, #8
 800d17a:	2201      	movs	r2, #1
 800d17c:	655a      	str	r2, [r3, #84]	; 0x54
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 800d17e:	f107 0308 	add.w	r3, r7, #8
 800d182:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d186:	65da      	str	r2, [r3, #92]	; 0x5c
  PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800d188:	f107 0308 	add.w	r3, r7, #8
 800d18c:	2200      	movs	r2, #0
 800d18e:	67da      	str	r2, [r3, #124]	; 0x7c
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800d190:	f107 0308 	add.w	r3, r7, #8
 800d194:	2200      	movs	r2, #0
 800d196:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 800d19a:	f107 0308 	add.w	r3, r7, #8
 800d19e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d1a2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d1a6:	f107 0308 	add.w	r3, r7, #8
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	f7f8 fafa 	bl	80057a4 <HAL_RCCEx_PeriphCLKConfig>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d001      	beq.n	800d1ba <SystemClock_Config+0x1f2>
  {
    Error_Handler();
 800d1b6:	f000 fb79 	bl	800d8ac <Error_Handler>
  }
}
 800d1ba:	bf00      	nop
 800d1bc:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}
 800d1c4:	58024800 	.word	0x58024800
 800d1c8:	58000400 	.word	0x58000400
 800d1cc:	58024400 	.word	0x58024400
 800d1d0:	810b1108 	.word	0x810b1108

0800d1d4 <randomNumber>:

/* USER CODE BEGIN 4 */


float randomNumber(void) {
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b082      	sub	sp, #8
 800d1d8:	af00      	add	r7, sp, #0

	uint32_t rand;
	HAL_RNG_GenerateRandomNumber(&hrng, &rand);
 800d1da:	463b      	mov	r3, r7
 800d1dc:	4619      	mov	r1, r3
 800d1de:	480b      	ldr	r0, [pc, #44]	; (800d20c <randomNumber+0x38>)
 800d1e0:	f7fa f9ef 	bl	80075c2 <HAL_RNG_GenerateRandomNumber>
	float num = (float)rand * INV_TWO_TO_32;
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	ee07 3a90 	vmov	s15, r3
 800d1ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1ee:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800d210 <randomNumber+0x3c>
 800d1f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d1f6:	edc7 7a01 	vstr	s15, [r7, #4]
	return num;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	ee07 3a90 	vmov	s15, r3
}
 800d200:	eeb0 0a67 	vmov.f32	s0, s15
 800d204:	3708      	adds	r7, #8
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}
 800d20a:	bf00      	nop
 800d20c:	20010440 	.word	0x20010440
 800d210:	2f80000d 	.word	0x2f80000d

0800d214 <SDRAM_Initialization_sequence>:
#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE     ((uint16_t)0x0200)

//#define SDRAM_REFRESH_COUNT                   	 ((uint32_t)956)// 7.9us in cycles of 8.333333ns + 20 cycles as recommended by datasheet page 866/3289 for STM32H743
#define SDRAM_REFRESH_COUNT                   	 ((uint32_t)0x0569)// 7.9us in cycles of 8.333333ns + 20 cycles as recommended by datasheet page 866/3289 for STM32H743
void SDRAM_Initialization_sequence(void)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b086      	sub	sp, #24
 800d218:	af00      	add	r7, sp, #0
    __IO uint32_t tmpmrd = 0;
 800d21a:	2300      	movs	r3, #0
 800d21c:	617b      	str	r3, [r7, #20]
    FMC_SDRAM_CommandTypeDef Command;
    /* Step 1: Configure a clock configuration enable command */
    Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 800d21e:	2301      	movs	r3, #1
 800d220:	607b      	str	r3, [r7, #4]
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800d222:	2310      	movs	r3, #16
 800d224:	60bb      	str	r3, [r7, #8]
    Command.AutoRefreshNumber = 1;
 800d226:	2301      	movs	r3, #1
 800d228:	60fb      	str	r3, [r7, #12]
    Command.ModeRegisterDefinition = 0;
 800d22a:	2300      	movs	r3, #0
 800d22c:	613b      	str	r3, [r7, #16]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800d22e:	1d3b      	adds	r3, r7, #4
 800d230:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d234:	4619      	mov	r1, r3
 800d236:	4828      	ldr	r0, [pc, #160]	; (800d2d8 <SDRAM_Initialization_sequence+0xc4>)
 800d238:	f7fc ff02 	bl	800a040 <HAL_SDRAM_SendCommand>

    /* Step 2: Insert 100 us minimum delay */
    /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
    HAL_Delay(1);
 800d23c:	2001      	movs	r0, #1
 800d23e:	f7f3 f8dd 	bl	80003fc <HAL_Delay>

    /* Step 3: Configure a PALL (precharge all) command */
    Command.CommandMode = FMC_SDRAM_CMD_PALL;
 800d242:	2302      	movs	r3, #2
 800d244:	607b      	str	r3, [r7, #4]
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800d246:	2310      	movs	r3, #16
 800d248:	60bb      	str	r3, [r7, #8]
    Command.AutoRefreshNumber = 1;
 800d24a:	2301      	movs	r3, #1
 800d24c:	60fb      	str	r3, [r7, #12]
    Command.ModeRegisterDefinition = 0;
 800d24e:	2300      	movs	r3, #0
 800d250:	613b      	str	r3, [r7, #16]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800d252:	1d3b      	adds	r3, r7, #4
 800d254:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d258:	4619      	mov	r1, r3
 800d25a:	481f      	ldr	r0, [pc, #124]	; (800d2d8 <SDRAM_Initialization_sequence+0xc4>)
 800d25c:	f7fc fef0 	bl	800a040 <HAL_SDRAM_SendCommand>

    /* Step 5: Program the external memory mode register */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_4 | SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL
 800d260:	f240 2322 	movw	r3, #546	; 0x222
 800d264:	617b      	str	r3, [r7, #20]
        | SDRAM_MODEREG_CAS_LATENCY_2 | SDRAM_MODEREG_OPERATING_MODE_STANDARD
        | SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

    Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 800d266:	2304      	movs	r3, #4
 800d268:	607b      	str	r3, [r7, #4]
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800d26a:	2310      	movs	r3, #16
 800d26c:	60bb      	str	r3, [r7, #8]
    Command.AutoRefreshNumber = 1;
 800d26e:	2301      	movs	r3, #1
 800d270:	60fb      	str	r3, [r7, #12]
    Command.ModeRegisterDefinition = tmpmrd;
 800d272:	697b      	ldr	r3, [r7, #20]
 800d274:	613b      	str	r3, [r7, #16]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800d276:	1d3b      	adds	r3, r7, #4
 800d278:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d27c:	4619      	mov	r1, r3
 800d27e:	4816      	ldr	r0, [pc, #88]	; (800d2d8 <SDRAM_Initialization_sequence+0xc4>)
 800d280:	f7fc fede 	bl	800a040 <HAL_SDRAM_SendCommand>

    /* Step 4: Configure the 1st Auto Refresh command */
    Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800d284:	2303      	movs	r3, #3
 800d286:	607b      	str	r3, [r7, #4]
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800d288:	2310      	movs	r3, #16
 800d28a:	60bb      	str	r3, [r7, #8]
    Command.AutoRefreshNumber = 8;
 800d28c:	2308      	movs	r3, #8
 800d28e:	60fb      	str	r3, [r7, #12]
    Command.ModeRegisterDefinition = 0;
 800d290:	2300      	movs	r3, #0
 800d292:	613b      	str	r3, [r7, #16]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800d294:	1d3b      	adds	r3, r7, #4
 800d296:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d29a:	4619      	mov	r1, r3
 800d29c:	480e      	ldr	r0, [pc, #56]	; (800d2d8 <SDRAM_Initialization_sequence+0xc4>)
 800d29e:	f7fc fecf 	bl	800a040 <HAL_SDRAM_SendCommand>

    /* Step 2: Insert 100 us minimum delay */
    /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
    HAL_Delay(1);
 800d2a2:	2001      	movs	r0, #1
 800d2a4:	f7f3 f8aa 	bl	80003fc <HAL_Delay>

    /* Step 5: Configure the 2nd Auto Refresh command */
    Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800d2a8:	2303      	movs	r3, #3
 800d2aa:	607b      	str	r3, [r7, #4]
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800d2ac:	2310      	movs	r3, #16
 800d2ae:	60bb      	str	r3, [r7, #8]
    Command.AutoRefreshNumber = 8;
 800d2b0:	2308      	movs	r3, #8
 800d2b2:	60fb      	str	r3, [r7, #12]
    Command.ModeRegisterDefinition = 0;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	613b      	str	r3, [r7, #16]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800d2b8:	1d3b      	adds	r3, r7, #4
 800d2ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d2be:	4619      	mov	r1, r3
 800d2c0:	4805      	ldr	r0, [pc, #20]	; (800d2d8 <SDRAM_Initialization_sequence+0xc4>)
 800d2c2:	f7fc febd 	bl	800a040 <HAL_SDRAM_SendCommand>

    /* Step 6: Set the refresh rate counter */
    /* Set the device refresh rate */
    HAL_SDRAM_ProgramRefreshRate(&hsdram1, SDRAM_REFRESH_COUNT);
 800d2c6:	f240 5169 	movw	r1, #1385	; 0x569
 800d2ca:	4803      	ldr	r0, [pc, #12]	; (800d2d8 <SDRAM_Initialization_sequence+0xc4>)
 800d2cc:	f7fc feed 	bl	800a0aa <HAL_SDRAM_ProgramRefreshRate>
}
 800d2d0:	bf00      	nop
 800d2d2:	3718      	adds	r7, #24
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}
 800d2d8:	200005f4 	.word	0x200005f4

0800d2dc <MPU_Conf>:

		SDWriteIndex++;
	}
}
void MPU_Conf(void)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b084      	sub	sp, #16
 800d2e0:	af00      	add	r7, sp, #0
  //Thanks, Keshikan! This solves the issues with accessing the SRAM in the D2 area properly. -JS
	//should test the different possible settings to see what works best while avoiding needing to manually clear the cache -JS

	MPU_Region_InitTypeDef MPU_InitStruct;

	  HAL_MPU_Disable();
 800d2e2:	f7f4 fc4b 	bl	8001b7c <HAL_MPU_Disable>

	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800d2e6:	2301      	movs	r3, #1
 800d2e8:	703b      	strb	r3, [r7, #0]

	  //D2 Domain�SRAM1
	  MPU_InitStruct.BaseAddress = 0x30000000;
 800d2ea:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800d2ee:	607b      	str	r3, [r7, #4]
	  // So a buffer size for read/write of 4096 would take up 64k = 4096*8 * 2 (read and write).
	  // I increased that to 256k so that there would be room for the ADC knob inputs and other peripherals that might require DMA access.
	  // we have a total of 256k in SRAM1 (128k, 0x30000000-0x30020000) and SRAM2 (128k, 0x30020000-0x3004000) of D2 domain.
	  // There is an SRAM3 in D2 domain as well (32k, 0x30040000-0x3004800) that is currently not mapped by the MPU (memory protection unit) controller.

	  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 800d2f0:	2311      	movs	r3, #17
 800d2f2:	723b      	strb	r3, [r7, #8]

	  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800d2f4:	2303      	movs	r3, #3
 800d2f6:	72fb      	strb	r3, [r7, #11]

	  //AN4838
	  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	72bb      	strb	r3, [r7, #10]
	  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	73bb      	strb	r3, [r7, #14]
	  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800d300:	2300      	movs	r3, #0
 800d302:	73fb      	strb	r3, [r7, #15]
	  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800d304:	2300      	movs	r3, #0
 800d306:	737b      	strb	r3, [r7, #13]
//	  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
//	  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
//	  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;


	  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800d308:	2300      	movs	r3, #0
 800d30a:	707b      	strb	r3, [r7, #1]

	  MPU_InitStruct.SubRegionDisable = 0x00;
 800d30c:	2300      	movs	r3, #0
 800d30e:	727b      	strb	r3, [r7, #9]


	  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800d310:	2301      	movs	r3, #1
 800d312:	733b      	strb	r3, [r7, #12]


	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800d314:	463b      	mov	r3, r7
 800d316:	4618      	mov	r0, r3
 800d318:	f7f4 fc64 	bl	8001be4 <HAL_MPU_ConfigRegion>


	  //now set up D3 domain RAM

	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800d31c:	2301      	movs	r3, #1
 800d31e:	703b      	strb	r3, [r7, #0]

	  //D3 Domain�SRAM
	  MPU_InitStruct.BaseAddress = 0x38000000;
 800d320:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 800d324:	607b      	str	r3, [r7, #4]


	  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 800d326:	230f      	movs	r3, #15
 800d328:	723b      	strb	r3, [r7, #8]

	  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800d32a:	2303      	movs	r3, #3
 800d32c:	72fb      	strb	r3, [r7, #11]

	  //AN4838
	  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800d32e:	2301      	movs	r3, #1
 800d330:	72bb      	strb	r3, [r7, #10]
	  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800d332:	2301      	movs	r3, #1
 800d334:	73bb      	strb	r3, [r7, #14]
	  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800d336:	2301      	movs	r3, #1
 800d338:	73fb      	strb	r3, [r7, #15]
	  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800d33a:	2301      	movs	r3, #1
 800d33c:	737b      	strb	r3, [r7, #13]
 //	  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 //	  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 //	  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;


	  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800d33e:	2301      	movs	r3, #1
 800d340:	707b      	strb	r3, [r7, #1]

	  MPU_InitStruct.SubRegionDisable = 0x00;
 800d342:	2300      	movs	r3, #0
 800d344:	727b      	strb	r3, [r7, #9]


	  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800d346:	2300      	movs	r3, #0
 800d348:	733b      	strb	r3, [r7, #12]


	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800d34a:	463b      	mov	r3, r7
 800d34c:	4618      	mov	r0, r3
 800d34e:	f7f4 fc49 	bl	8001be4 <HAL_MPU_ConfigRegion>


	  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800d352:	2004      	movs	r0, #4
 800d354:	f7f4 fc28 	bl	8001ba8 <HAL_MPU_Enable>
}
 800d358:	bf00      	nop
 800d35a:	3710      	adds	r7, #16
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}

0800d360 <attackDetect2>:
int sahArmed[NUM_ADC_CHANNELS];
int noteOnHappened[NUM_ADC_CHANNELS];
int delayCounter[NUM_ADC_CHANNELS];
int outOfThresh[NUM_ADC_CHANNELS];
float attackDetect2(int whichString, int tempInt)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b08e      	sub	sp, #56	; 0x38
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	6039      	str	r1, [r7, #0]
	float intoThresh = 0.0f;
 800d36a:	f04f 0300 	mov.w	r3, #0
 800d36e:	62bb      	str	r3, [r7, #40]	; 0x28
	float dbSmoothed = 0.0f;
 800d370:	f04f 0300 	mov.w	r3, #0
 800d374:	627b      	str	r3, [r7, #36]	; 0x24
	float dbSmoothed2 = 0.0f;
 800d376:	f04f 0300 	mov.w	r3, #0
 800d37a:	623b      	str	r3, [r7, #32]
	float Dsmoothed = 0.0f;
 800d37c:	f04f 0300 	mov.w	r3, #0
 800d380:	61fb      	str	r3, [r7, #28]
	float Dsmoothed2 = 0.0f;
 800d382:	f04f 0300 	mov.w	r3, #0
 800d386:	61bb      	str	r3, [r7, #24]
	float tempAbs = 0.0f;
 800d388:	f04f 0300 	mov.w	r3, #0
 800d38c:	617b      	str	r3, [r7, #20]

	float increment = 0.000755857898715f;
 800d38e:	4bab      	ldr	r3, [pc, #684]	; (800d63c <attackDetect2+0x2dc>)
 800d390:	613b      	str	r3, [r7, #16]
	float output = 0.0f;
 800d392:	f04f 0300 	mov.w	r3, #0
 800d396:	637b      	str	r3, [r7, #52]	; 0x34
	// turn it into floating point -1.0 to 1.0
	float tempSamp = (((float)tempInt - TWO_TO_15) * INV_TWO_TO_15);
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	ee07 3a90 	vmov	s15, r3
 800d39e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d3a2:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 800d640 <attackDetect2+0x2e0>
 800d3a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d3aa:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 800d644 <attackDetect2+0x2e4>
 800d3ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d3b2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	for (int k = 0; k < FILTER_ORDER; k++)
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d3ba:	e014      	b.n	800d3e6 <attackDetect2+0x86>
	{
		// a highpass filter, remove any slow moving signal (effectively centers the signal around zero and gets rid of the signal that isn't high frequency vibration) cutoff of 100Hz, // applied 8 times to get rid of a lot of low frequency bumbling around
		tempSamp = tHighpass_tick(&opticalHighpass[whichString + (NUM_STRINGS * k)], tempSamp);
 800d3bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d3be:	4613      	mov	r3, r2
 800d3c0:	009b      	lsls	r3, r3, #2
 800d3c2:	4413      	add	r3, r2
 800d3c4:	005b      	lsls	r3, r3, #1
 800d3c6:	461a      	mov	r2, r3
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	4413      	add	r3, r2
 800d3cc:	009b      	lsls	r3, r3, #2
 800d3ce:	4a9e      	ldr	r2, [pc, #632]	; (800d648 <attackDetect2+0x2e8>)
 800d3d0:	4413      	add	r3, r2
 800d3d2:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	f001 f9f4 	bl	800e7c4 <tHighpass_tick>
 800d3dc:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
	for (int k = 0; k < FILTER_ORDER; k++)
 800d3e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3e2:	3301      	adds	r3, #1
 800d3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3e8:	2b07      	cmp	r3, #7
 800d3ea:	dde7      	ble.n	800d3bc <attackDetect2+0x5c>
	}

	//lowpass filter to smooth it (cutoff at 1000 Hz)
	tempSamp = tVZFilter_tickEfficient(&opticalLowpass[whichString], tempSamp) * 1.5f;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	009b      	lsls	r3, r3, #2
 800d3f0:	4a96      	ldr	r2, [pc, #600]	; (800d64c <attackDetect2+0x2ec>)
 800d3f2:	4413      	add	r3, r2
 800d3f4:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	f001 fa75 	bl	800e8e8 <tVZFilter_tickEfficient>
 800d3fe:	eeb0 7a40 	vmov.f32	s14, s0
 800d402:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800d406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d40a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	float input = tempSamp;
 800d40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d410:	60fb      	str	r3, [r7, #12]
	noteOnHappened[whichString] = 0;
 800d412:	4a8f      	ldr	r2, [pc, #572]	; (800d650 <attackDetect2+0x2f0>)
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	2100      	movs	r1, #0
 800d418:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	//absolute value
	tempAbs = fabsf(input);
 800d41c:	edd7 7a03 	vldr	s15, [r7, #12]
 800d420:	eef0 7ae7 	vabs.f32	s15, s15
 800d424:	edc7 7a05 	vstr	s15, [r7, #20]
	//pastValues[whichString][whichVal%512] = tempAbs;

	// smoothed is a linear smoother that doesn't smooth if the sample is going up but smoothes over 1110 samples going down
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	009b      	lsls	r3, r3, #2
 800d42c:	4a89      	ldr	r2, [pc, #548]	; (800d654 <attackDetect2+0x2f4>)
 800d42e:	4413      	add	r3, r2
 800d430:	ed97 0a05 	vldr	s0, [r7, #20]
 800d434:	4618      	mov	r0, r3
 800d436:	f001 f91f 	bl	800e678 <tSlide_tick>
 800d43a:	ed87 0a07 	vstr	s0, [r7, #28]

	// smoothed2 takes smoothed value as input and smoothes over 500 samples if it's going up but doesn't smooth if it's going down
	Dsmoothed2  = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	009b      	lsls	r3, r3, #2
 800d442:	4a85      	ldr	r2, [pc, #532]	; (800d658 <attackDetect2+0x2f8>)
 800d444:	4413      	add	r3, r2
 800d446:	ed97 0a07 	vldr	s0, [r7, #28]
 800d44a:	4618      	mov	r0, r3
 800d44c:	f001 f914 	bl	800e678 <tSlide_tick>
 800d450:	ed87 0a06 	vstr	s0, [r7, #24]

	//convert linear amplitude to decibels (using a lookup table but it's just the standard atodb algorithm, clipped so it doesn't go below a lower threshold)
	dbSmoothed = LEAF_clip(-60.0f, atodbTable[(uint32_t)(Dsmoothed * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 800d454:	edd7 7a07 	vldr	s15, [r7, #28]
 800d458:	ed9f 7a80 	vldr	s14, [pc, #512]	; 800d65c <attackDetect2+0x2fc>
 800d45c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d460:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d464:	ee17 3a90 	vmov	r3, s15
 800d468:	4a7d      	ldr	r2, [pc, #500]	; (800d660 <attackDetect2+0x300>)
 800d46a:	009b      	lsls	r3, r3, #2
 800d46c:	4413      	add	r3, r2
 800d46e:	edd3 7a00 	vldr	s15, [r3]
 800d472:	eeb2 1a08 	vmov.f32	s2, #40	; 0x41400000  12.0
 800d476:	eef0 0a67 	vmov.f32	s1, s15
 800d47a:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 800d664 <attackDetect2+0x304>
 800d47e:	f001 fdaf 	bl	800efe0 <LEAF_clip>
 800d482:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	dbSmoothed2 = LEAF_clip(-60.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 800d486:	edd7 7a06 	vldr	s15, [r7, #24]
 800d48a:	ed9f 7a74 	vldr	s14, [pc, #464]	; 800d65c <attackDetect2+0x2fc>
 800d48e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d492:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d496:	ee17 3a90 	vmov	r3, s15
 800d49a:	4a71      	ldr	r2, [pc, #452]	; (800d660 <attackDetect2+0x300>)
 800d49c:	009b      	lsls	r3, r3, #2
 800d49e:	4413      	add	r3, r2
 800d4a0:	edd3 7a00 	vldr	s15, [r3]
 800d4a4:	eeb2 1a08 	vmov.f32	s2, #40	; 0x41400000  12.0
 800d4a8:	eef0 0a67 	vmov.f32	s1, s15
 800d4ac:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800d664 <attackDetect2+0x304>
 800d4b0:	f001 fd96 	bl	800efe0 <LEAF_clip>
 800d4b4:	ed87 0a08 	vstr	s0, [r7, #32]
	intoThresh = dbSmoothed - dbSmoothed2;
 800d4b8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800d4bc:	edd7 7a08 	vldr	s15, [r7, #32]
 800d4c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d4c4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	//threshold detector turns on (gives a 1) when signal goes above 0.5 and off (gives a 0) when signal goes below 8.0 (to give some hysteresis)
	outOfThresh[whichString] = tThreshold_tick(&threshold[whichString], intoThresh);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	009b      	lsls	r3, r3, #2
 800d4cc:	4a66      	ldr	r2, [pc, #408]	; (800d668 <attackDetect2+0x308>)
 800d4ce:	4413      	add	r3, r2
 800d4d0:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f001 f835 	bl	800e544 <tThreshold_tick>
 800d4da:	4601      	mov	r1, r0
 800d4dc:	4a63      	ldr	r2, [pc, #396]	; (800d66c <attackDetect2+0x30c>)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


	if ((outOfThresh[whichString] > 0) && (previousOutOfThresh[whichString] == 0))
 800d4e4:	4a61      	ldr	r2, [pc, #388]	; (800d66c <attackDetect2+0x30c>)
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	dd0b      	ble.n	800d508 <attackDetect2+0x1a8>
 800d4f0:	4a5f      	ldr	r2, [pc, #380]	; (800d670 <attackDetect2+0x310>)
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d105      	bne.n	800d508 <attackDetect2+0x1a8>
	{
		outOfThreshPositiveChange[whichString] = 1;
 800d4fc:	4a5d      	ldr	r2, [pc, #372]	; (800d674 <attackDetect2+0x314>)
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2101      	movs	r1, #1
 800d502:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800d506:	e004      	b.n	800d512 <attackDetect2+0x1b2>
	}

	else
	{
		outOfThreshPositiveChange[whichString] = 0;
 800d508:	4a5a      	ldr	r2, [pc, #360]	; (800d674 <attackDetect2+0x314>)
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	2100      	movs	r1, #0
 800d50e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}

	previousOutOfThresh[whichString] = outOfThresh[whichString];
 800d512:	4a56      	ldr	r2, [pc, #344]	; (800d66c <attackDetect2+0x30c>)
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d51a:	4955      	ldr	r1, [pc, #340]	; (800d670 <attackDetect2+0x310>)
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



	//if you didn't get an attack within the last 1323 samples, and you got one now (because status counts down over 1323 samples)
	if ((status[whichString] <= 0.0f) && (outOfThreshPositiveChange[whichString] == 1))
 800d522:	4a55      	ldr	r2, [pc, #340]	; (800d678 <attackDetect2+0x318>)
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	009b      	lsls	r3, r3, #2
 800d528:	4413      	add	r3, r2
 800d52a:	edd3 7a00 	vldr	s15, [r3]
 800d52e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d536:	d81e      	bhi.n	800d576 <attackDetect2+0x216>
 800d538:	4a4e      	ldr	r2, [pc, #312]	; (800d674 <attackDetect2+0x314>)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d540:	2b01      	cmp	r3, #1
 800d542:	d118      	bne.n	800d576 <attackDetect2+0x216>
	{
		// this unfortunately makes it so we can't detect multiple plucks on different strings, but supresses the ghost plucks most of the time
		// status is a countdown noting that we have detected the start of a pluck and we can't pluck again until status has reaches zero.
		status[whichString] = 1.0f;
 800d544:	4a4c      	ldr	r2, [pc, #304]	; (800d678 <attackDetect2+0x318>)
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	009b      	lsls	r3, r3, #2
 800d54a:	4413      	add	r3, r2
 800d54c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800d550:	601a      	str	r2, [r3, #0]
		//status[1] = 1.0f;
		//status[2] = 1.0f;
		//status[3] = 1.0f;

		currentMaximum[whichString] = 0.0f;
 800d552:	4a4a      	ldr	r2, [pc, #296]	; (800d67c <attackDetect2+0x31c>)
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	009b      	lsls	r3, r3, #2
 800d558:	4413      	add	r3, r2
 800d55a:	f04f 0200 	mov.w	r2, #0
 800d55e:	601a      	str	r2, [r3, #0]

		// sah is the "Sample and Hold "- we are "arming" the sample and hold to preserve the maximum value... just a flag to know we are waiting for the "maximum" info
		sahArmed[whichString] = 1;
 800d560:	4a47      	ldr	r2, [pc, #284]	; (800d680 <attackDetect2+0x320>)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	2101      	movs	r1, #1
 800d566:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//delay counter waits 200 samples from beginning of pluck detection to try to ride to the peak
		delayCounter[whichString] = 200;
 800d56a:	4a46      	ldr	r2, [pc, #280]	; (800d684 <attackDetect2+0x324>)
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	21c8      	movs	r1, #200	; 0xc8
 800d570:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800d574:	e01a      	b.n	800d5ac <attackDetect2+0x24c>
	}

	else if (status[whichString] > 0.0f)
 800d576:	4a40      	ldr	r2, [pc, #256]	; (800d678 <attackDetect2+0x318>)
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	4413      	add	r3, r2
 800d57e:	edd3 7a00 	vldr	s15, [r3]
 800d582:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d58a:	dd0f      	ble.n	800d5ac <attackDetect2+0x24c>
	{
		status[whichString] = status[whichString] - (increment); //count down over 1232 samples
 800d58c:	4a3a      	ldr	r2, [pc, #232]	; (800d678 <attackDetect2+0x318>)
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	009b      	lsls	r3, r3, #2
 800d592:	4413      	add	r3, r2
 800d594:	ed93 7a00 	vldr	s14, [r3]
 800d598:	edd7 7a04 	vldr	s15, [r7, #16]
 800d59c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d5a0:	4a35      	ldr	r2, [pc, #212]	; (800d678 <attackDetect2+0x318>)
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	009b      	lsls	r3, r3, #2
 800d5a6:	4413      	add	r3, r2
 800d5a8:	edc3 7a00 	vstr	s15, [r3]
	}

	//if we believe a pluck has started and we are now watching to find the peak, keep track of the maximum
	if (tempAbs > currentMaximum[whichString])
 800d5ac:	4a33      	ldr	r2, [pc, #204]	; (800d67c <attackDetect2+0x31c>)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	009b      	lsls	r3, r3, #2
 800d5b2:	4413      	add	r3, r2
 800d5b4:	edd3 7a00 	vldr	s15, [r3]
 800d5b8:	ed97 7a05 	vldr	s14, [r7, #20]
 800d5bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d5c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5c4:	dd05      	ble.n	800d5d2 <attackDetect2+0x272>
	{
		currentMaximum[whichString] = tempAbs;
 800d5c6:	4a2d      	ldr	r2, [pc, #180]	; (800d67c <attackDetect2+0x31c>)
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	009b      	lsls	r3, r3, #2
 800d5cc:	4413      	add	r3, r2
 800d5ce:	697a      	ldr	r2, [r7, #20]
 800d5d0:	601a      	str	r2, [r3, #0]
	}

	// count down until we think we've got the maximum for sure
	if (delayCounter[whichString] > 0)
 800d5d2:	4a2c      	ldr	r2, [pc, #176]	; (800d684 <attackDetect2+0x324>)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	dd08      	ble.n	800d5f0 <attackDetect2+0x290>
	{
		delayCounter[whichString]--;
 800d5de:	4a29      	ldr	r2, [pc, #164]	; (800d684 <attackDetect2+0x324>)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5e6:	1e5a      	subs	r2, r3, #1
 800d5e8:	4926      	ldr	r1, [pc, #152]	; (800d684 <attackDetect2+0x324>)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	//if you waited some number of samples to ride to the peak, then now make a noteOn event
	if ((sahArmed[whichString] == 1) && (delayCounter[whichString] == 0))
 800d5f0:	4a23      	ldr	r2, [pc, #140]	; (800d680 <attackDetect2+0x320>)
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5f8:	2b01      	cmp	r3, #1
 800d5fa:	d116      	bne.n	800d62a <attackDetect2+0x2ca>
 800d5fc:	4a21      	ldr	r2, [pc, #132]	; (800d684 <attackDetect2+0x324>)
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d110      	bne.n	800d62a <attackDetect2+0x2ca>
	{
		//we got a note on - the amplitude is currentMaximum[whichString]
		//tADSR_on(&envelope[0], currentMaximum[whichString]);
		output = currentMaximum[whichString];
 800d608:	4a1c      	ldr	r2, [pc, #112]	; (800d67c <attackDetect2+0x31c>)
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	009b      	lsls	r3, r3, #2
 800d60e:	4413      	add	r3, r2
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800d614:	2201      	movs	r2, #1
 800d616:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d61a:	481b      	ldr	r0, [pc, #108]	; (800d688 <attackDetect2+0x328>)
 800d61c:	f7f7 f816 	bl	800464c <HAL_GPIO_WritePin>
		sahArmed[whichString] = 0;
 800d620:	4a17      	ldr	r2, [pc, #92]	; (800d680 <attackDetect2+0x320>)
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2100      	movs	r1, #0
 800d626:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}

	return output;
 800d62a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d62c:	ee07 3a90 	vmov	s15, r3
}
 800d630:	eeb0 0a67 	vmov.f32	s0, s15
 800d634:	3738      	adds	r7, #56	; 0x38
 800d636:	46bd      	mov	sp, r7
 800d638:	bd80      	pop	{r7, pc}
 800d63a:	bf00      	nop
 800d63c:	3a4624c4 	.word	0x3a4624c4
 800d640:	47000000 	.word	0x47000000
 800d644:	37fffffc 	.word	0x37fffffc
 800d648:	2000090c 	.word	0x2000090c
 800d64c:	2000d88c 	.word	0x2000d88c
 800d650:	2000ffc8 	.word	0x2000ffc8
 800d654:	2000fff0 	.word	0x2000fff0
 800d658:	2000d014 	.word	0x2000d014
 800d65c:	43ff8000 	.word	0x43ff8000
 800d660:	2000d08c 	.word	0x2000d08c
 800d664:	c2700000 	.word	0xc2700000
 800d668:	20000688 	.word	0x20000688
 800d66c:	2000d064 	.word	0x2000d064
 800d670:	2000d03c 	.word	0x2000d03c
 800d674:	2000c82c 	.word	0x2000c82c
 800d678:	20010018 	.word	0x20010018
 800d67c:	2000c894 	.word	0x2000c894
 800d680:	200008e0 	.word	0x200008e0
 800d684:	2000cd28 	.word	0x2000cd28
 800d688:	58020000 	.word	0x58020000

0800d68c <ADC_Frame>:
uint16_t stringTouchRH[NUM_ADC_CHANNELS];
int didPlucked[NUM_ADC_CHANNELS];
int stringSounding[NUM_ADC_CHANNELS];
float ad2Pluck[NUM_ADC_CHANNELS];
void ADC_Frame(int offset)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b086      	sub	sp, #24
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_11);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800d694:	2201      	movs	r2, #1
 800d696:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d69a:	4868      	ldr	r0, [pc, #416]	; (800d83c <ADC_Frame+0x1b0>)
 800d69c:	f7f6 ffd6 	bl	800464c <HAL_GPIO_WritePin>
	int changeHappened = 0;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	617b      	str	r3, [r7, #20]
	//sampRecords[currentSamp] = frameCount;
	//currentSamp++;
	for (int i = offset; i < ADC_FRAME_SIZE + offset; i++)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	613b      	str	r3, [r7, #16]
 800d6a8:	e0b0      	b.n	800d80c <ADC_Frame+0x180>
	{
		//for (int j = 0; j < NUM_ADC_CHANNELS; j++)
		for (int j = 0; j < 10; j++)
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	60fb      	str	r3, [r7, #12]
 800d6ae:	e0a6      	b.n	800d7fe <ADC_Frame+0x172>
		{
			int tempInt = ADC_values[(i*NUM_ADC_CHANNELS) + j];
 800d6b0:	693a      	ldr	r2, [r7, #16]
 800d6b2:	4613      	mov	r3, r2
 800d6b4:	009b      	lsls	r3, r3, #2
 800d6b6:	4413      	add	r3, r2
 800d6b8:	005b      	lsls	r3, r3, #1
 800d6ba:	461a      	mov	r2, r3
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	4413      	add	r3, r2
 800d6c0:	4a5f      	ldr	r2, [pc, #380]	; (800d840 <ADC_Frame+0x1b4>)
 800d6c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6c6:	60bb      	str	r3, [r7, #8]

			//didPlucked[j] = tPluckDetectorInt_tick(&myPluck[j], tempInt);
			ad2Pluck[j] = attackDetect2(j, tempInt);
 800d6c8:	68b9      	ldr	r1, [r7, #8]
 800d6ca:	68f8      	ldr	r0, [r7, #12]
 800d6cc:	f7ff fe48 	bl	800d360 <attackDetect2>
 800d6d0:	eef0 7a40 	vmov.f32	s15, s0
 800d6d4:	4a5b      	ldr	r2, [pc, #364]	; (800d844 <ADC_Frame+0x1b8>)
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	009b      	lsls	r3, r3, #2
 800d6da:	4413      	add	r3, r2
 800d6dc:	edc3 7a00 	vstr	s15, [r3]
			didPlucked[j] = (uint)LEAF_clip(0.0f,(ad2Pluck[j] * 65535.0f), 65535.0f);
 800d6e0:	4a58      	ldr	r2, [pc, #352]	; (800d844 <ADC_Frame+0x1b8>)
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	009b      	lsls	r3, r3, #2
 800d6e6:	4413      	add	r3, r2
 800d6e8:	edd3 7a00 	vldr	s15, [r3]
 800d6ec:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800d848 <ADC_Frame+0x1bc>
 800d6f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d6f4:	ed9f 1a54 	vldr	s2, [pc, #336]	; 800d848 <ADC_Frame+0x1bc>
 800d6f8:	eef0 0a67 	vmov.f32	s1, s15
 800d6fc:	ed9f 0a53 	vldr	s0, [pc, #332]	; 800d84c <ADC_Frame+0x1c0>
 800d700:	f001 fc6e 	bl	800efe0 <LEAF_clip>
 800d704:	eef0 7a40 	vmov.f32	s15, s0
 800d708:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d70c:	ee17 1a90 	vmov	r1, s15
 800d710:	4a4f      	ldr	r2, [pc, #316]	; (800d850 <ADC_Frame+0x1c4>)
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if (didPlucked[j] > 0)
 800d718:	4a4d      	ldr	r2, [pc, #308]	; (800d850 <ADC_Frame+0x1c4>)
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d720:	2b00      	cmp	r3, #0
 800d722:	dd22      	ble.n	800d76a <ADC_Frame+0xde>
			{
				SPI_PLUCK_TX[(j * 2)] = (didPlucked[j] >> 8);
 800d724:	4a4a      	ldr	r2, [pc, #296]	; (800d850 <ADC_Frame+0x1c4>)
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d72c:	121a      	asrs	r2, r3, #8
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	005b      	lsls	r3, r3, #1
 800d732:	b2d1      	uxtb	r1, r2
 800d734:	4a47      	ldr	r2, [pc, #284]	; (800d854 <ADC_Frame+0x1c8>)
 800d736:	54d1      	strb	r1, [r2, r3]
				SPI_PLUCK_TX[(j * 2) + 1] = (didPlucked[j] & 0xff);
 800d738:	4a45      	ldr	r2, [pc, #276]	; (800d850 <ADC_Frame+0x1c4>)
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	005b      	lsls	r3, r3, #1
 800d744:	3301      	adds	r3, #1
 800d746:	b2d1      	uxtb	r1, r2
 800d748:	4a42      	ldr	r2, [pc, #264]	; (800d854 <ADC_Frame+0x1c8>)
 800d74a:	54d1      	strb	r1, [r2, r3]
				//a pluck happened! send a message over SPI to the other ICs
				//TODO: a pluck message
				if (j == 0)
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d104      	bne.n	800d75c <ADC_Frame+0xd0>
				{

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800d752:	2201      	movs	r2, #1
 800d754:	2110      	movs	r1, #16
 800d756:	4840      	ldr	r0, [pc, #256]	; (800d858 <ADC_Frame+0x1cc>)
 800d758:	f7f6 ff78 	bl	800464c <HAL_GPIO_WritePin>
				SPI_PLUCK_TX[0] = j;
				SPI_PLUCK_TX[1] = (uint8_t) (didPlucked[j] >> 8); //low byte
				SPI_PLUCK_TX[2] = (uint8_t) (didPlucked[j] & 0xff); //low byte
				SPI_PLUCK_TX[3] = 0;
				*/
				changeHappened = 1;
 800d75c:	2301      	movs	r3, #1
 800d75e:	617b      	str	r3, [r7, #20]
				stringSounding[j] = 1;
 800d760:	4a3e      	ldr	r2, [pc, #248]	; (800d85c <ADC_Frame+0x1d0>)
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	2101      	movs	r1, #1
 800d766:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			//if (stringPositions[j] == 65535)
			//{
			//	stringPositions[j] = 0;
			//}
			//stringTouchLH[j] = (SPI_RX[8] >> j) & 1;
			if (j < 8)
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	2b07      	cmp	r3, #7
 800d76e:	dc0e      	bgt.n	800d78e <ADC_Frame+0x102>
			{
				stringTouchRH[j] = (SPI_RX[8] >> j) & 1;
 800d770:	4b3b      	ldr	r3, [pc, #236]	; (800d860 <ADC_Frame+0x1d4>)
 800d772:	7a1b      	ldrb	r3, [r3, #8]
 800d774:	461a      	mov	r2, r3
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	fa42 f303 	asr.w	r3, r2, r3
 800d77c:	b29b      	uxth	r3, r3
 800d77e:	f003 0301 	and.w	r3, r3, #1
 800d782:	b299      	uxth	r1, r3
 800d784:	4a37      	ldr	r2, [pc, #220]	; (800d864 <ADC_Frame+0x1d8>)
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800d78c:	e00e      	b.n	800d7ac <ADC_Frame+0x120>
			}
			else
			{
				stringTouchRH[j] = (SPI_RX[9] >> (j-8)) & 1;
 800d78e:	4b34      	ldr	r3, [pc, #208]	; (800d860 <ADC_Frame+0x1d4>)
 800d790:	7a5b      	ldrb	r3, [r3, #9]
 800d792:	461a      	mov	r2, r3
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	3b08      	subs	r3, #8
 800d798:	fa42 f303 	asr.w	r3, r2, r3
 800d79c:	b29b      	uxth	r3, r3
 800d79e:	f003 0301 	and.w	r3, r3, #1
 800d7a2:	b299      	uxth	r1, r3
 800d7a4:	4a2f      	ldr	r2, [pc, #188]	; (800d864 <ADC_Frame+0x1d8>)
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
			if ((stringTouchRH[j]) && (stringSounding[j]))
 800d7ac:	4a2d      	ldr	r2, [pc, #180]	; (800d864 <ADC_Frame+0x1d8>)
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d01f      	beq.n	800d7f8 <ADC_Frame+0x16c>
 800d7b8:	4a28      	ldr	r2, [pc, #160]	; (800d85c <ADC_Frame+0x1d0>)
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d019      	beq.n	800d7f8 <ADC_Frame+0x16c>
				SPI_PLUCK_TX[0] = j;
				SPI_PLUCK_TX[1] = 0;
				SPI_PLUCK_TX[2] = 0;
				SPI_PLUCK_TX[3] = 0;
				*/
				SPI_PLUCK_TX[(j * 2)] = 0;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	005b      	lsls	r3, r3, #1
 800d7c8:	4a22      	ldr	r2, [pc, #136]	; (800d854 <ADC_Frame+0x1c8>)
 800d7ca:	2100      	movs	r1, #0
 800d7cc:	54d1      	strb	r1, [r2, r3]
				SPI_PLUCK_TX[(j * 2) + 1] = 0;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	005b      	lsls	r3, r3, #1
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	4a1f      	ldr	r2, [pc, #124]	; (800d854 <ADC_Frame+0x1c8>)
 800d7d6:	2100      	movs	r1, #0
 800d7d8:	54d1      	strb	r1, [r2, r3]
				if (j == 0)
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d104      	bne.n	800d7ea <ADC_Frame+0x15e>
				{
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	2110      	movs	r1, #16
 800d7e4:	481c      	ldr	r0, [pc, #112]	; (800d858 <ADC_Frame+0x1cc>)
 800d7e6:	f7f6 ff31 	bl	800464c <HAL_GPIO_WritePin>

				}
				//HAL_SPI_Transmit_DMA(&hspi1, SPI_PLUCK_TX, 20);
				changeHappened = 1;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	617b      	str	r3, [r7, #20]
				stringSounding[j] = 0;
 800d7ee:	4a1b      	ldr	r2, [pc, #108]	; (800d85c <ADC_Frame+0x1d0>)
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	2100      	movs	r1, #0
 800d7f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int j = 0; j < 10; j++)
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	3301      	adds	r3, #1
 800d7fc:	60fb      	str	r3, [r7, #12]
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	2b09      	cmp	r3, #9
 800d802:	f77f af55 	ble.w	800d6b0 <ADC_Frame+0x24>
	for (int i = offset; i < ADC_FRAME_SIZE + offset; i++)
 800d806:	693b      	ldr	r3, [r7, #16]
 800d808:	3301      	adds	r3, #1
 800d80a:	613b      	str	r3, [r7, #16]
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	3304      	adds	r3, #4
 800d810:	693a      	ldr	r2, [r7, #16]
 800d812:	429a      	cmp	r2, r3
 800d814:	f6ff af49 	blt.w	800d6aa <ADC_Frame+0x1e>
			}
*/
		}

	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800d818:	2200      	movs	r2, #0
 800d81a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d81e:	4807      	ldr	r0, [pc, #28]	; (800d83c <ADC_Frame+0x1b0>)
 800d820:	f7f6 ff14 	bl	800464c <HAL_GPIO_WritePin>
	if (changeHappened)
 800d824:	697b      	ldr	r3, [r7, #20]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d004      	beq.n	800d834 <ADC_Frame+0x1a8>
	{
		HAL_SPI_Transmit_DMA(&hspi1, SPI_PLUCK_TX, 20);
 800d82a:	2214      	movs	r2, #20
 800d82c:	4909      	ldr	r1, [pc, #36]	; (800d854 <ADC_Frame+0x1c8>)
 800d82e:	480e      	ldr	r0, [pc, #56]	; (800d868 <ADC_Frame+0x1dc>)
 800d830:	f7fc fd5c 	bl	800a2ec <HAL_SPI_Transmit_DMA>
	}
}
 800d834:	bf00      	nop
 800d836:	3718      	adds	r7, #24
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}
 800d83c:	58020000 	.word	0x58020000
 800d840:	30004060 	.word	0x30004060
 800d844:	2000cfec 	.word	0x2000cfec
 800d848:	477fff00 	.word	0x477fff00
 800d84c:	00000000 	.word	0x00000000
 800d850:	2000ccdc 	.word	0x2000ccdc
 800d854:	30000040 	.word	0x30000040
 800d858:	58020400 	.word	0x58020400
 800d85c:	20000c84 	.word	0x20000c84
 800d860:	30000020 	.word	0x30000020
 800d864:	2000c854 	.word	0x2000c854
 800d868:	200107f4 	.word	0x200107f4

0800d86c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b082      	sub	sp, #8
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]


	ADC_Frame(ADC_FRAME_SIZE);
 800d874:	2004      	movs	r0, #4
 800d876:	f7ff ff09 	bl	800d68c <ADC_Frame>


}
 800d87a:	bf00      	nop
 800d87c:	3708      	adds	r7, #8
 800d87e:	46bd      	mov	sp, r7
 800d880:	bd80      	pop	{r7, pc}

0800d882 <HAL_ADC_ConvHalfCpltCallback>:
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800d882:	b580      	push	{r7, lr}
 800d884:	b082      	sub	sp, #8
 800d886:	af00      	add	r7, sp, #0
 800d888:	6078      	str	r0, [r7, #4]
	ADC_Frame(0);
 800d88a:	2000      	movs	r0, #0
 800d88c:	f7ff fefe 	bl	800d68c <ADC_Frame>
}
 800d890:	bf00      	nop
 800d892:	3708      	adds	r7, #8
 800d894:	46bd      	mov	sp, r7
 800d896:	bd80      	pop	{r7, pc}

0800d898 <HAL_SPI_RxCpltCallback>:
{

}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d898:	b480      	push	{r7}
 800d89a:	b083      	sub	sp, #12
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
}
 800d8a0:	bf00      	nop
 800d8a2:	370c      	adds	r7, #12
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8aa:	4770      	bx	lr

0800d8ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800d8b0:	bf00      	nop
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b8:	4770      	bx	lr
	...

0800d8bc <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	af00      	add	r7, sp, #0

  hrng.Instance = RNG;
 800d8c0:	4b07      	ldr	r3, [pc, #28]	; (800d8e0 <MX_RNG_Init+0x24>)
 800d8c2:	4a08      	ldr	r2, [pc, #32]	; (800d8e4 <MX_RNG_Init+0x28>)
 800d8c4:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800d8c6:	4b06      	ldr	r3, [pc, #24]	; (800d8e0 <MX_RNG_Init+0x24>)
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800d8cc:	4804      	ldr	r0, [pc, #16]	; (800d8e0 <MX_RNG_Init+0x24>)
 800d8ce:	f7f9 fe1d 	bl	800750c <HAL_RNG_Init>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d001      	beq.n	800d8dc <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800d8d8:	f7ff ffe8 	bl	800d8ac <Error_Handler>
  }

}
 800d8dc:	bf00      	nop
 800d8de:	bd80      	pop	{r7, pc}
 800d8e0:	20010440 	.word	0x20010440
 800d8e4:	48021800 	.word	0x48021800

0800d8e8 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 800d8e8:	b480      	push	{r7}
 800d8ea:	b085      	sub	sp, #20
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	4a0b      	ldr	r2, [pc, #44]	; (800d924 <HAL_RNG_MspInit+0x3c>)
 800d8f6:	4293      	cmp	r3, r2
 800d8f8:	d10e      	bne.n	800d918 <HAL_RNG_MspInit+0x30>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800d8fa:	4b0b      	ldr	r3, [pc, #44]	; (800d928 <HAL_RNG_MspInit+0x40>)
 800d8fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800d900:	4a09      	ldr	r2, [pc, #36]	; (800d928 <HAL_RNG_MspInit+0x40>)
 800d902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d906:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800d90a:	4b07      	ldr	r3, [pc, #28]	; (800d928 <HAL_RNG_MspInit+0x40>)
 800d90c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800d910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d914:	60fb      	str	r3, [r7, #12]
 800d916:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800d918:	bf00      	nop
 800d91a:	3714      	adds	r7, #20
 800d91c:	46bd      	mov	sp, r7
 800d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d922:	4770      	bx	lr
 800d924:	48021800 	.word	0x48021800
 800d928:	58024400 	.word	0x58024400

0800d92c <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 800d930:	4b2a      	ldr	r3, [pc, #168]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d932:	4a2b      	ldr	r2, [pc, #172]	; (800d9e0 <MX_SAI1_Init+0xb4>)
 800d934:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800d936:	4b29      	ldr	r3, [pc, #164]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d938:	2200      	movs	r2, #0
 800d93a:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800d93c:	4b27      	ldr	r3, [pc, #156]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d93e:	2200      	movs	r2, #0
 800d940:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800d942:	4b26      	ldr	r3, [pc, #152]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d944:	2200      	movs	r2, #0
 800d946:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800d948:	4b24      	ldr	r3, [pc, #144]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d94a:	2200      	movs	r2, #0
 800d94c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800d94e:	4b23      	ldr	r3, [pc, #140]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d950:	2201      	movs	r2, #1
 800d952:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800d954:	4b21      	ldr	r3, [pc, #132]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d956:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800d95a:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800d95c:	4b1f      	ldr	r3, [pc, #124]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d95e:	2200      	movs	r2, #0
 800d960:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800d962:	4b1e      	ldr	r3, [pc, #120]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d964:	2200      	movs	r2, #0
 800d966:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800d968:	4b1c      	ldr	r3, [pc, #112]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d96a:	2200      	movs	r2, #0
 800d96c:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800d96e:	4b1b      	ldr	r3, [pc, #108]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d970:	2200      	movs	r2, #0
 800d972:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 800d974:	2302      	movs	r3, #2
 800d976:	2202      	movs	r2, #2
 800d978:	2100      	movs	r1, #0
 800d97a:	4818      	ldr	r0, [pc, #96]	; (800d9dc <MX_SAI1_Init+0xb0>)
 800d97c:	f7f9 fe70 	bl	8007660 <HAL_SAI_InitProtocol>
 800d980:	4603      	mov	r3, r0
 800d982:	2b00      	cmp	r3, #0
 800d984:	d001      	beq.n	800d98a <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
 800d986:	f7ff ff91 	bl	800d8ac <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 800d98a:	4b16      	ldr	r3, [pc, #88]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d98c:	4a16      	ldr	r2, [pc, #88]	; (800d9e8 <MX_SAI1_Init+0xbc>)
 800d98e:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800d990:	4b14      	ldr	r3, [pc, #80]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d992:	2203      	movs	r2, #3
 800d994:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800d996:	4b13      	ldr	r3, [pc, #76]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d998:	2201      	movs	r2, #1
 800d99a:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800d99c:	4b11      	ldr	r3, [pc, #68]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d99e:	2200      	movs	r2, #0
 800d9a0:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800d9a2:	4b10      	ldr	r3, [pc, #64]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800d9a8:	4b0e      	ldr	r3, [pc, #56]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800d9ae:	4b0d      	ldr	r3, [pc, #52]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800d9b4:	4b0b      	ldr	r3, [pc, #44]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800d9ba:	4b0a      	ldr	r3, [pc, #40]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d9bc:	2200      	movs	r2, #0
 800d9be:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 800d9c0:	2302      	movs	r3, #2
 800d9c2:	2202      	movs	r2, #2
 800d9c4:	2100      	movs	r1, #0
 800d9c6:	4807      	ldr	r0, [pc, #28]	; (800d9e4 <MX_SAI1_Init+0xb8>)
 800d9c8:	f7f9 fe4a 	bl	8007660 <HAL_SAI_InitProtocol>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d001      	beq.n	800d9d6 <MX_SAI1_Init+0xaa>
  {
    Error_Handler();
 800d9d2:	f7ff ff6b 	bl	800d8ac <Error_Handler>
  }

}
 800d9d6:	bf00      	nop
 800d9d8:	bd80      	pop	{r7, pc}
 800d9da:	bf00      	nop
 800d9dc:	200105dc 	.word	0x200105dc
 800d9e0:	40015804 	.word	0x40015804
 800d9e4:	20010454 	.word	0x20010454
 800d9e8:	40015824 	.word	0x40015824

0800d9ec <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b08a      	sub	sp, #40	; 0x28
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	4a6f      	ldr	r2, [pc, #444]	; (800dbb8 <HAL_SAI_MspInit+0x1cc>)
 800d9fa:	4293      	cmp	r3, r2
 800d9fc:	d169      	bne.n	800dad2 <HAL_SAI_MspInit+0xe6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800d9fe:	4b6f      	ldr	r3, [pc, #444]	; (800dbbc <HAL_SAI_MspInit+0x1d0>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d10e      	bne.n	800da24 <HAL_SAI_MspInit+0x38>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800da06:	4b6e      	ldr	r3, [pc, #440]	; (800dbc0 <HAL_SAI_MspInit+0x1d4>)
 800da08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800da0c:	4a6c      	ldr	r2, [pc, #432]	; (800dbc0 <HAL_SAI_MspInit+0x1d4>)
 800da0e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800da12:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800da16:	4b6a      	ldr	r3, [pc, #424]	; (800dbc0 <HAL_SAI_MspInit+0x1d4>)
 800da18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800da1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800da20:	613b      	str	r3, [r7, #16]
 800da22:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 800da24:	4b65      	ldr	r3, [pc, #404]	; (800dbbc <HAL_SAI_MspInit+0x1d0>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	3301      	adds	r3, #1
 800da2a:	4a64      	ldr	r2, [pc, #400]	; (800dbbc <HAL_SAI_MspInit+0x1d0>)
 800da2c:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800da2e:	2374      	movs	r3, #116	; 0x74
 800da30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800da32:	2302      	movs	r3, #2
 800da34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da36:	2300      	movs	r3, #0
 800da38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800da3a:	2303      	movs	r3, #3
 800da3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800da3e:	2306      	movs	r3, #6
 800da40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800da42:	f107 0314 	add.w	r3, r7, #20
 800da46:	4619      	mov	r1, r3
 800da48:	485e      	ldr	r0, [pc, #376]	; (800dbc4 <HAL_SAI_MspInit+0x1d8>)
 800da4a:	f7f6 fc37 	bl	80042bc <HAL_GPIO_Init>

    /* Peripheral DMA init*/
    
    hdma_sai1_a.Instance = DMA1_Stream1;
 800da4e:	4b5e      	ldr	r3, [pc, #376]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da50:	4a5e      	ldr	r2, [pc, #376]	; (800dbcc <HAL_SAI_MspInit+0x1e0>)
 800da52:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 800da54:	4b5c      	ldr	r3, [pc, #368]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da56:	2257      	movs	r2, #87	; 0x57
 800da58:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800da5a:	4b5b      	ldr	r3, [pc, #364]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da5c:	2240      	movs	r2, #64	; 0x40
 800da5e:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800da60:	4b59      	ldr	r3, [pc, #356]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da62:	2200      	movs	r2, #0
 800da64:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800da66:	4b58      	ldr	r3, [pc, #352]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800da6c:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800da6e:	4b56      	ldr	r3, [pc, #344]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800da74:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800da76:	4b54      	ldr	r3, [pc, #336]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800da7c:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800da7e:	4b52      	ldr	r3, [pc, #328]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da80:	f44f 7280 	mov.w	r2, #256	; 0x100
 800da84:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_MEDIUM;
 800da86:	4b50      	ldr	r3, [pc, #320]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da88:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800da8c:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800da8e:	4b4e      	ldr	r3, [pc, #312]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da90:	2204      	movs	r2, #4
 800da92:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800da94:	4b4c      	ldr	r3, [pc, #304]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da96:	2200      	movs	r2, #0
 800da98:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 800da9a:	4b4b      	ldr	r3, [pc, #300]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800da9c:	2200      	movs	r2, #0
 800da9e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800daa0:	4b49      	ldr	r3, [pc, #292]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800daa2:	2200      	movs	r2, #0
 800daa4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 800daa6:	4848      	ldr	r0, [pc, #288]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800daa8:	f7f4 f8e0 	bl	8001c6c <HAL_DMA_Init>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d001      	beq.n	800dab6 <HAL_SAI_MspInit+0xca>
    {
      Error_Handler();
 800dab2:	f7ff fefb 	bl	800d8ac <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	4a43      	ldr	r2, [pc, #268]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800daba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800dabe:	4a42      	ldr	r2, [pc, #264]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	4a40      	ldr	r2, [pc, #256]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800dac8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800dacc:	4a3e      	ldr	r2, [pc, #248]	; (800dbc8 <HAL_SAI_MspInit+0x1dc>)
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6393      	str	r3, [r2, #56]	; 0x38
    }
    if(hsai->Instance==SAI1_Block_B)
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	4a3e      	ldr	r2, [pc, #248]	; (800dbd0 <HAL_SAI_MspInit+0x1e4>)
 800dad8:	4293      	cmp	r3, r2
 800dada:	d169      	bne.n	800dbb0 <HAL_SAI_MspInit+0x1c4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 800dadc:	4b37      	ldr	r3, [pc, #220]	; (800dbbc <HAL_SAI_MspInit+0x1d0>)
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d10e      	bne.n	800db02 <HAL_SAI_MspInit+0x116>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800dae4:	4b36      	ldr	r3, [pc, #216]	; (800dbc0 <HAL_SAI_MspInit+0x1d4>)
 800dae6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800daea:	4a35      	ldr	r2, [pc, #212]	; (800dbc0 <HAL_SAI_MspInit+0x1d4>)
 800daec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800daf0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800daf4:	4b32      	ldr	r3, [pc, #200]	; (800dbc0 <HAL_SAI_MspInit+0x1d4>)
 800daf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dafa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dafe:	60fb      	str	r3, [r7, #12]
 800db00:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 800db02:	4b2e      	ldr	r3, [pc, #184]	; (800dbbc <HAL_SAI_MspInit+0x1d0>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	3301      	adds	r3, #1
 800db08:	4a2c      	ldr	r2, [pc, #176]	; (800dbbc <HAL_SAI_MspInit+0x1d0>)
 800db0a:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE3     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800db0c:	2308      	movs	r3, #8
 800db0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800db10:	2302      	movs	r3, #2
 800db12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db14:	2300      	movs	r3, #0
 800db16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800db18:	2303      	movs	r3, #3
 800db1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800db1c:	2306      	movs	r3, #6
 800db1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800db20:	f107 0314 	add.w	r3, r7, #20
 800db24:	4619      	mov	r1, r3
 800db26:	4827      	ldr	r0, [pc, #156]	; (800dbc4 <HAL_SAI_MspInit+0x1d8>)
 800db28:	f7f6 fbc8 	bl	80042bc <HAL_GPIO_Init>

    /* Peripheral DMA init*/
    
    hdma_sai1_b.Instance = DMA1_Stream2;
 800db2c:	4b29      	ldr	r3, [pc, #164]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db2e:	4a2a      	ldr	r2, [pc, #168]	; (800dbd8 <HAL_SAI_MspInit+0x1ec>)
 800db30:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 800db32:	4b28      	ldr	r3, [pc, #160]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db34:	2258      	movs	r2, #88	; 0x58
 800db36:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800db38:	4b26      	ldr	r3, [pc, #152]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db3a:	2200      	movs	r2, #0
 800db3c:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800db3e:	4b25      	ldr	r3, [pc, #148]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db40:	2200      	movs	r2, #0
 800db42:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 800db44:	4b23      	ldr	r3, [pc, #140]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db46:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800db4a:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800db4c:	4b21      	ldr	r3, [pc, #132]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800db52:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800db54:	4b1f      	ldr	r3, [pc, #124]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800db5a:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 800db5c:	4b1d      	ldr	r3, [pc, #116]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800db62:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_MEDIUM;
 800db64:	4b1b      	ldr	r3, [pc, #108]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db66:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800db6a:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800db6c:	4b19      	ldr	r3, [pc, #100]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db6e:	2204      	movs	r2, #4
 800db70:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800db72:	4b18      	ldr	r3, [pc, #96]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db74:	2200      	movs	r2, #0
 800db76:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 800db78:	4b16      	ldr	r3, [pc, #88]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db7a:	2200      	movs	r2, #0
 800db7c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800db7e:	4b15      	ldr	r3, [pc, #84]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db80:	2200      	movs	r2, #0
 800db82:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 800db84:	4813      	ldr	r0, [pc, #76]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db86:	f7f4 f871 	bl	8001c6c <HAL_DMA_Init>
 800db8a:	4603      	mov	r3, r0
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d001      	beq.n	800db94 <HAL_SAI_MspInit+0x1a8>
    {
      Error_Handler();
 800db90:	f7ff fe8c 	bl	800d8ac <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	4a0f      	ldr	r2, [pc, #60]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800db9c:	4a0d      	ldr	r2, [pc, #52]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	4a0b      	ldr	r2, [pc, #44]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800dba6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800dbaa:	4a0a      	ldr	r2, [pc, #40]	; (800dbd4 <HAL_SAI_MspInit+0x1e8>)
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 800dbb0:	bf00      	nop
 800dbb2:	3728      	adds	r7, #40	; 0x28
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	bd80      	pop	{r7, pc}
 800dbb8:	40015804 	.word	0x40015804
 800dbbc:	200000a4 	.word	0x200000a4
 800dbc0:	58024400 	.word	0x58024400
 800dbc4:	58021000 	.word	0x58021000
 800dbc8:	200104ec 	.word	0x200104ec
 800dbcc:	40020028 	.word	0x40020028
 800dbd0:	40015824 	.word	0x40015824
 800dbd4:	20010564 	.word	0x20010564
 800dbd8:	40020040 	.word	0x40020040

0800dbdc <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b082      	sub	sp, #8
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800dbe6:	4b0b      	ldr	r3, [pc, #44]	; (800dc14 <SD_CheckStatus+0x38>)
 800dbe8:	2201      	movs	r2, #1
 800dbea:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800dbec:	f7fe fcee 	bl	800c5cc <BSP_SD_GetCardState>
 800dbf0:	4603      	mov	r3, r0
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d107      	bne.n	800dc06 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800dbf6:	4b07      	ldr	r3, [pc, #28]	; (800dc14 <SD_CheckStatus+0x38>)
 800dbf8:	781b      	ldrb	r3, [r3, #0]
 800dbfa:	b2db      	uxtb	r3, r3
 800dbfc:	f023 0301 	bic.w	r3, r3, #1
 800dc00:	b2da      	uxtb	r2, r3
 800dc02:	4b04      	ldr	r3, [pc, #16]	; (800dc14 <SD_CheckStatus+0x38>)
 800dc04:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800dc06:	4b03      	ldr	r3, [pc, #12]	; (800dc14 <SD_CheckStatus+0x38>)
 800dc08:	781b      	ldrb	r3, [r3, #0]
 800dc0a:	b2db      	uxtb	r3, r3
}
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	3708      	adds	r7, #8
 800dc10:	46bd      	mov	sp, r7
 800dc12:	bd80      	pop	{r7, pc}
 800dc14:	20000005 	.word	0x20000005

0800dc18 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b082      	sub	sp, #8
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	4603      	mov	r3, r0
 800dc20:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 800dc22:	4b0b      	ldr	r3, [pc, #44]	; (800dc50 <SD_initialize+0x38>)
 800dc24:	2201      	movs	r2, #1
 800dc26:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800dc28:	f7fe fc6e 	bl	800c508 <BSP_SD_Init>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d107      	bne.n	800dc42 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800dc32:	79fb      	ldrb	r3, [r7, #7]
 800dc34:	4618      	mov	r0, r3
 800dc36:	f7ff ffd1 	bl	800dbdc <SD_CheckStatus>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	461a      	mov	r2, r3
 800dc3e:	4b04      	ldr	r3, [pc, #16]	; (800dc50 <SD_initialize+0x38>)
 800dc40:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800dc42:	4b03      	ldr	r3, [pc, #12]	; (800dc50 <SD_initialize+0x38>)
 800dc44:	781b      	ldrb	r3, [r3, #0]
 800dc46:	b2db      	uxtb	r3, r3
}
 800dc48:	4618      	mov	r0, r3
 800dc4a:	3708      	adds	r7, #8
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}
 800dc50:	20000005 	.word	0x20000005

0800dc54 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b082      	sub	sp, #8
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800dc5e:	79fb      	ldrb	r3, [r7, #7]
 800dc60:	4618      	mov	r0, r3
 800dc62:	f7ff ffbb 	bl	800dbdc <SD_CheckStatus>
 800dc66:	4603      	mov	r3, r0
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	3708      	adds	r7, #8
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}

0800dc70 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b086      	sub	sp, #24
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	60b9      	str	r1, [r7, #8]
 800dc78:	607a      	str	r2, [r7, #4]
 800dc7a:	603b      	str	r3, [r7, #0]
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800dc80:	2301      	movs	r3, #1
 800dc82:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800dc84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dc88:	683a      	ldr	r2, [r7, #0]
 800dc8a:	6879      	ldr	r1, [r7, #4]
 800dc8c:	68b8      	ldr	r0, [r7, #8]
 800dc8e:	f7fe fc61 	bl	800c554 <BSP_SD_ReadBlocks>
 800dc92:	4603      	mov	r3, r0
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d107      	bne.n	800dca8 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800dc98:	bf00      	nop
 800dc9a:	f7fe fc97 	bl	800c5cc <BSP_SD_GetCardState>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d1fa      	bne.n	800dc9a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800dca4:	2300      	movs	r3, #0
 800dca6:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800dca8:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcaa:	4618      	mov	r0, r3
 800dcac:	3718      	adds	r7, #24
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	bd80      	pop	{r7, pc}

0800dcb2 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800dcb2:	b580      	push	{r7, lr}
 800dcb4:	b086      	sub	sp, #24
 800dcb6:	af00      	add	r7, sp, #0
 800dcb8:	60b9      	str	r1, [r7, #8]
 800dcba:	607a      	str	r2, [r7, #4]
 800dcbc:	603b      	str	r3, [r7, #0]
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800dcc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dcca:	683a      	ldr	r2, [r7, #0]
 800dccc:	6879      	ldr	r1, [r7, #4]
 800dcce:	68b8      	ldr	r0, [r7, #8]
 800dcd0:	f7fe fc5e 	bl	800c590 <BSP_SD_WriteBlocks>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d107      	bne.n	800dcea <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800dcda:	bf00      	nop
 800dcdc:	f7fe fc76 	bl	800c5cc <BSP_SD_GetCardState>
 800dce0:	4603      	mov	r3, r0
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d1fa      	bne.n	800dcdc <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800dce6:	2300      	movs	r3, #0
 800dce8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800dcea:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcec:	4618      	mov	r0, r3
 800dcee:	3718      	adds	r7, #24
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	bd80      	pop	{r7, pc}

0800dcf4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800dcf4:	b580      	push	{r7, lr}
 800dcf6:	b08c      	sub	sp, #48	; 0x30
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	603a      	str	r2, [r7, #0]
 800dcfe:	71fb      	strb	r3, [r7, #7]
 800dd00:	460b      	mov	r3, r1
 800dd02:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800dd04:	2301      	movs	r3, #1
 800dd06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800dd0a:	4b25      	ldr	r3, [pc, #148]	; (800dda0 <SD_ioctl+0xac>)
 800dd0c:	781b      	ldrb	r3, [r3, #0]
 800dd0e:	b2db      	uxtb	r3, r3
 800dd10:	f003 0301 	and.w	r3, r3, #1
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d001      	beq.n	800dd1c <SD_ioctl+0x28>
 800dd18:	2303      	movs	r3, #3
 800dd1a:	e03c      	b.n	800dd96 <SD_ioctl+0xa2>

  switch (cmd)
 800dd1c:	79bb      	ldrb	r3, [r7, #6]
 800dd1e:	2b03      	cmp	r3, #3
 800dd20:	d834      	bhi.n	800dd8c <SD_ioctl+0x98>
 800dd22:	a201      	add	r2, pc, #4	; (adr r2, 800dd28 <SD_ioctl+0x34>)
 800dd24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd28:	0800dd39 	.word	0x0800dd39
 800dd2c:	0800dd41 	.word	0x0800dd41
 800dd30:	0800dd59 	.word	0x0800dd59
 800dd34:	0800dd73 	.word	0x0800dd73
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800dd38:	2300      	movs	r3, #0
 800dd3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800dd3e:	e028      	b.n	800dd92 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800dd40:	f107 0308 	add.w	r3, r7, #8
 800dd44:	4618      	mov	r0, r3
 800dd46:	f7fe fc51 	bl	800c5ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800dd4a:	6a3a      	ldr	r2, [r7, #32]
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800dd50:	2300      	movs	r3, #0
 800dd52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800dd56:	e01c      	b.n	800dd92 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800dd58:	f107 0308 	add.w	r3, r7, #8
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	f7fe fc45 	bl	800c5ec <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800dd62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd64:	b29a      	uxth	r2, r3
 800dd66:	683b      	ldr	r3, [r7, #0]
 800dd68:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800dd70:	e00f      	b.n	800dd92 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800dd72:	f107 0308 	add.w	r3, r7, #8
 800dd76:	4618      	mov	r0, r3
 800dd78:	f7fe fc38 	bl	800c5ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800dd7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd7e:	0a5a      	lsrs	r2, r3, #9
 800dd80:	683b      	ldr	r3, [r7, #0]
 800dd82:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800dd84:	2300      	movs	r3, #0
 800dd86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800dd8a:	e002      	b.n	800dd92 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800dd8c:	2304      	movs	r3, #4
 800dd8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800dd92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3730      	adds	r7, #48	; 0x30
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd80      	pop	{r7, pc}
 800dd9e:	bf00      	nop
 800dda0:	20000005 	.word	0x20000005

0800dda4 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 800dda4:	b480      	push	{r7}
 800dda6:	af00      	add	r7, sp, #0

  hsd1.Instance = SDMMC1;
 800dda8:	4b0d      	ldr	r3, [pc, #52]	; (800dde0 <MX_SDMMC1_SD_Init+0x3c>)
 800ddaa:	4a0e      	ldr	r2, [pc, #56]	; (800dde4 <MX_SDMMC1_SD_Init+0x40>)
 800ddac:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800ddae:	4b0c      	ldr	r3, [pc, #48]	; (800dde0 <MX_SDMMC1_SD_Init+0x3c>)
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800ddb4:	4b0a      	ldr	r3, [pc, #40]	; (800dde0 <MX_SDMMC1_SD_Init+0x3c>)
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800ddba:	4b09      	ldr	r3, [pc, #36]	; (800dde0 <MX_SDMMC1_SD_Init+0x3c>)
 800ddbc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ddc0:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800ddc2:	4b07      	ldr	r3, [pc, #28]	; (800dde0 <MX_SDMMC1_SD_Init+0x3c>)
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 16;
 800ddc8:	4b05      	ldr	r3, [pc, #20]	; (800dde0 <MX_SDMMC1_SD_Init+0x3c>)
 800ddca:	2210      	movs	r2, #16
 800ddcc:	615a      	str	r2, [r3, #20]
  hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 800ddce:	4b04      	ldr	r3, [pc, #16]	; (800dde0 <MX_SDMMC1_SD_Init+0x3c>)
 800ddd0:	2201      	movs	r2, #1
 800ddd2:	619a      	str	r2, [r3, #24]

}
 800ddd4:	bf00      	nop
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dddc:	4770      	bx	lr
 800ddde:	bf00      	nop
 800dde0:	20010674 	.word	0x20010674
 800dde4:	52007000 	.word	0x52007000

0800dde8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b08a      	sub	sp, #40	; 0x28
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ddf0:	f107 0314 	add.w	r3, r7, #20
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	601a      	str	r2, [r3, #0]
 800ddf8:	605a      	str	r2, [r3, #4]
 800ddfa:	609a      	str	r2, [r3, #8]
 800ddfc:	60da      	str	r2, [r3, #12]
 800ddfe:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	4a2e      	ldr	r2, [pc, #184]	; (800dec0 <HAL_SD_MspInit+0xd8>)
 800de06:	4293      	cmp	r3, r2
 800de08:	d155      	bne.n	800deb6 <HAL_SD_MspInit+0xce>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800de0a:	4b2e      	ldr	r3, [pc, #184]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de0c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800de10:	4a2c      	ldr	r2, [pc, #176]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800de16:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 800de1a:	4b2a      	ldr	r3, [pc, #168]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de1c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800de20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800de24:	613b      	str	r3, [r7, #16]
 800de26:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800de28:	4b26      	ldr	r3, [pc, #152]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800de2e:	4a25      	ldr	r2, [pc, #148]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de30:	f043 0304 	orr.w	r3, r3, #4
 800de34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800de38:	4b22      	ldr	r3, [pc, #136]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800de3e:	f003 0304 	and.w	r3, r3, #4
 800de42:	60fb      	str	r3, [r7, #12]
 800de44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800de46:	4b1f      	ldr	r3, [pc, #124]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800de4c:	4a1d      	ldr	r2, [pc, #116]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de4e:	f043 0308 	orr.w	r3, r3, #8
 800de52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800de56:	4b1b      	ldr	r3, [pc, #108]	; (800dec4 <HAL_SD_MspInit+0xdc>)
 800de58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800de5c:	f003 0308 	and.w	r3, r3, #8
 800de60:	60bb      	str	r3, [r7, #8]
 800de62:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800de64:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800de68:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800de6a:	2302      	movs	r3, #2
 800de6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800de6e:	2301      	movs	r3, #1
 800de70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800de72:	2301      	movs	r3, #1
 800de74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800de76:	230c      	movs	r3, #12
 800de78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800de7a:	f107 0314 	add.w	r3, r7, #20
 800de7e:	4619      	mov	r1, r3
 800de80:	4811      	ldr	r0, [pc, #68]	; (800dec8 <HAL_SD_MspInit+0xe0>)
 800de82:	f7f6 fa1b 	bl	80042bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800de86:	2304      	movs	r3, #4
 800de88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800de8a:	2302      	movs	r3, #2
 800de8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800de8e:	2301      	movs	r3, #1
 800de90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800de92:	2301      	movs	r3, #1
 800de94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800de96:	230c      	movs	r3, #12
 800de98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800de9a:	f107 0314 	add.w	r3, r7, #20
 800de9e:	4619      	mov	r1, r3
 800dea0:	480a      	ldr	r0, [pc, #40]	; (800decc <HAL_SD_MspInit+0xe4>)
 800dea2:	f7f6 fa0b 	bl	80042bc <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 7, 0);
 800dea6:	2200      	movs	r2, #0
 800dea8:	2107      	movs	r1, #7
 800deaa:	2031      	movs	r0, #49	; 0x31
 800deac:	f7f3 fe31 	bl	8001b12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800deb0:	2031      	movs	r0, #49	; 0x31
 800deb2:	f7f3 fe48 	bl	8001b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 800deb6:	bf00      	nop
 800deb8:	3728      	adds	r7, #40	; 0x28
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}
 800debe:	bf00      	nop
 800dec0:	52007000 	.word	0x52007000
 800dec4:	58024400 	.word	0x58024400
 800dec8:	58020800 	.word	0x58020800
 800decc:	58020c00 	.word	0x58020c00

0800ded0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800ded4:	4b27      	ldr	r3, [pc, #156]	; (800df74 <MX_SPI1_Init+0xa4>)
 800ded6:	4a28      	ldr	r2, [pc, #160]	; (800df78 <MX_SPI1_Init+0xa8>)
 800ded8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800deda:	4b26      	ldr	r3, [pc, #152]	; (800df74 <MX_SPI1_Init+0xa4>)
 800dedc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800dee0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800dee2:	4b24      	ldr	r3, [pc, #144]	; (800df74 <MX_SPI1_Init+0xa4>)
 800dee4:	2200      	movs	r2, #0
 800dee6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800dee8:	4b22      	ldr	r3, [pc, #136]	; (800df74 <MX_SPI1_Init+0xa4>)
 800deea:	2207      	movs	r2, #7
 800deec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800deee:	4b21      	ldr	r3, [pc, #132]	; (800df74 <MX_SPI1_Init+0xa4>)
 800def0:	2200      	movs	r2, #0
 800def2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800def4:	4b1f      	ldr	r3, [pc, #124]	; (800df74 <MX_SPI1_Init+0xa4>)
 800def6:	2200      	movs	r2, #0
 800def8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800defa:	4b1e      	ldr	r3, [pc, #120]	; (800df74 <MX_SPI1_Init+0xa4>)
 800defc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800df00:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800df02:	4b1c      	ldr	r3, [pc, #112]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df04:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800df08:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800df0a:	4b1a      	ldr	r3, [pc, #104]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df0c:	2200      	movs	r2, #0
 800df0e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800df10:	4b18      	ldr	r3, [pc, #96]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df12:	2200      	movs	r2, #0
 800df14:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df16:	4b17      	ldr	r3, [pc, #92]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df18:	2200      	movs	r2, #0
 800df1a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800df1c:	4b15      	ldr	r3, [pc, #84]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df1e:	2200      	movs	r2, #0
 800df20:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800df22:	4b14      	ldr	r3, [pc, #80]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df24:	2200      	movs	r2, #0
 800df26:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800df28:	4b12      	ldr	r3, [pc, #72]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df2a:	2200      	movs	r2, #0
 800df2c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800df2e:	4b11      	ldr	r3, [pc, #68]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df30:	2200      	movs	r2, #0
 800df32:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800df34:	4b0f      	ldr	r3, [pc, #60]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df36:	2200      	movs	r2, #0
 800df38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800df3a:	4b0e      	ldr	r3, [pc, #56]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df3c:	2200      	movs	r2, #0
 800df3e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800df40:	4b0c      	ldr	r3, [pc, #48]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df42:	2200      	movs	r2, #0
 800df44:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800df46:	4b0b      	ldr	r3, [pc, #44]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df48:	2200      	movs	r2, #0
 800df4a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800df4c:	4b09      	ldr	r3, [pc, #36]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df4e:	2200      	movs	r2, #0
 800df50:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800df52:	4b08      	ldr	r3, [pc, #32]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df54:	2200      	movs	r2, #0
 800df56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800df58:	4b06      	ldr	r3, [pc, #24]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df5a:	2200      	movs	r2, #0
 800df5c:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800df5e:	4805      	ldr	r0, [pc, #20]	; (800df74 <MX_SPI1_Init+0xa4>)
 800df60:	f7fc f8cc 	bl	800a0fc <HAL_SPI_Init>
 800df64:	4603      	mov	r3, r0
 800df66:	2b00      	cmp	r3, #0
 800df68:	d001      	beq.n	800df6e <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 800df6a:	f7ff fc9f 	bl	800d8ac <Error_Handler>
  }

}
 800df6e:	bf00      	nop
 800df70:	bd80      	pop	{r7, pc}
 800df72:	bf00      	nop
 800df74:	200107f4 	.word	0x200107f4
 800df78:	40013000 	.word	0x40013000

0800df7c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800df80:	4b24      	ldr	r3, [pc, #144]	; (800e014 <MX_SPI2_Init+0x98>)
 800df82:	4a25      	ldr	r2, [pc, #148]	; (800e018 <MX_SPI2_Init+0x9c>)
 800df84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800df86:	4b23      	ldr	r3, [pc, #140]	; (800e014 <MX_SPI2_Init+0x98>)
 800df88:	2200      	movs	r2, #0
 800df8a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800df8c:	4b21      	ldr	r3, [pc, #132]	; (800e014 <MX_SPI2_Init+0x98>)
 800df8e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800df92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800df94:	4b1f      	ldr	r3, [pc, #124]	; (800e014 <MX_SPI2_Init+0x98>)
 800df96:	2207      	movs	r2, #7
 800df98:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800df9a:	4b1e      	ldr	r3, [pc, #120]	; (800e014 <MX_SPI2_Init+0x98>)
 800df9c:	2200      	movs	r2, #0
 800df9e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dfa0:	4b1c      	ldr	r3, [pc, #112]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfa2:	2200      	movs	r2, #0
 800dfa4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800dfa6:	4b1b      	ldr	r3, [pc, #108]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dfac:	4b19      	ldr	r3, [pc, #100]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfae:	2200      	movs	r2, #0
 800dfb0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800dfb2:	4b18      	ldr	r3, [pc, #96]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dfb8:	4b16      	ldr	r3, [pc, #88]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfba:	2200      	movs	r2, #0
 800dfbc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800dfbe:	4b15      	ldr	r3, [pc, #84]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800dfc4:	4b13      	ldr	r3, [pc, #76]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800dfca:	4b12      	ldr	r3, [pc, #72]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfcc:	2200      	movs	r2, #0
 800dfce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800dfd0:	4b10      	ldr	r3, [pc, #64]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800dfd6:	4b0f      	ldr	r3, [pc, #60]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfd8:	2200      	movs	r2, #0
 800dfda:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800dfdc:	4b0d      	ldr	r3, [pc, #52]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfde:	2200      	movs	r2, #0
 800dfe0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800dfe2:	4b0c      	ldr	r3, [pc, #48]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800dfe8:	4b0a      	ldr	r3, [pc, #40]	; (800e014 <MX_SPI2_Init+0x98>)
 800dfea:	2200      	movs	r2, #0
 800dfec:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800dfee:	4b09      	ldr	r3, [pc, #36]	; (800e014 <MX_SPI2_Init+0x98>)
 800dff0:	2200      	movs	r2, #0
 800dff2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800dff4:	4b07      	ldr	r3, [pc, #28]	; (800e014 <MX_SPI2_Init+0x98>)
 800dff6:	2200      	movs	r2, #0
 800dff8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800dffa:	4b06      	ldr	r3, [pc, #24]	; (800e014 <MX_SPI2_Init+0x98>)
 800dffc:	2200      	movs	r2, #0
 800dffe:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800e000:	4804      	ldr	r0, [pc, #16]	; (800e014 <MX_SPI2_Init+0x98>)
 800e002:	f7fc f87b 	bl	800a0fc <HAL_SPI_Init>
 800e006:	4603      	mov	r3, r0
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d001      	beq.n	800e010 <MX_SPI2_Init+0x94>
  {
    Error_Handler();
 800e00c:	f7ff fc4e 	bl	800d8ac <Error_Handler>
  }

}
 800e010:	bf00      	nop
 800e012:	bd80      	pop	{r7, pc}
 800e014:	200106f4 	.word	0x200106f4
 800e018:	40003800 	.word	0x40003800

0800e01c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b08c      	sub	sp, #48	; 0x30
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e024:	f107 031c 	add.w	r3, r7, #28
 800e028:	2200      	movs	r2, #0
 800e02a:	601a      	str	r2, [r3, #0]
 800e02c:	605a      	str	r2, [r3, #4]
 800e02e:	609a      	str	r2, [r3, #8]
 800e030:	60da      	str	r2, [r3, #12]
 800e032:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	4a88      	ldr	r2, [pc, #544]	; (800e25c <HAL_SPI_MspInit+0x240>)
 800e03a:	4293      	cmp	r3, r2
 800e03c:	f040 8096 	bne.w	800e16c <HAL_SPI_MspInit+0x150>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800e040:	4b87      	ldr	r3, [pc, #540]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e042:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e046:	4a86      	ldr	r2, [pc, #536]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e048:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e04c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800e050:	4b83      	ldr	r3, [pc, #524]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e052:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e056:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e05a:	61bb      	str	r3, [r7, #24]
 800e05c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800e05e:	4b80      	ldr	r3, [pc, #512]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e064:	4a7e      	ldr	r2, [pc, #504]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e066:	f043 0308 	orr.w	r3, r3, #8
 800e06a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800e06e:	4b7c      	ldr	r3, [pc, #496]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e074:	f003 0308 	and.w	r3, r3, #8
 800e078:	617b      	str	r3, [r7, #20]
 800e07a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800e07c:	4b78      	ldr	r3, [pc, #480]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e07e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e082:	4a77      	ldr	r2, [pc, #476]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e088:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800e08c:	4b74      	ldr	r3, [pc, #464]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e08e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e096:	613b      	str	r3, [r7, #16]
 800e098:	693b      	ldr	r3, [r7, #16]
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    PG10     ------> SPI1_NSS
    PG11     ------> SPI1_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800e09a:	2380      	movs	r3, #128	; 0x80
 800e09c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e09e:	2302      	movs	r3, #2
 800e0a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e0a6:	2302      	movs	r3, #2
 800e0a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800e0aa:	2305      	movs	r3, #5
 800e0ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e0ae:	f107 031c 	add.w	r3, r7, #28
 800e0b2:	4619      	mov	r1, r3
 800e0b4:	486b      	ldr	r0, [pc, #428]	; (800e264 <HAL_SPI_MspInit+0x248>)
 800e0b6:	f7f6 f901 	bl	80042bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e0ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e0be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e0c0:	2302      	movs	r3, #2
 800e0c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800e0cc:	2305      	movs	r3, #5
 800e0ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800e0d0:	f107 031c 	add.w	r3, r7, #28
 800e0d4:	4619      	mov	r1, r3
 800e0d6:	4864      	ldr	r0, [pc, #400]	; (800e268 <HAL_SPI_MspInit+0x24c>)
 800e0d8:	f7f6 f8f0 	bl	80042bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800e0dc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800e0e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e0e2:	2302      	movs	r3, #2
 800e0e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e0ea:	2302      	movs	r3, #2
 800e0ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800e0ee:	2305      	movs	r3, #5
 800e0f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800e0f2:	f107 031c 	add.w	r3, r7, #28
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	485b      	ldr	r0, [pc, #364]	; (800e268 <HAL_SPI_MspInit+0x24c>)
 800e0fa:	f7f6 f8df 	bl	80042bc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream0;
 800e0fe:	4b5b      	ldr	r3, [pc, #364]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e100:	4a5b      	ldr	r2, [pc, #364]	; (800e270 <HAL_SPI_MspInit+0x254>)
 800e102:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800e104:	4b59      	ldr	r3, [pc, #356]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e106:	2226      	movs	r2, #38	; 0x26
 800e108:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e10a:	4b58      	ldr	r3, [pc, #352]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e10c:	2240      	movs	r2, #64	; 0x40
 800e10e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e110:	4b56      	ldr	r3, [pc, #344]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e112:	2200      	movs	r2, #0
 800e114:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800e116:	4b55      	ldr	r3, [pc, #340]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e118:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e11c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e11e:	4b53      	ldr	r3, [pc, #332]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e120:	2200      	movs	r2, #0
 800e122:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e124:	4b51      	ldr	r3, [pc, #324]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e126:	2200      	movs	r2, #0
 800e128:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800e12a:	4b50      	ldr	r3, [pc, #320]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e12c:	2200      	movs	r2, #0
 800e12e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800e130:	4b4e      	ldr	r3, [pc, #312]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e132:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800e136:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e138:	4b4c      	ldr	r3, [pc, #304]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e13a:	2200      	movs	r2, #0
 800e13c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800e13e:	484b      	ldr	r0, [pc, #300]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e140:	f7f3 fd94 	bl	8001c6c <HAL_DMA_Init>
 800e144:	4603      	mov	r3, r0
 800e146:	2b00      	cmp	r3, #0
 800e148:	d001      	beq.n	800e14e <HAL_SPI_MspInit+0x132>
    {
      Error_Handler();
 800e14a:	f7ff fbaf 	bl	800d8ac <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	4a46      	ldr	r2, [pc, #280]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e152:	679a      	str	r2, [r3, #120]	; 0x78
 800e154:	4a45      	ldr	r2, [pc, #276]	; (800e26c <HAL_SPI_MspInit+0x250>)
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 800e15a:	2200      	movs	r2, #0
 800e15c:	2102      	movs	r1, #2
 800e15e:	2023      	movs	r0, #35	; 0x23
 800e160:	f7f3 fcd7 	bl	8001b12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800e164:	2023      	movs	r0, #35	; 0x23
 800e166:	f7f3 fcee 	bl	8001b46 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800e16a:	e073      	b.n	800e254 <HAL_SPI_MspInit+0x238>
  else if(spiHandle->Instance==SPI2)
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	4a40      	ldr	r2, [pc, #256]	; (800e274 <HAL_SPI_MspInit+0x258>)
 800e172:	4293      	cmp	r3, r2
 800e174:	d16e      	bne.n	800e254 <HAL_SPI_MspInit+0x238>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800e176:	4b3a      	ldr	r3, [pc, #232]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e178:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e17c:	4a38      	ldr	r2, [pc, #224]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e17e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e182:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800e186:	4b36      	ldr	r3, [pc, #216]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e188:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e18c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e190:	60fb      	str	r3, [r7, #12]
 800e192:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e194:	4b32      	ldr	r3, [pc, #200]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e19a:	4a31      	ldr	r2, [pc, #196]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e19c:	f043 0302 	orr.w	r3, r3, #2
 800e1a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800e1a4:	4b2e      	ldr	r3, [pc, #184]	; (800e260 <HAL_SPI_MspInit+0x244>)
 800e1a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e1aa:	f003 0302 	and.w	r3, r3, #2
 800e1ae:	60bb      	str	r3, [r7, #8]
 800e1b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800e1b2:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800e1b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e1b8:	2302      	movs	r3, #2
 800e1ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e1bc:	2300      	movs	r3, #0
 800e1be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e1c0:	2302      	movs	r3, #2
 800e1c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800e1c4:	2305      	movs	r3, #5
 800e1c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e1c8:	f107 031c 	add.w	r3, r7, #28
 800e1cc:	4619      	mov	r1, r3
 800e1ce:	482a      	ldr	r0, [pc, #168]	; (800e278 <HAL_SPI_MspInit+0x25c>)
 800e1d0:	f7f6 f874 	bl	80042bc <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800e1d4:	4b29      	ldr	r3, [pc, #164]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e1d6:	4a2a      	ldr	r2, [pc, #168]	; (800e280 <HAL_SPI_MspInit+0x264>)
 800e1d8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 800e1da:	4b28      	ldr	r3, [pc, #160]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e1dc:	2227      	movs	r2, #39	; 0x27
 800e1de:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e1e0:	4b26      	ldr	r3, [pc, #152]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e1e6:	4b25      	ldr	r3, [pc, #148]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800e1ec:	4b23      	ldr	r3, [pc, #140]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e1ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e1f2:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e1f4:	4b21      	ldr	r3, [pc, #132]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e1fa:	4b20      	ldr	r3, [pc, #128]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800e200:	4b1e      	ldr	r3, [pc, #120]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e202:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e206:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800e208:	4b1c      	ldr	r3, [pc, #112]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e20a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e20e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800e210:	4b1a      	ldr	r3, [pc, #104]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e212:	2204      	movs	r2, #4
 800e214:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 800e216:	4b19      	ldr	r3, [pc, #100]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e218:	2201      	movs	r2, #1
 800e21a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 800e21c:	4b17      	ldr	r3, [pc, #92]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e21e:	2200      	movs	r2, #0
 800e220:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800e222:	4b16      	ldr	r3, [pc, #88]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e224:	2200      	movs	r2, #0
 800e226:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800e228:	4814      	ldr	r0, [pc, #80]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e22a:	f7f3 fd1f 	bl	8001c6c <HAL_DMA_Init>
 800e22e:	4603      	mov	r3, r0
 800e230:	2b00      	cmp	r3, #0
 800e232:	d001      	beq.n	800e238 <HAL_SPI_MspInit+0x21c>
      Error_Handler();
 800e234:	f7ff fb3a 	bl	800d8ac <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	4a10      	ldr	r2, [pc, #64]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e23c:	67da      	str	r2, [r3, #124]	; 0x7c
 800e23e:	4a0f      	ldr	r2, [pc, #60]	; (800e27c <HAL_SPI_MspInit+0x260>)
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 3, 0);
 800e244:	2200      	movs	r2, #0
 800e246:	2103      	movs	r1, #3
 800e248:	2024      	movs	r0, #36	; 0x24
 800e24a:	f7f3 fc62 	bl	8001b12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800e24e:	2024      	movs	r0, #36	; 0x24
 800e250:	f7f3 fc79 	bl	8001b46 <HAL_NVIC_EnableIRQ>
}
 800e254:	bf00      	nop
 800e256:	3730      	adds	r7, #48	; 0x30
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}
 800e25c:	40013000 	.word	0x40013000
 800e260:	58024400 	.word	0x58024400
 800e264:	58020c00 	.word	0x58020c00
 800e268:	58021800 	.word	0x58021800
 800e26c:	2001087c 	.word	0x2001087c
 800e270:	40020410 	.word	0x40020410
 800e274:	40003800 	.word	0x40003800
 800e278:	58020400 	.word	0x58020400
 800e27c:	2001077c 	.word	0x2001077c
 800e280:	40020058 	.word	0x40020058

0800e284 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e284:	b480      	push	{r7}
 800e286:	b083      	sub	sp, #12
 800e288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e28a:	4b0a      	ldr	r3, [pc, #40]	; (800e2b4 <HAL_MspInit+0x30>)
 800e28c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e290:	4a08      	ldr	r2, [pc, #32]	; (800e2b4 <HAL_MspInit+0x30>)
 800e292:	f043 0302 	orr.w	r3, r3, #2
 800e296:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800e29a:	4b06      	ldr	r3, [pc, #24]	; (800e2b4 <HAL_MspInit+0x30>)
 800e29c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e2a0:	f003 0302 	and.w	r3, r3, #2
 800e2a4:	607b      	str	r3, [r7, #4]
 800e2a6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e2a8:	bf00      	nop
 800e2aa:	370c      	adds	r7, #12
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b2:	4770      	bx	lr
 800e2b4:	58024400 	.word	0x58024400

0800e2b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e2b8:	b480      	push	{r7}
 800e2ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800e2bc:	bf00      	nop
 800e2be:	46bd      	mov	sp, r7
 800e2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c4:	4770      	bx	lr

0800e2c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e2c6:	b480      	push	{r7}
 800e2c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e2ca:	e7fe      	b.n	800e2ca <HardFault_Handler+0x4>

0800e2cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e2cc:	b480      	push	{r7}
 800e2ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e2d0:	e7fe      	b.n	800e2d0 <MemManage_Handler+0x4>

0800e2d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e2d2:	b480      	push	{r7}
 800e2d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e2d6:	e7fe      	b.n	800e2d6 <BusFault_Handler+0x4>

0800e2d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e2d8:	b480      	push	{r7}
 800e2da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e2dc:	e7fe      	b.n	800e2dc <UsageFault_Handler+0x4>

0800e2de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800e2de:	b480      	push	{r7}
 800e2e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800e2e2:	bf00      	nop
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ea:	4770      	bx	lr

0800e2ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e2ec:	b480      	push	{r7}
 800e2ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e2f0:	bf00      	nop
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f8:	4770      	bx	lr

0800e2fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800e2fa:	b480      	push	{r7}
 800e2fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800e2fe:	bf00      	nop
 800e300:	46bd      	mov	sp, r7
 800e302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e306:	4770      	bx	lr

0800e308 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e30c:	f7f2 f856 	bl	80003bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e310:	bf00      	nop
 800e312:	bd80      	pop	{r7, pc}

0800e314 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800e314:	b580      	push	{r7, lr}
 800e316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800e318:	4802      	ldr	r0, [pc, #8]	; (800e324 <DMA1_Stream0_IRQHandler+0x10>)
 800e31a:	f7f4 fcb1 	bl	8002c80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800e31e:	bf00      	nop
 800e320:	bd80      	pop	{r7, pc}
 800e322:	bf00      	nop
 800e324:	20000110 	.word	0x20000110

0800e328 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800e32c:	4802      	ldr	r0, [pc, #8]	; (800e338 <DMA1_Stream1_IRQHandler+0x10>)
 800e32e:	f7f4 fca7 	bl	8002c80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800e332:	bf00      	nop
 800e334:	bd80      	pop	{r7, pc}
 800e336:	bf00      	nop
 800e338:	200104ec 	.word	0x200104ec

0800e33c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 800e340:	4802      	ldr	r0, [pc, #8]	; (800e34c <DMA1_Stream2_IRQHandler+0x10>)
 800e342:	f7f4 fc9d 	bl	8002c80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800e346:	bf00      	nop
 800e348:	bd80      	pop	{r7, pc}
 800e34a:	bf00      	nop
 800e34c:	20010564 	.word	0x20010564

0800e350 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800e354:	4802      	ldr	r0, [pc, #8]	; (800e360 <DMA1_Stream3_IRQHandler+0x10>)
 800e356:	f7f4 fc93 	bl	8002c80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800e35a:	bf00      	nop
 800e35c:	bd80      	pop	{r7, pc}
 800e35e:	bf00      	nop
 800e360:	2001077c 	.word	0x2001077c

0800e364 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800e368:	4802      	ldr	r0, [pc, #8]	; (800e374 <SPI1_IRQHandler+0x10>)
 800e36a:	f7fc fc2b 	bl	800abc4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800e36e:	bf00      	nop
 800e370:	bd80      	pop	{r7, pc}
 800e372:	bf00      	nop
 800e374:	200107f4 	.word	0x200107f4

0800e378 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800e37c:	4802      	ldr	r0, [pc, #8]	; (800e388 <SPI2_IRQHandler+0x10>)
 800e37e:	f7fc fc21 	bl	800abc4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800e382:	bf00      	nop
 800e384:	bd80      	pop	{r7, pc}
 800e386:	bf00      	nop
 800e388:	200106f4 	.word	0x200106f4

0800e38c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 800e38c:	b580      	push	{r7, lr}
 800e38e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800e390:	4802      	ldr	r0, [pc, #8]	; (800e39c <SDMMC1_IRQHandler+0x10>)
 800e392:	f7fa fc21 	bl	8008bd8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800e396:	bf00      	nop
 800e398:	bd80      	pop	{r7, pc}
 800e39a:	bf00      	nop
 800e39c:	20010674 	.word	0x20010674

0800e3a0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800e3a4:	4802      	ldr	r0, [pc, #8]	; (800e3b0 <DMA2_Stream0_IRQHandler+0x10>)
 800e3a6:	f7f4 fc6b 	bl	8002c80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800e3aa:	bf00      	nop
 800e3ac:	bd80      	pop	{r7, pc}
 800e3ae:	bf00      	nop
 800e3b0:	2001087c 	.word	0x2001087c

0800e3b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800e3b4:	b480      	push	{r7}
 800e3b6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800e3b8:	4b29      	ldr	r3, [pc, #164]	; (800e460 <SystemInit+0xac>)
 800e3ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e3be:	4a28      	ldr	r2, [pc, #160]	; (800e460 <SystemInit+0xac>)
 800e3c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e3c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800e3c8:	4b26      	ldr	r3, [pc, #152]	; (800e464 <SystemInit+0xb0>)
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	4a25      	ldr	r2, [pc, #148]	; (800e464 <SystemInit+0xb0>)
 800e3ce:	f043 0301 	orr.w	r3, r3, #1
 800e3d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800e3d4:	4b23      	ldr	r3, [pc, #140]	; (800e464 <SystemInit+0xb0>)
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800e3da:	4b22      	ldr	r3, [pc, #136]	; (800e464 <SystemInit+0xb0>)
 800e3dc:	681a      	ldr	r2, [r3, #0]
 800e3de:	4921      	ldr	r1, [pc, #132]	; (800e464 <SystemInit+0xb0>)
 800e3e0:	4b21      	ldr	r3, [pc, #132]	; (800e468 <SystemInit+0xb4>)
 800e3e2:	4013      	ands	r3, r2
 800e3e4:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800e3e6:	4b1f      	ldr	r3, [pc, #124]	; (800e464 <SystemInit+0xb0>)
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800e3ec:	4b1d      	ldr	r3, [pc, #116]	; (800e464 <SystemInit+0xb0>)
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800e3f2:	4b1c      	ldr	r3, [pc, #112]	; (800e464 <SystemInit+0xb0>)
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 800e3f8:	4b1a      	ldr	r3, [pc, #104]	; (800e464 <SystemInit+0xb0>)
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 800e3fe:	4b19      	ldr	r3, [pc, #100]	; (800e464 <SystemInit+0xb0>)
 800e400:	2200      	movs	r2, #0
 800e402:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 800e404:	4b17      	ldr	r3, [pc, #92]	; (800e464 <SystemInit+0xb0>)
 800e406:	2200      	movs	r2, #0
 800e408:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800e40a:	4b16      	ldr	r3, [pc, #88]	; (800e464 <SystemInit+0xb0>)
 800e40c:	2200      	movs	r2, #0
 800e40e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 800e410:	4b14      	ldr	r3, [pc, #80]	; (800e464 <SystemInit+0xb0>)
 800e412:	2200      	movs	r2, #0
 800e414:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800e416:	4b13      	ldr	r3, [pc, #76]	; (800e464 <SystemInit+0xb0>)
 800e418:	2200      	movs	r2, #0
 800e41a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 800e41c:	4b11      	ldr	r3, [pc, #68]	; (800e464 <SystemInit+0xb0>)
 800e41e:	2200      	movs	r2, #0
 800e420:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800e422:	4b10      	ldr	r3, [pc, #64]	; (800e464 <SystemInit+0xb0>)
 800e424:	2200      	movs	r2, #0
 800e426:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800e428:	4b0e      	ldr	r3, [pc, #56]	; (800e464 <SystemInit+0xb0>)
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	4a0d      	ldr	r2, [pc, #52]	; (800e464 <SystemInit+0xb0>)
 800e42e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800e432:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800e434:	4b0b      	ldr	r3, [pc, #44]	; (800e464 <SystemInit+0xb0>)
 800e436:	2200      	movs	r2, #0
 800e438:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800e43a:	4b0c      	ldr	r3, [pc, #48]	; (800e46c <SystemInit+0xb8>)
 800e43c:	681a      	ldr	r2, [r3, #0]
 800e43e:	4b0c      	ldr	r3, [pc, #48]	; (800e470 <SystemInit+0xbc>)
 800e440:	4013      	ands	r3, r2
 800e442:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e446:	d202      	bcs.n	800e44e <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800e448:	4b0a      	ldr	r3, [pc, #40]	; (800e474 <SystemInit+0xc0>)
 800e44a:	2201      	movs	r2, #1
 800e44c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e44e:	4b04      	ldr	r3, [pc, #16]	; (800e460 <SystemInit+0xac>)
 800e450:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800e454:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800e456:	bf00      	nop
 800e458:	46bd      	mov	sp, r7
 800e45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45e:	4770      	bx	lr
 800e460:	e000ed00 	.word	0xe000ed00
 800e464:	58024400 	.word	0x58024400
 800e468:	eaf6ed7f 	.word	0xeaf6ed7f
 800e46c:	5c001000 	.word	0x5c001000
 800e470:	ffff0000 	.word	0xffff0000
 800e474:	51008108 	.word	0x51008108

0800e478 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800e478:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e4b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e47c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e47e:	e003      	b.n	800e488 <LoopCopyDataInit>

0800e480 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e480:	4b0c      	ldr	r3, [pc, #48]	; (800e4b4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e482:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e484:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e486:	3104      	adds	r1, #4

0800e488 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e488:	480b      	ldr	r0, [pc, #44]	; (800e4b8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e48a:	4b0c      	ldr	r3, [pc, #48]	; (800e4bc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e48c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e48e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e490:	d3f6      	bcc.n	800e480 <CopyDataInit>
  ldr  r2, =_sbss
 800e492:	4a0b      	ldr	r2, [pc, #44]	; (800e4c0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e494:	e002      	b.n	800e49c <LoopFillZerobss>

0800e496 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e496:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e498:	f842 3b04 	str.w	r3, [r2], #4

0800e49c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e49c:	4b09      	ldr	r3, [pc, #36]	; (800e4c4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e49e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e4a0:	d3f9      	bcc.n	800e496 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e4a2:	f7ff ff87 	bl	800e3b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e4a6:	f001 f8a5 	bl	800f5f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e4aa:	f7fe fc7f 	bl	800cdac <main>
  bx  lr    
 800e4ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800e4b0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e4b4:	080114cc 	.word	0x080114cc
  ldr  r0, =_sdata
 800e4b8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e4bc:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 800e4c0:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 800e4c4:	20010934 	.word	0x20010934

0800e4c8 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e4c8:	e7fe      	b.n	800e4c8 <ADC3_IRQHandler>
	...

0800e4cc <tThreshold_init>:
}



void tThreshold_init (tThreshold* const th, float low, float high)
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b084      	sub	sp, #16
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	60f8      	str	r0, [r7, #12]
 800e4d4:	ed87 0a02 	vstr	s0, [r7, #8]
 800e4d8:	edc7 0a01 	vstr	s1, [r7, #4]
	tThreshold_initToPool(th, low, high, &leaf.mempool);
 800e4dc:	4905      	ldr	r1, [pc, #20]	; (800e4f4 <tThreshold_init+0x28>)
 800e4de:	edd7 0a01 	vldr	s1, [r7, #4]
 800e4e2:	ed97 0a02 	vldr	s0, [r7, #8]
 800e4e6:	68f8      	ldr	r0, [r7, #12]
 800e4e8:	f000 f806 	bl	800e4f8 <tThreshold_initToPool>
}
 800e4ec:	bf00      	nop
 800e4ee:	3710      	adds	r7, #16
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	bd80      	pop	{r7, pc}
 800e4f4:	2001090c 	.word	0x2001090c

0800e4f8 <tThreshold_initToPool>:

void tThreshold_initToPool (tThreshold* const th, float low, float high, tMempool* const mp)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b086      	sub	sp, #24
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	60f8      	str	r0, [r7, #12]
 800e500:	ed87 0a02 	vstr	s0, [r7, #8]
 800e504:	edc7 0a01 	vstr	s1, [r7, #4]
 800e508:	6039      	str	r1, [r7, #0]
    _tMempool* m = *mp;
 800e50a:	683b      	ldr	r3, [r7, #0]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	617b      	str	r3, [r7, #20]
    _tThreshold* t = *th = (_tThreshold*) mpool_alloc(sizeof(_tThreshold), m);
 800e510:	6979      	ldr	r1, [r7, #20]
 800e512:	2010      	movs	r0, #16
 800e514:	f000 fe60 	bl	800f1d8 <mpool_alloc>
 800e518:	4602      	mov	r2, r0
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	601a      	str	r2, [r3, #0]
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	613b      	str	r3, [r7, #16]
    t->mempool = m;
 800e524:	693b      	ldr	r3, [r7, #16]
 800e526:	697a      	ldr	r2, [r7, #20]
 800e528:	601a      	str	r2, [r3, #0]
    
    t->highThresh = high;
 800e52a:	693b      	ldr	r3, [r7, #16]
 800e52c:	687a      	ldr	r2, [r7, #4]
 800e52e:	605a      	str	r2, [r3, #4]
    t->lowThresh = low;
 800e530:	693b      	ldr	r3, [r7, #16]
 800e532:	68ba      	ldr	r2, [r7, #8]
 800e534:	609a      	str	r2, [r3, #8]

    t->currentValue = 0;
 800e536:	693b      	ldr	r3, [r7, #16]
 800e538:	2200      	movs	r2, #0
 800e53a:	60da      	str	r2, [r3, #12]
}
 800e53c:	bf00      	nop
 800e53e:	3718      	adds	r7, #24
 800e540:	46bd      	mov	sp, r7
 800e542:	bd80      	pop	{r7, pc}

0800e544 <tThreshold_tick>:

    mpool_free((char*)t, t->mempool);
}

int tThreshold_tick(tThreshold* const th, float in)
{
 800e544:	b480      	push	{r7}
 800e546:	b085      	sub	sp, #20
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
 800e54c:	ed87 0a00 	vstr	s0, [r7]
    _tThreshold* t = *th;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	60fb      	str	r3, [r7, #12]

    if (in >= t->highThresh)
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	edd3 7a01 	vldr	s15, [r3, #4]
 800e55c:	ed97 7a00 	vldr	s14, [r7]
 800e560:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e568:	db03      	blt.n	800e572 <tThreshold_tick+0x2e>
    {
    	t->currentValue = 1;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	2201      	movs	r2, #1
 800e56e:	60da      	str	r2, [r3, #12]
 800e570:	e00c      	b.n	800e58c <tThreshold_tick+0x48>
    }
    else if (in <= t->lowThresh)
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	edd3 7a02 	vldr	s15, [r3, #8]
 800e578:	ed97 7a00 	vldr	s14, [r7]
 800e57c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e584:	d802      	bhi.n	800e58c <tThreshold_tick+0x48>
	{
    	t->currentValue = 0;
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	2200      	movs	r2, #0
 800e58a:	60da      	str	r2, [r3, #12]
	}

    return t->currentValue;
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	68db      	ldr	r3, [r3, #12]
}
 800e590:	4618      	mov	r0, r3
 800e592:	3714      	adds	r7, #20
 800e594:	46bd      	mov	sp, r7
 800e596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59a:	4770      	bx	lr

0800e59c <tSlide_init>:

//tSlide is based on the max/msp slide~ object
////

void    tSlide_init          (tSlide* const sl, float upSlide, float downSlide)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b084      	sub	sp, #16
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	60f8      	str	r0, [r7, #12]
 800e5a4:	ed87 0a02 	vstr	s0, [r7, #8]
 800e5a8:	edc7 0a01 	vstr	s1, [r7, #4]
    tSlide_initToPool    (sl, upSlide, downSlide, &leaf.mempool);
 800e5ac:	4905      	ldr	r1, [pc, #20]	; (800e5c4 <tSlide_init+0x28>)
 800e5ae:	edd7 0a01 	vldr	s1, [r7, #4]
 800e5b2:	ed97 0a02 	vldr	s0, [r7, #8]
 800e5b6:	68f8      	ldr	r0, [r7, #12]
 800e5b8:	f000 f806 	bl	800e5c8 <tSlide_initToPool>
}
 800e5bc:	bf00      	nop
 800e5be:	3710      	adds	r7, #16
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}
 800e5c4:	2001090c 	.word	0x2001090c

0800e5c8 <tSlide_initToPool>:

void    tSlide_initToPool    (tSlide* const sl, float upSlide, float downSlide, tMempool* const mp)
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	b086      	sub	sp, #24
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	60f8      	str	r0, [r7, #12]
 800e5d0:	ed87 0a02 	vstr	s0, [r7, #8]
 800e5d4:	edc7 0a01 	vstr	s1, [r7, #4]
 800e5d8:	6039      	str	r1, [r7, #0]
    _tMempool* m = *mp;
 800e5da:	683b      	ldr	r3, [r7, #0]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	617b      	str	r3, [r7, #20]
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 800e5e0:	6979      	ldr	r1, [r7, #20]
 800e5e2:	201c      	movs	r0, #28
 800e5e4:	f000 fdf8 	bl	800f1d8 <mpool_alloc>
 800e5e8:	4602      	mov	r2, r0
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	601a      	str	r2, [r3, #0]
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	613b      	str	r3, [r7, #16]
    s->mempool = m;
 800e5f4:	693b      	ldr	r3, [r7, #16]
 800e5f6:	697a      	ldr	r2, [r7, #20]
 800e5f8:	601a      	str	r2, [r3, #0]
    
    s->prevIn = 0.0f;
 800e5fa:	693b      	ldr	r3, [r7, #16]
 800e5fc:	f04f 0200 	mov.w	r2, #0
 800e600:	60da      	str	r2, [r3, #12]
    s->currentOut = 0.0f;
 800e602:	693b      	ldr	r3, [r7, #16]
 800e604:	f04f 0200 	mov.w	r2, #0
 800e608:	609a      	str	r2, [r3, #8]
    s->prevOut = 0.0f;
 800e60a:	693b      	ldr	r3, [r7, #16]
 800e60c:	f04f 0200 	mov.w	r2, #0
 800e610:	605a      	str	r2, [r3, #4]
    s->dest = 0.0f;
 800e612:	693b      	ldr	r3, [r7, #16]
 800e614:	f04f 0200 	mov.w	r2, #0
 800e618:	619a      	str	r2, [r3, #24]
    if (upSlide < 1.0f)
 800e61a:	edd7 7a02 	vldr	s15, [r7, #8]
 800e61e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e622:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e62a:	d502      	bpl.n	800e632 <tSlide_initToPool+0x6a>
    {
        upSlide = 1.0f;
 800e62c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800e630:	60bb      	str	r3, [r7, #8]
    }

    if (downSlide < 1.0f)
 800e632:	edd7 7a01 	vldr	s15, [r7, #4]
 800e636:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e63a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e63e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e642:	d502      	bpl.n	800e64a <tSlide_initToPool+0x82>
    {
        downSlide = 1.0f;
 800e644:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800e648:	607b      	str	r3, [r7, #4]
    }
    s->invUpSlide = 1.0f / upSlide;
 800e64a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e64e:	ed97 7a02 	vldr	s14, [r7, #8]
 800e652:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e656:	693b      	ldr	r3, [r7, #16]
 800e658:	edc3 7a04 	vstr	s15, [r3, #16]
    s->invDownSlide = 1.0f / downSlide;
 800e65c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e660:	ed97 7a01 	vldr	s14, [r7, #4]
 800e664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e668:	693b      	ldr	r3, [r7, #16]
 800e66a:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800e66e:	bf00      	nop
 800e670:	3718      	adds	r7, #24
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}
	...

0800e678 <tSlide_tick>:
    s->prevOut = s->currentOut;
    return s->currentOut;
}

float tSlide_tick(tSlide* const sl, float in)
{
 800e678:	b480      	push	{r7}
 800e67a:	b085      	sub	sp, #20
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
 800e680:	ed87 0a00 	vstr	s0, [r7]
    _tSlide* s = *sl;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	60fb      	str	r3, [r7, #12]


    if (in >= s->prevOut)
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	edd3 7a01 	vldr	s15, [r3, #4]
 800e690:	ed97 7a00 	vldr	s14, [r7]
 800e694:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e69c:	db14      	blt.n	800e6c8 <tSlide_tick+0x50>
    {
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invUpSlide);
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	ed93 7a01 	vldr	s14, [r3, #4]
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	edd3 7a01 	vldr	s15, [r3, #4]
 800e6aa:	edd7 6a00 	vldr	s13, [r7]
 800e6ae:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	edd3 7a04 	vldr	s15, [r3, #16]
 800e6b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e6bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	edc3 7a02 	vstr	s15, [r3, #8]
 800e6c6:	e013      	b.n	800e6f0 <tSlide_tick+0x78>
    }
    else
    {
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invDownSlide);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	ed93 7a01 	vldr	s14, [r3, #4]
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	edd3 7a01 	vldr	s15, [r3, #4]
 800e6d4:	edd7 6a00 	vldr	s13, [r7]
 800e6d8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	edd3 7a05 	vldr	s15, [r3, #20]
 800e6e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e6e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	edc3 7a02 	vstr	s15, [r3, #8]
    }
#ifdef NO_DENORMAL_CHECK
#else
    if (s->currentOut < VSF) s->currentOut = 0.0f;
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	edd3 7a02 	vldr	s15, [r3, #8]
 800e6f6:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800e730 <tSlide_tick+0xb8>
 800e6fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e6fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e702:	d503      	bpl.n	800e70c <tSlide_tick+0x94>
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	f04f 0200 	mov.w	r2, #0
 800e70a:	609a      	str	r2, [r3, #8]
#endif
    s->prevIn = in;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	683a      	ldr	r2, [r7, #0]
 800e710:	60da      	str	r2, [r3, #12]
    s->prevOut = s->currentOut;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	689a      	ldr	r2, [r3, #8]
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	605a      	str	r2, [r3, #4]
    return s->currentOut;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	689b      	ldr	r3, [r3, #8]
 800e71e:	ee07 3a90 	vmov	s15, r3
}
 800e722:	eeb0 0a67 	vmov.f32	s0, s15
 800e726:	3714      	adds	r7, #20
 800e728:	46bd      	mov	sp, r7
 800e72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72e:	4770      	bx	lr
 800e730:	006ce3ee 	.word	0x006ce3ee

0800e734 <tHighpass_init>:
    svf->a3 = svf->g * svf->a2;
}

/* Highpass */
void    tHighpass_init(tHighpass* const ft, float freq)
{
 800e734:	b580      	push	{r7, lr}
 800e736:	b082      	sub	sp, #8
 800e738:	af00      	add	r7, sp, #0
 800e73a:	6078      	str	r0, [r7, #4]
 800e73c:	ed87 0a00 	vstr	s0, [r7]
    tHighpass_initToPool(ft, freq, &leaf.mempool);
 800e740:	4904      	ldr	r1, [pc, #16]	; (800e754 <tHighpass_init+0x20>)
 800e742:	ed97 0a00 	vldr	s0, [r7]
 800e746:	6878      	ldr	r0, [r7, #4]
 800e748:	f000 f806 	bl	800e758 <tHighpass_initToPool>
}
 800e74c:	bf00      	nop
 800e74e:	3708      	adds	r7, #8
 800e750:	46bd      	mov	sp, r7
 800e752:	bd80      	pop	{r7, pc}
 800e754:	2001090c 	.word	0x2001090c

0800e758 <tHighpass_initToPool>:

void    tHighpass_initToPool    (tHighpass* const ft, float freq, tMempool* const mp)
{
 800e758:	b580      	push	{r7, lr}
 800e75a:	b086      	sub	sp, #24
 800e75c:	af00      	add	r7, sp, #0
 800e75e:	60f8      	str	r0, [r7, #12]
 800e760:	ed87 0a02 	vstr	s0, [r7, #8]
 800e764:	6079      	str	r1, [r7, #4]
    _tMempool* m = *mp;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	617b      	str	r3, [r7, #20]
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 800e76c:	6979      	ldr	r1, [r7, #20]
 800e76e:	2014      	movs	r0, #20
 800e770:	f000 fdd8 	bl	800f324 <mpool_calloc>
 800e774:	4602      	mov	r2, r0
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	601a      	str	r2, [r3, #0]
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	613b      	str	r3, [r7, #16]
    f->mempool = m;
 800e780:	693b      	ldr	r3, [r7, #16]
 800e782:	697a      	ldr	r2, [r7, #20]
 800e784:	601a      	str	r2, [r3, #0]
    
    f->R = (1.0f - (freq * leaf.twoPiTimesInvSampleRate));
 800e786:	4b0e      	ldr	r3, [pc, #56]	; (800e7c0 <tHighpass_initToPool+0x68>)
 800e788:	ed93 7a03 	vldr	s14, [r3, #12]
 800e78c:	edd7 7a02 	vldr	s15, [r7, #8]
 800e790:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e794:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e79c:	693b      	ldr	r3, [r7, #16]
 800e79e:	edc3 7a03 	vstr	s15, [r3, #12]
    f->ys = 0.0f;
 800e7a2:	693b      	ldr	r3, [r7, #16]
 800e7a4:	f04f 0200 	mov.w	r2, #0
 800e7a8:	609a      	str	r2, [r3, #8]
    f->xs = 0.0f;
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	f04f 0200 	mov.w	r2, #0
 800e7b0:	605a      	str	r2, [r3, #4]
    
    f->frequency = freq;
 800e7b2:	693b      	ldr	r3, [r7, #16]
 800e7b4:	68ba      	ldr	r2, [r7, #8]
 800e7b6:	611a      	str	r2, [r3, #16]
}
 800e7b8:	bf00      	nop
 800e7ba:	3718      	adds	r7, #24
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	bd80      	pop	{r7, pc}
 800e7c0:	200108f4 	.word	0x200108f4

0800e7c4 <tHighpass_tick>:
    return f->frequency;
}

// From JOS DC Blocker
float   tHighpass_tick(tHighpass* const ft, float x)
{
 800e7c4:	b480      	push	{r7}
 800e7c6:	b085      	sub	sp, #20
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
 800e7cc:	ed87 0a00 	vstr	s0, [r7]
    _tHighpass* f = *ft;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	60fb      	str	r3, [r7, #12]
    f->ys = x - f->xs + f->R * f->ys;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	edd3 7a01 	vldr	s15, [r3, #4]
 800e7dc:	ed97 7a00 	vldr	s14, [r7]
 800e7e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	edd3 6a03 	vldr	s13, [r3, #12]
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	edd3 7a02 	vldr	s15, [r3, #8]
 800e7f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e7f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	edc3 7a02 	vstr	s15, [r3, #8]
    f->xs = x;
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	683a      	ldr	r2, [r7, #0]
 800e802:	605a      	str	r2, [r3, #4]
    return f->ys;
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	689b      	ldr	r3, [r3, #8]
 800e808:	ee07 3a90 	vmov	s15, r3
}
 800e80c:	eeb0 0a67 	vmov.f32	s0, s15
 800e810:	3714      	adds	r7, #20
 800e812:	46bd      	mov	sp, r7
 800e814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e818:	4770      	bx	lr
	...

0800e81c <tVZFilter_init>:
}

/////

void    tVZFilter_init           (tVZFilter* const vf, VZFilterType type, float freq, float bandWidth)
{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b084      	sub	sp, #16
 800e820:	af00      	add	r7, sp, #0
 800e822:	60f8      	str	r0, [r7, #12]
 800e824:	460b      	mov	r3, r1
 800e826:	ed87 0a01 	vstr	s0, [r7, #4]
 800e82a:	edc7 0a00 	vstr	s1, [r7]
 800e82e:	72fb      	strb	r3, [r7, #11]
    tVZFilter_initToPool(vf, type, freq, bandWidth, &leaf.mempool);
 800e830:	7afb      	ldrb	r3, [r7, #11]
 800e832:	4a06      	ldr	r2, [pc, #24]	; (800e84c <tVZFilter_init+0x30>)
 800e834:	edd7 0a00 	vldr	s1, [r7]
 800e838:	ed97 0a01 	vldr	s0, [r7, #4]
 800e83c:	4619      	mov	r1, r3
 800e83e:	68f8      	ldr	r0, [r7, #12]
 800e840:	f000 f806 	bl	800e850 <tVZFilter_initToPool>
}
 800e844:	bf00      	nop
 800e846:	3710      	adds	r7, #16
 800e848:	46bd      	mov	sp, r7
 800e84a:	bd80      	pop	{r7, pc}
 800e84c:	2001090c 	.word	0x2001090c

0800e850 <tVZFilter_initToPool>:

void    tVZFilter_initToPool     (tVZFilter* const vf, VZFilterType type, float freq, float bandWidth, tMempool* const mp)
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b088      	sub	sp, #32
 800e854:	af00      	add	r7, sp, #0
 800e856:	6178      	str	r0, [r7, #20]
 800e858:	460b      	mov	r3, r1
 800e85a:	ed87 0a03 	vstr	s0, [r7, #12]
 800e85e:	edc7 0a02 	vstr	s1, [r7, #8]
 800e862:	607a      	str	r2, [r7, #4]
 800e864:	74fb      	strb	r3, [r7, #19]
    _tMempool* m = *mp;
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	61fb      	str	r3, [r7, #28]
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 800e86c:	69f9      	ldr	r1, [r7, #28]
 800e86e:	2044      	movs	r0, #68	; 0x44
 800e870:	f000 fcb2 	bl	800f1d8 <mpool_alloc>
 800e874:	4602      	mov	r2, r0
 800e876:	697b      	ldr	r3, [r7, #20]
 800e878:	601a      	str	r2, [r3, #0]
 800e87a:	697b      	ldr	r3, [r7, #20]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	61bb      	str	r3, [r7, #24]
    f->mempool = m;
 800e880:	69bb      	ldr	r3, [r7, #24]
 800e882:	69fa      	ldr	r2, [r7, #28]
 800e884:	601a      	str	r2, [r3, #0]
    
    f->fc   = freq;
 800e886:	69bb      	ldr	r3, [r7, #24]
 800e888:	68fa      	ldr	r2, [r7, #12]
 800e88a:	629a      	str	r2, [r3, #40]	; 0x28
    f->type = type;
 800e88c:	69bb      	ldr	r3, [r7, #24]
 800e88e:	7cfa      	ldrb	r2, [r7, #19]
 800e890:	711a      	strb	r2, [r3, #4]
    f->G    = ONE_OVER_SQRT2;
 800e892:	69bb      	ldr	r3, [r7, #24]
 800e894:	4a11      	ldr	r2, [pc, #68]	; (800e8dc <tVZFilter_initToPool+0x8c>)
 800e896:	62da      	str	r2, [r3, #44]	; 0x2c
    f->invG    = 1.0f/ONE_OVER_SQRT2;
 800e898:	69bb      	ldr	r3, [r7, #24]
 800e89a:	4a11      	ldr	r2, [pc, #68]	; (800e8e0 <tVZFilter_initToPool+0x90>)
 800e89c:	631a      	str	r2, [r3, #48]	; 0x30
    f->B    = bandWidth;
 800e89e:	69bb      	ldr	r3, [r7, #24]
 800e8a0:	68ba      	ldr	r2, [r7, #8]
 800e8a2:	635a      	str	r2, [r3, #52]	; 0x34
    f->m    = 0.0f;
 800e8a4:	69bb      	ldr	r3, [r7, #24]
 800e8a6:	f04f 0200 	mov.w	r2, #0
 800e8aa:	639a      	str	r2, [r3, #56]	; 0x38
    f->s1 = 0.0f;
 800e8ac:	69bb      	ldr	r3, [r7, #24]
 800e8ae:	f04f 0200 	mov.w	r2, #0
 800e8b2:	609a      	str	r2, [r3, #8]
    f->s2 = 0.0f;
 800e8b4:	69bb      	ldr	r3, [r7, #24]
 800e8b6:	f04f 0200 	mov.w	r2, #0
 800e8ba:	60da      	str	r2, [r3, #12]
    f->sr = leaf.sampleRate;
 800e8bc:	4b09      	ldr	r3, [pc, #36]	; (800e8e4 <tVZFilter_initToPool+0x94>)
 800e8be:	681a      	ldr	r2, [r3, #0]
 800e8c0:	69bb      	ldr	r3, [r7, #24]
 800e8c2:	63da      	str	r2, [r3, #60]	; 0x3c
    f->inv_sr = leaf.invSampleRate;
 800e8c4:	4b07      	ldr	r3, [pc, #28]	; (800e8e4 <tVZFilter_initToPool+0x94>)
 800e8c6:	685a      	ldr	r2, [r3, #4]
 800e8c8:	69bb      	ldr	r3, [r7, #24]
 800e8ca:	641a      	str	r2, [r3, #64]	; 0x40
    tVZFilter_calcCoeffs(vf);
 800e8cc:	6978      	ldr	r0, [r7, #20]
 800e8ce:	f000 f88f 	bl	800e9f0 <tVZFilter_calcCoeffs>
}
 800e8d2:	bf00      	nop
 800e8d4:	3720      	adds	r7, #32
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	bd80      	pop	{r7, pc}
 800e8da:	bf00      	nop
 800e8dc:	3f3504f3 	.word	0x3f3504f3
 800e8e0:	3fb504f3 	.word	0x3fb504f3
 800e8e4:	200108f4 	.word	0x200108f4

0800e8e8 <tVZFilter_tickEfficient>:
    return f->cL*yL + f->cB*yB + f->cH*yH;

}

float   tVZFilter_tickEfficient             (tVZFilter* const vf, float in)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b087      	sub	sp, #28
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
 800e8f0:	ed87 0a00 	vstr	s0, [r7]
    _tVZFilter* f = *vf;
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	617b      	str	r3, [r7, #20]

    float yL, yB, yH;

    // compute highpass output via Eq. 5.1:
    yH = (in - f->R2*f->s1 - f->g*f->s1 - f->s2) * f->h;
 800e8fa:	697b      	ldr	r3, [r7, #20]
 800e8fc:	ed93 7a05 	vldr	s14, [r3, #20]
 800e900:	697b      	ldr	r3, [r7, #20]
 800e902:	edd3 7a02 	vldr	s15, [r3, #8]
 800e906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e90a:	ed97 7a00 	vldr	s14, [r7]
 800e90e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e912:	697b      	ldr	r3, [r7, #20]
 800e914:	edd3 6a04 	vldr	s13, [r3, #16]
 800e918:	697b      	ldr	r3, [r7, #20]
 800e91a:	edd3 7a02 	vldr	s15, [r3, #8]
 800e91e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e922:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e926:	697b      	ldr	r3, [r7, #20]
 800e928:	edd3 7a03 	vldr	s15, [r3, #12]
 800e92c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e930:	697b      	ldr	r3, [r7, #20]
 800e932:	edd3 7a06 	vldr	s15, [r3, #24]
 800e936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e93a:	edc7 7a04 	vstr	s15, [r7, #16]

    // compute bandpass output by applying 1st integrator to highpass output:
    yB = (f->g*yH) + f->s1;
 800e93e:	697b      	ldr	r3, [r7, #20]
 800e940:	ed93 7a04 	vldr	s14, [r3, #16]
 800e944:	edd7 7a04 	vldr	s15, [r7, #16]
 800e948:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e94c:	697b      	ldr	r3, [r7, #20]
 800e94e:	edd3 7a02 	vldr	s15, [r3, #8]
 800e952:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e956:	edc7 7a03 	vstr	s15, [r7, #12]
    f->s1 = f->g*yH + yB; // state update in 1st integrator
 800e95a:	697b      	ldr	r3, [r7, #20]
 800e95c:	ed93 7a04 	vldr	s14, [r3, #16]
 800e960:	edd7 7a04 	vldr	s15, [r7, #16]
 800e964:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e968:	edd7 7a03 	vldr	s15, [r7, #12]
 800e96c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	edc3 7a02 	vstr	s15, [r3, #8]

    // compute lowpass output by applying 2nd integrator to bandpass output:
    yL = (f->g*yB) + f->s2;
 800e976:	697b      	ldr	r3, [r7, #20]
 800e978:	ed93 7a04 	vldr	s14, [r3, #16]
 800e97c:	edd7 7a03 	vldr	s15, [r7, #12]
 800e980:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e984:	697b      	ldr	r3, [r7, #20]
 800e986:	edd3 7a03 	vldr	s15, [r3, #12]
 800e98a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e98e:	edc7 7a02 	vstr	s15, [r7, #8]
    f->s2 = f->g*yB + yL; // state update in 2nd integrator
 800e992:	697b      	ldr	r3, [r7, #20]
 800e994:	ed93 7a04 	vldr	s14, [r3, #16]
 800e998:	edd7 7a03 	vldr	s15, [r7, #12]
 800e99c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e9a0:	edd7 7a02 	vldr	s15, [r7, #8]
 800e9a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	edc3 7a03 	vstr	s15, [r3, #12]

    //instead of this:
    // y = g*x + s; // output computation
    // s = g*x + y; // state update

    return f->cL*yL + f->cB*yB + f->cH*yH;
 800e9ae:	697b      	ldr	r3, [r7, #20]
 800e9b0:	ed93 7a07 	vldr	s14, [r3, #28]
 800e9b4:	edd7 7a02 	vldr	s15, [r7, #8]
 800e9b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	edd3 6a08 	vldr	s13, [r3, #32]
 800e9c2:	edd7 7a03 	vldr	s15, [r7, #12]
 800e9c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e9ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e9ce:	697b      	ldr	r3, [r7, #20]
 800e9d0:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800e9d4:	edd7 7a04 	vldr	s15, [r7, #16]
 800e9d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e9dc:	ee77 7a27 	vadd.f32	s15, s14, s15

}
 800e9e0:	eeb0 0a67 	vmov.f32	s0, s15
 800e9e4:	371c      	adds	r7, #28
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ec:	4770      	bx	lr
	...

0800e9f0 <tVZFilter_calcCoeffs>:

}


void   tVZFilter_calcCoeffs           (tVZFilter* const vf)
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	ed2d 8b02 	vpush	{d8}
 800e9f6:	b08a      	sub	sp, #40	; 0x28
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]

    _tVZFilter* f = *vf;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	627b      	str	r3, [r7, #36]	; 0x24
    f->g = tanf(PI * f->fc * f->inv_sr);  // embedded integrator gain (Fig 3.11)
 800ea02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea04:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800ea08:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 800ecc8 <tVZFilter_calcCoeffs+0x2d8>
 800ea0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ea10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea12:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800ea16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea1a:	eeb0 0a67 	vmov.f32	s0, s15
 800ea1e:	f001 f859 	bl	800fad4 <tanf>
 800ea22:	eef0 7a40 	vmov.f32	s15, s0
 800ea26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea28:	edc3 7a04 	vstr	s15, [r3, #16]

      switch( f->type )
 800ea2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea2e:	791b      	ldrb	r3, [r3, #4]
 800ea30:	2b0a      	cmp	r3, #10
 800ea32:	f200 8243 	bhi.w	800eebc <tVZFilter_calcCoeffs+0x4cc>
 800ea36:	a201      	add	r2, pc, #4	; (adr r2, 800ea3c <tVZFilter_calcCoeffs+0x4c>)
 800ea38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea3c:	0800eaad 	.word	0x0800eaad
 800ea40:	0800ea8b 	.word	0x0800ea8b
 800ea44:	0800eacf 	.word	0x0800eacf
 800ea48:	0800eaf1 	.word	0x0800eaf1
 800ea4c:	0800eb29 	.word	0x0800eb29
 800ea50:	0800eb61 	.word	0x0800eb61
 800ea54:	0800ec49 	.word	0x0800ec49
 800ea58:	0800ecd5 	.word	0x0800ecd5
 800ea5c:	0800ed95 	.word	0x0800ed95
 800ea60:	0800ea69 	.word	0x0800ea69
 800ea64:	0800ed55 	.word	0x0800ed55
      {
      case Bypass:
        {
          f->R2 = f->invG;  // can we use an arbitrary value here, for example R2 = 1?
 800ea68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea6e:	615a      	str	r2, [r3, #20]
          f->cL = 1.0f;
 800ea70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea72:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ea76:	61da      	str	r2, [r3, #28]
          f->cB = f->R2;
 800ea78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea7a:	695a      	ldr	r2, [r3, #20]
 800ea7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea7e:	621a      	str	r2, [r3, #32]
          f->cH = 1.0f;
 800ea80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea82:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ea86:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800ea88:	e218      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
      case Lowpass:
        {
            f->R2 = f->invG;
 800ea8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea90:	615a      	str	r2, [r3, #20]
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 800ea92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea94:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ea98:	61da      	str	r2, [r3, #28]
 800ea9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea9c:	f04f 0200 	mov.w	r2, #0
 800eaa0:	621a      	str	r2, [r3, #32]
 800eaa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaa4:	f04f 0200 	mov.w	r2, #0
 800eaa8:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800eaaa:	e207      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
      case Highpass:
        {
            f->R2 = f->invG;
 800eaac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eab2:	615a      	str	r2, [r3, #20]
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 800eab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eab6:	f04f 0200 	mov.w	r2, #0
 800eaba:	61da      	str	r2, [r3, #28]
 800eabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eabe:	f04f 0200 	mov.w	r2, #0
 800eac2:	621a      	str	r2, [r3, #32]
 800eac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eac6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800eaca:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800eacc:	e1f6      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
      case BandpassSkirt:
        {
            f->R2 = f->invG;
 800eace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ead0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ead2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ead4:	615a      	str	r2, [r3, #20]
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 800ead6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ead8:	f04f 0200 	mov.w	r2, #0
 800eadc:	61da      	str	r2, [r3, #28]
 800eade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eae0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800eae4:	621a      	str	r2, [r3, #32]
 800eae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eae8:	f04f 0200 	mov.w	r2, #0
 800eaec:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800eaee:	e1e5      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
      case BandpassPeak:
        {
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 800eaf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaf2:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800eaf6:	eeb0 0a67 	vmov.f32	s0, s15
 800eafa:	6878      	ldr	r0, [r7, #4]
 800eafc:	f000 fa02 	bl	800ef04 <tVZFilter_BandwidthToR>
 800eb00:	eef0 7a40 	vmov.f32	s15, s0
 800eb04:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800eb08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb0a:	edc3 7a05 	vstr	s15, [r3, #20]
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 800eb0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb10:	f04f 0200 	mov.w	r2, #0
 800eb14:	61da      	str	r2, [r3, #28]
 800eb16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb18:	695a      	ldr	r2, [r3, #20]
 800eb1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb1c:	621a      	str	r2, [r3, #32]
 800eb1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb20:	f04f 0200 	mov.w	r2, #0
 800eb24:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800eb26:	e1c9      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
      case BandReject:
        {
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 800eb28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb2a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800eb2e:	eeb0 0a67 	vmov.f32	s0, s15
 800eb32:	6878      	ldr	r0, [r7, #4]
 800eb34:	f000 f9e6 	bl	800ef04 <tVZFilter_BandwidthToR>
 800eb38:	eef0 7a40 	vmov.f32	s15, s0
 800eb3c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800eb40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb42:	edc3 7a05 	vstr	s15, [r3, #20]
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 800eb46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb48:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800eb4c:	61da      	str	r2, [r3, #28]
 800eb4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb50:	f04f 0200 	mov.w	r2, #0
 800eb54:	621a      	str	r2, [r3, #32]
 800eb56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb58:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800eb5c:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800eb5e:	e1ad      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
      case Bell:
        {
            float fl = f->fc*powf(2.0f, (-f->B)*0.5f); // lower bandedge frequency (in Hz)
 800eb60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb62:	ed93 8a0a 	vldr	s16, [r3, #40]	; 0x28
 800eb66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb68:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800eb6c:	eef1 7a67 	vneg.f32	s15, s15
 800eb70:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800eb74:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb78:	eef0 0a67 	vmov.f32	s1, s15
 800eb7c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800eb80:	f000 fe6a 	bl	800f858 <powf>
 800eb84:	eef0 7a40 	vmov.f32	s15, s0
 800eb88:	ee68 7a27 	vmul.f32	s15, s16, s15
 800eb8c:	edc7 7a04 	vstr	s15, [r7, #16]
            float wl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 800eb90:	edd7 7a04 	vldr	s15, [r7, #16]
 800eb94:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800ecc8 <tVZFilter_calcCoeffs+0x2d8>
 800eb98:	ee27 7a87 	vmul.f32	s14, s15, s14
 800eb9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb9e:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800eba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eba6:	eeb0 0a67 	vmov.f32	s0, s15
 800ebaa:	f000 ff93 	bl	800fad4 <tanf>
 800ebae:	ed87 0a03 	vstr	s0, [r7, #12]
            float r  = f->g/wl;
 800ebb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebb4:	edd3 6a04 	vldr	s13, [r3, #16]
 800ebb8:	ed97 7a03 	vldr	s14, [r7, #12]
 800ebbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ebc0:	edc7 7a02 	vstr	s15, [r7, #8]
            r *= r;    // warped frequency ratio wu/wl == (wc/wl)^2 where wu is the
 800ebc4:	ed97 7a02 	vldr	s14, [r7, #8]
 800ebc8:	edd7 7a02 	vldr	s15, [r7, #8]
 800ebcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ebd0:	edc7 7a02 	vstr	s15, [r7, #8]
                                       // warped upper bandedge, wc the center
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 800ebd4:	ed97 7a02 	vldr	s14, [r7, #8]
 800ebd8:	edd7 7a02 	vldr	s15, [r7, #8]
 800ebdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ebe0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ebe4:	ee77 6a87 	vadd.f32	s13, s15, s14
 800ebe8:	ed97 7a02 	vldr	s14, [r7, #8]
 800ebec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ebf0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800ebf4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ebf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebfa:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800ebfe:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800ec02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ec06:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ec0a:	eeb0 0a66 	vmov.f32	s0, s13
 800ec0e:	f001 f867 	bl	800fce0 <sqrtf>
 800ec12:	eef0 7a40 	vmov.f32	s15, s0
 800ec16:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ec1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec1c:	edc3 7a05 	vstr	s15, [r3, #20]
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 800ec20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec22:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ec26:	61da      	str	r2, [r3, #28]
 800ec28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec2a:	ed93 7a05 	vldr	s14, [r3, #20]
 800ec2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec30:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800ec34:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec3a:	edc3 7a08 	vstr	s15, [r3, #32]
 800ec3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec40:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ec44:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800ec46:	e139      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
      case Lowshelf:
        {
            float A = sqrtf(f->G);
 800ec48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec4a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800ec4e:	eeb0 0a67 	vmov.f32	s0, s15
 800ec52:	f001 f845 	bl	800fce0 <sqrtf>
 800ec56:	ed87 0a05 	vstr	s0, [r7, #20]
          f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 800ec5a:	ed97 0a05 	vldr	s0, [r7, #20]
 800ec5e:	f001 f83f 	bl	800fce0 <sqrtf>
 800ec62:	eef0 6a40 	vmov.f32	s13, s0
 800ec66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec68:	ed93 7a04 	vldr	s14, [r3, #16]
 800ec6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ec70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec72:	edc3 7a04 	vstr	s15, [r3, #16]
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 800ec76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec78:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ec7c:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800eccc <tVZFilter_calcCoeffs+0x2dc>
 800ec80:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec84:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800ec88:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec8c:	eeb0 0a67 	vmov.f32	s0, s15
 800ec90:	f000 ffba 	bl	800fc08 <sinhf>
 800ec94:	eef0 7a40 	vmov.f32	s15, s0
 800ec98:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ec9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec9e:	edc3 7a05 	vstr	s15, [r3, #20]
          f->cL = f->G; f->cB = f->R2*A; f->cH = 1.0f;
 800eca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eca8:	61da      	str	r2, [r3, #28]
 800ecaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecac:	ed93 7a05 	vldr	s14, [r3, #20]
 800ecb0:	edd7 7a05 	vldr	s15, [r7, #20]
 800ecb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecba:	edc3 7a08 	vstr	s15, [r3, #32]
 800ecbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecc0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ecc4:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800ecc6:	e0f9      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
 800ecc8:	40490fdb 	.word	0x40490fdb
 800eccc:	3f317218 	.word	0x3f317218
 800ecd0:	00000000 	.word	0x00000000
      case Highshelf:
        {
          float A = sqrtf(f->G);
 800ecd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecd6:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800ecda:	eeb0 0a67 	vmov.f32	s0, s15
 800ecde:	f000 ffff 	bl	800fce0 <sqrtf>
 800ece2:	ed87 0a06 	vstr	s0, [r7, #24]
          f->g *= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 800ece6:	ed97 0a06 	vldr	s0, [r7, #24]
 800ecea:	f000 fff9 	bl	800fce0 <sqrtf>
 800ecee:	eeb0 7a40 	vmov.f32	s14, s0
 800ecf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecf4:	edd3 7a04 	vldr	s15, [r3, #16]
 800ecf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecfe:	edc3 7a04 	vstr	s15, [r3, #16]
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 800ed02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed04:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ed08:	ed1f 7a10 	vldr	s14, [pc, #-64]	; 800eccc <tVZFilter_calcCoeffs+0x2dc>
 800ed0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ed10:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800ed14:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ed18:	eeb0 0a67 	vmov.f32	s0, s15
 800ed1c:	f000 ff74 	bl	800fc08 <sinhf>
 800ed20:	eef0 7a40 	vmov.f32	s15, s0
 800ed24:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ed28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed2a:	edc3 7a05 	vstr	s15, [r3, #20]
          f->cL = 1.0f; f->cB = f->R2*A; f->cH = f->G;
 800ed2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed30:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ed34:	61da      	str	r2, [r3, #28]
 800ed36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed38:	ed93 7a05 	vldr	s14, [r3, #20]
 800ed3c:	edd7 7a06 	vldr	s15, [r7, #24]
 800ed40:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed46:	edc3 7a08 	vstr	s15, [r3, #32]
 800ed4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed50:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800ed52:	e0b3      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>
      case Allpass:
        {
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 800ed54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed56:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ed5a:	eeb0 0a67 	vmov.f32	s0, s15
 800ed5e:	6878      	ldr	r0, [r7, #4]
 800ed60:	f000 f8d0 	bl	800ef04 <tVZFilter_BandwidthToR>
 800ed64:	eef0 7a40 	vmov.f32	s15, s0
 800ed68:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ed6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed6e:	edc3 7a05 	vstr	s15, [r3, #20]
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 800ed72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed74:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ed78:	61da      	str	r2, [r3, #28]
 800ed7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed7c:	edd3 7a05 	vldr	s15, [r3, #20]
 800ed80:	eef1 7a67 	vneg.f32	s15, s15
 800ed84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed86:	edc3 7a08 	vstr	s15, [r3, #32]
 800ed8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed8c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ed90:	625a      	str	r2, [r3, #36]	; 0x24
        }
        break;
 800ed92:	e093      	b.n	800eebc <tVZFilter_calcCoeffs+0x4cc>

        // experimental - maybe we must find better curves for cL, cB, cH:
      case Morph:
        {
            f->R2 = f->invG;
 800ed94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ed98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed9a:	615a      	str	r2, [r3, #20]
          float x  = 2.0f*f->m-1.0f;
 800ed9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed9e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800eda2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800eda6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800edaa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edae:	edc7 7a08 	vstr	s15, [r7, #32]

          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 800edb2:	edd7 7a08 	vldr	s15, [r7, #32]
 800edb6:	eef1 7a67 	vneg.f32	s15, s15
 800edba:	ed5f 0a3b 	vldr	s1, [pc, #-236]	; 800ecd0 <tVZFilter_calcCoeffs+0x2e0>
 800edbe:	eeb0 0a67 	vmov.f32	s0, s15
 800edc2:	f000 f990 	bl	800f0e6 <maximum>
 800edc6:	eef0 7a40 	vmov.f32	s15, s0
 800edca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edcc:	edc3 7a07 	vstr	s15, [r3, #28]
          f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 800edd0:	ed5f 0a41 	vldr	s1, [pc, #-260]	; 800ecd0 <tVZFilter_calcCoeffs+0x2e0>
 800edd4:	ed97 0a08 	vldr	s0, [r7, #32]
 800edd8:	f000 f9a1 	bl	800f11e <minimum>
 800eddc:	eef0 7a40 	vmov.f32	s15, s0
 800ede0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ede2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
          f->cB = 1.0f-x*x;
 800ede6:	ed97 7a08 	vldr	s14, [r7, #32]
 800edea:	edd7 7a08 	vldr	s15, [r7, #32]
 800edee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800edf2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800edf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800edfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edfc:	edc3 7a08 	vstr	s15, [r3, #32]
            // bottom line: we need to test different versions for how they feel when tweaking the
            // morph parameter

          // this scaling ensures constant magnitude at the cutoff point (we divide the coefficients by
          // the magnitude response value at the cutoff frequency and scale back by the gain):
          float s = f->G * sqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH));
 800ee00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee02:	ed93 8a0b 	vldr	s16, [r3, #44]	; 0x2c
 800ee06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee08:	ed93 7a05 	vldr	s14, [r3, #20]
 800ee0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee0e:	edd3 7a05 	vldr	s15, [r3, #20]
 800ee12:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ee16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee18:	edd3 6a07 	vldr	s13, [r3, #28]
 800ee1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee1e:	edd3 7a07 	vldr	s15, [r3, #28]
 800ee22:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800ee26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee28:	ed93 6a08 	vldr	s12, [r3, #32]
 800ee2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee2e:	edd3 7a08 	vldr	s15, [r3, #32]
 800ee32:	ee66 7a27 	vmul.f32	s15, s12, s15
 800ee36:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ee3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee3c:	ed93 6a09 	vldr	s12, [r3, #36]	; 0x24
 800ee40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee42:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ee46:	ee66 7a27 	vmul.f32	s15, s12, s15
 800ee4a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ee4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee50:	edd3 7a07 	vldr	s15, [r3, #28]
 800ee54:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800ee58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee5a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ee5e:	ee66 7a27 	vmul.f32	s15, s12, s15
 800ee62:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ee66:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ee6a:	eeb0 0a66 	vmov.f32	s0, s13
 800ee6e:	f000 ff37 	bl	800fce0 <sqrtf>
 800ee72:	eef0 7a40 	vmov.f32	s15, s0
 800ee76:	ee68 7a27 	vmul.f32	s15, s16, s15
 800ee7a:	edc7 7a07 	vstr	s15, [r7, #28]
          f->cL *= s; f->cB *= s; f->cH *= s;
 800ee7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee80:	ed93 7a07 	vldr	s14, [r3, #28]
 800ee84:	edd7 7a07 	vldr	s15, [r7, #28]
 800ee88:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee8e:	edc3 7a07 	vstr	s15, [r3, #28]
 800ee92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee94:	ed93 7a08 	vldr	s14, [r3, #32]
 800ee98:	edd7 7a07 	vldr	s15, [r7, #28]
 800ee9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eea2:	edc3 7a08 	vstr	s15, [r3, #32]
 800eea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eea8:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800eeac:	edd7 7a07 	vldr	s15, [r7, #28]
 800eeb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eeb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeb6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
        }
        break;
 800eeba:	bf00      	nop

      }

      f->h = 1.0f / (1.0f + f->R2*f->g + f->g*f->g);  // factor for feedback precomputation
 800eebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eebe:	ed93 7a05 	vldr	s14, [r3, #20]
 800eec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eec4:	edd3 7a04 	vldr	s15, [r3, #16]
 800eec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eecc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800eed0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eed6:	edd3 6a04 	vldr	s13, [r3, #16]
 800eeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eedc:	edd3 7a04 	vldr	s15, [r3, #16]
 800eee0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eee4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800eee8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800eeec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eef2:	edc3 7a06 	vstr	s15, [r3, #24]
}
 800eef6:	bf00      	nop
 800eef8:	3728      	adds	r7, #40	; 0x28
 800eefa:	46bd      	mov	sp, r7
 800eefc:	ecbd 8b02 	vpop	{d8}
 800ef00:	bd80      	pop	{r7, pc}
 800ef02:	bf00      	nop

0800ef04 <tVZFilter_BandwidthToR>:
    f->type = type;
    tVZFilter_calcCoeffs(vf);
}

float tVZFilter_BandwidthToR(tVZFilter* const vf, float B)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	ed2d 8b02 	vpush	{d8}
 800ef0a:	b086      	sub	sp, #24
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	6078      	str	r0, [r7, #4]
 800ef10:	ed87 0a00 	vstr	s0, [r7]
    _tVZFilter* f = *vf;
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	617b      	str	r3, [r7, #20]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 800ef1a:	697b      	ldr	r3, [r7, #20]
 800ef1c:	ed93 8a0a 	vldr	s16, [r3, #40]	; 0x28
 800ef20:	edd7 7a00 	vldr	s15, [r7]
 800ef24:	eef1 7a67 	vneg.f32	s15, s15
 800ef28:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800ef2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ef30:	eef0 0a67 	vmov.f32	s1, s15
 800ef34:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800ef38:	f000 fc8e 	bl	800f858 <powf>
 800ef3c:	eef0 7a40 	vmov.f32	s15, s0
 800ef40:	ee68 7a27 	vmul.f32	s15, s16, s15
 800ef44:	edc7 7a04 	vstr	s15, [r7, #16]
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 800ef48:	edd7 7a04 	vldr	s15, [r7, #16]
 800ef4c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800efdc <tVZFilter_BandwidthToR+0xd8>
 800ef50:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800ef5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef5e:	eeb0 0a67 	vmov.f32	s0, s15
 800ef62:	f000 fdb7 	bl	800fad4 <tanf>
 800ef66:	ed87 0a03 	vstr	s0, [r7, #12]
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 800ef6a:	697b      	ldr	r3, [r7, #20]
 800ef6c:	ed93 7a04 	vldr	s14, [r3, #16]
 800ef70:	edd7 6a03 	vldr	s13, [r7, #12]
 800ef74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef78:	edc7 7a02 	vstr	s15, [r7, #8]
                               // unwarped: r = pow(2, -B/2) -> approximation for low
                               // center-frequencies
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 800ef7c:	ed97 7a02 	vldr	s14, [r7, #8]
 800ef80:	edd7 7a02 	vldr	s15, [r7, #8]
 800ef84:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ef8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ef90:	edd7 6a02 	vldr	s13, [r7, #8]
 800ef94:	edd7 7a02 	vldr	s15, [r7, #8]
 800ef98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ef9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800efa0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800efa4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800efa8:	edd7 7a02 	vldr	s15, [r7, #8]
 800efac:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800efb0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800efb4:	edd7 7a02 	vldr	s15, [r7, #8]
 800efb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800efbc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800efc0:	eeb0 0a66 	vmov.f32	s0, s13
 800efc4:	f000 fe8c 	bl	800fce0 <sqrtf>
 800efc8:	eef0 7a40 	vmov.f32	s15, s0
}
 800efcc:	eeb0 0a67 	vmov.f32	s0, s15
 800efd0:	3718      	adds	r7, #24
 800efd2:	46bd      	mov	sp, r7
 800efd4:	ecbd 8b02 	vpop	{d8}
 800efd8:	bd80      	pop	{r7, pc}
 800efda:	bf00      	nop
 800efdc:	40490fdb 	.word	0x40490fdb

0800efe0 <LEAF_clip>:
        return val;
    }
}

float   LEAF_clip(float min, float val, float max)
{
 800efe0:	b480      	push	{r7}
 800efe2:	b087      	sub	sp, #28
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	ed87 0a03 	vstr	s0, [r7, #12]
 800efea:	edc7 0a02 	vstr	s1, [r7, #8]
 800efee:	ed87 1a01 	vstr	s2, [r7, #4]
    float tempmin = min;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	617b      	str	r3, [r7, #20]
    float tempmax = max;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	613b      	str	r3, [r7, #16]
    if (min > max)
 800effa:	ed97 7a03 	vldr	s14, [r7, #12]
 800effe:	edd7 7a01 	vldr	s15, [r7, #4]
 800f002:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f00a:	dd03      	ble.n	800f014 <LEAF_clip+0x34>
    {
        tempmin = max;
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	617b      	str	r3, [r7, #20]
        tempmax = min;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	613b      	str	r3, [r7, #16]
    }
    if (val < tempmin)
 800f014:	ed97 7a02 	vldr	s14, [r7, #8]
 800f018:	edd7 7a05 	vldr	s15, [r7, #20]
 800f01c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f024:	d501      	bpl.n	800f02a <LEAF_clip+0x4a>
    {
        return tempmin;
 800f026:	697b      	ldr	r3, [r7, #20]
 800f028:	e00b      	b.n	800f042 <LEAF_clip+0x62>
    }
    else if (val > tempmax)
 800f02a:	ed97 7a02 	vldr	s14, [r7, #8]
 800f02e:	edd7 7a04 	vldr	s15, [r7, #16]
 800f032:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f03a:	dd01      	ble.n	800f040 <LEAF_clip+0x60>
    {
        return tempmax;
 800f03c:	693b      	ldr	r3, [r7, #16]
 800f03e:	e000      	b.n	800f042 <LEAF_clip+0x62>
    }
    else
    {
        return val;
 800f040:	68bb      	ldr	r3, [r7, #8]
 800f042:	ee07 3a90 	vmov	s15, r3
    }
}
 800f046:	eeb0 0a67 	vmov.f32	s0, s15
 800f04a:	371c      	adds	r7, #28
 800f04c:	46bd      	mov	sp, r7
 800f04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f052:	4770      	bx	lr

0800f054 <LEAF_generate_atodb>:
        x += increment;
    }
}

void LEAF_generate_atodb(float* buffer, int size)
{
 800f054:	b590      	push	{r4, r7, lr}
 800f056:	b087      	sub	sp, #28
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
 800f05c:	6039      	str	r1, [r7, #0]
    float increment = 1.0f / (float)size;
 800f05e:	683b      	ldr	r3, [r7, #0]
 800f060:	ee07 3a90 	vmov	s15, r3
 800f064:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f068:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f06c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f070:	edc7 7a03 	vstr	s15, [r7, #12]
    float x = 0.0f;
 800f074:	f04f 0300 	mov.w	r3, #0
 800f078:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < size; i++)
 800f07a:	2300      	movs	r3, #0
 800f07c:	613b      	str	r3, [r7, #16]
 800f07e:	e016      	b.n	800f0ae <LEAF_generate_atodb+0x5a>
    {
        buffer[i] = atodb(x);
 800f080:	693b      	ldr	r3, [r7, #16]
 800f082:	009b      	lsls	r3, r3, #2
 800f084:	687a      	ldr	r2, [r7, #4]
 800f086:	18d4      	adds	r4, r2, r3
 800f088:	ed97 0a05 	vldr	s0, [r7, #20]
 800f08c:	f000 f817 	bl	800f0be <atodb>
 800f090:	eef0 7a40 	vmov.f32	s15, s0
 800f094:	edc4 7a00 	vstr	s15, [r4]
        x += increment;
 800f098:	ed97 7a05 	vldr	s14, [r7, #20]
 800f09c:	edd7 7a03 	vldr	s15, [r7, #12]
 800f0a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f0a4:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < size; i++)
 800f0a8:	693b      	ldr	r3, [r7, #16]
 800f0aa:	3301      	adds	r3, #1
 800f0ac:	613b      	str	r3, [r7, #16]
 800f0ae:	693a      	ldr	r2, [r7, #16]
 800f0b0:	683b      	ldr	r3, [r7, #0]
 800f0b2:	429a      	cmp	r2, r3
 800f0b4:	dbe4      	blt.n	800f080 <LEAF_generate_atodb+0x2c>
    }
}
 800f0b6:	bf00      	nop
 800f0b8:	371c      	adds	r7, #28
 800f0ba:	46bd      	mov	sp, r7
 800f0bc:	bd90      	pop	{r4, r7, pc}

0800f0be <atodb>:
    return (expf((LOGTEN * 0.05f) * (f-100.0f)));
}


float atodb(float a)
{
 800f0be:	b580      	push	{r7, lr}
 800f0c0:	b082      	sub	sp, #8
 800f0c2:	af00      	add	r7, sp, #0
 800f0c4:	ed87 0a01 	vstr	s0, [r7, #4]
    return 20.0f*log10f(a);
 800f0c8:	ed97 0a01 	vldr	s0, [r7, #4]
 800f0cc:	f000 fd2a 	bl	800fb24 <log10f>
 800f0d0:	eeb0 7a40 	vmov.f32	s14, s0
 800f0d4:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 800f0d8:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800f0dc:	eeb0 0a67 	vmov.f32	s0, s15
 800f0e0:	3708      	adds	r7, #8
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bd80      	pop	{r7, pc}

0800f0e6 <maximum>:
    return fasterexpf(0.115129254649702f * db); //faster version from http://openaudio.blogspot.com/2017/02/faster-log10-and-pow.html
}


float maximum (float num1, float num2)
{
 800f0e6:	b480      	push	{r7}
 800f0e8:	b083      	sub	sp, #12
 800f0ea:	af00      	add	r7, sp, #0
 800f0ec:	ed87 0a01 	vstr	s0, [r7, #4]
 800f0f0:	edc7 0a00 	vstr	s1, [r7]
    return (num1 > num2 ) ? num1 : num2;
 800f0f4:	ed97 7a01 	vldr	s14, [r7, #4]
 800f0f8:	edd7 7a00 	vldr	s15, [r7]
 800f0fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f104:	dd01      	ble.n	800f10a <maximum+0x24>
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	e000      	b.n	800f10c <maximum+0x26>
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	ee07 3a90 	vmov	s15, r3
}
 800f110:	eeb0 0a67 	vmov.f32	s0, s15
 800f114:	370c      	adds	r7, #12
 800f116:	46bd      	mov	sp, r7
 800f118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11c:	4770      	bx	lr

0800f11e <minimum>:

float minimum (float num1, float num2)
{
 800f11e:	b480      	push	{r7}
 800f120:	b083      	sub	sp, #12
 800f122:	af00      	add	r7, sp, #0
 800f124:	ed87 0a01 	vstr	s0, [r7, #4]
 800f128:	edc7 0a00 	vstr	s1, [r7]
    return (num1 < num2 ) ? num1 : num2;
 800f12c:	ed97 7a01 	vldr	s14, [r7, #4]
 800f130:	edd7 7a00 	vldr	s15, [r7]
 800f134:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f13c:	d501      	bpl.n	800f142 <minimum+0x24>
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	e000      	b.n	800f144 <minimum+0x26>
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	ee07 3a90 	vmov	s15, r3
}
 800f148:	eeb0 0a67 	vmov.f32	s0, s15
 800f14c:	370c      	adds	r7, #12
 800f14e:	46bd      	mov	sp, r7
 800f150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f154:	4770      	bx	lr
	...

0800f158 <mpool_create>:

/**
 * create memory pool
 */
void mpool_create (char* memory, size_t size, _tMempool* pool)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b084      	sub	sp, #16
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	60f8      	str	r0, [r7, #12]
 800f160:	60b9      	str	r1, [r7, #8]
 800f162:	607a      	str	r2, [r7, #4]
    leaf.header_size = mpool_align(sizeof(mpool_node_t));
 800f164:	2010      	movs	r0, #16
 800f166:	f000 f97f 	bl	800f468 <mpool_align>
 800f16a:	4602      	mov	r2, r0
 800f16c:	4b0e      	ldr	r3, [pc, #56]	; (800f1a8 <mpool_create+0x50>)
 800f16e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    pool->mpool = (char*)memory;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	68fa      	ldr	r2, [r7, #12]
 800f174:	601a      	str	r2, [r3, #0]
    pool->usize  = 0;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2200      	movs	r2, #0
 800f17a:	605a      	str	r2, [r3, #4]
    pool->msize  = size;
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	68ba      	ldr	r2, [r7, #8]
 800f180:	609a      	str	r2, [r3, #8]
    
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize-leaf.header_size);
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	6818      	ldr	r0, [r3, #0]
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	689a      	ldr	r2, [r3, #8]
 800f18a:	4b07      	ldr	r3, [pc, #28]	; (800f1a8 <mpool_create+0x50>)
 800f18c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f18e:	1ad3      	subs	r3, r2, r3
 800f190:	2200      	movs	r2, #0
 800f192:	2100      	movs	r1, #0
 800f194:	f000 f976 	bl	800f484 <create_node>
 800f198:	4602      	mov	r2, r0
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	60da      	str	r2, [r3, #12]
    {
        memory[i+leaf.header_size]=0;
    }
    */
    //is zeroing out the memory necessary? This takes a long time on large pools - JS
}
 800f19e:	bf00      	nop
 800f1a0:	3710      	adds	r7, #16
 800f1a2:	46bd      	mov	sp, r7
 800f1a4:	bd80      	pop	{r7, pc}
 800f1a6:	bf00      	nop
 800f1a8:	200108f4 	.word	0x200108f4

0800f1ac <leaf_pool_init>:

void leaf_pool_init(char* memory, size_t size)
{
 800f1ac:	b580      	push	{r7, lr}
 800f1ae:	b082      	sub	sp, #8
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
 800f1b4:	6039      	str	r1, [r7, #0]
    mpool_create(memory, size, &leaf._internal_mempool);
 800f1b6:	4a06      	ldr	r2, [pc, #24]	; (800f1d0 <leaf_pool_init+0x24>)
 800f1b8:	6839      	ldr	r1, [r7, #0]
 800f1ba:	6878      	ldr	r0, [r7, #4]
 800f1bc:	f7ff ffcc 	bl	800f158 <mpool_create>
    
    leaf.mempool = &leaf._internal_mempool;
 800f1c0:	4b04      	ldr	r3, [pc, #16]	; (800f1d4 <leaf_pool_init+0x28>)
 800f1c2:	4a03      	ldr	r2, [pc, #12]	; (800f1d0 <leaf_pool_init+0x24>)
 800f1c4:	619a      	str	r2, [r3, #24]
}
 800f1c6:	bf00      	nop
 800f1c8:	3708      	adds	r7, #8
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	bd80      	pop	{r7, pc}
 800f1ce:	bf00      	nop
 800f1d0:	20010910 	.word	0x20010910
 800f1d4:	200108f4 	.word	0x200108f4

0800f1d8 <mpool_alloc>:

/**
 * allocate memory from memory pool
 */
char* mpool_alloc(size_t asize, _tMempool* pool)
{
 800f1d8:	b590      	push	{r4, r7, lr}
 800f1da:	b08b      	sub	sp, #44	; 0x2c
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]
 800f1e0:	6039      	str	r1, [r7, #0]
    // If the head is NULL, the mempool is full
    if (pool->head == NULL)
 800f1e2:	683b      	ldr	r3, [r7, #0]
 800f1e4:	68db      	ldr	r3, [r3, #12]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d110      	bne.n	800f20c <mpool_alloc+0x34>
    {
        if ((pool->msize - pool->usize) > asize)
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	689a      	ldr	r2, [r3, #8]
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	685b      	ldr	r3, [r3, #4]
 800f1f2:	1ad3      	subs	r3, r2, r3
 800f1f4:	687a      	ldr	r2, [r7, #4]
 800f1f6:	429a      	cmp	r2, r3
 800f1f8:	d203      	bcs.n	800f202 <mpool_alloc+0x2a>
        {
            LEAF_internalErrorCallback(LEAFMempoolFragmentation);
 800f1fa:	2001      	movs	r0, #1
 800f1fc:	f000 f9dc 	bl	800f5b8 <LEAF_internalErrorCallback>
 800f200:	e002      	b.n	800f208 <mpool_alloc+0x30>
        }
        else
        {
            LEAF_internalErrorCallback(LEAFMempoolOverrun);
 800f202:	2000      	movs	r0, #0
 800f204:	f000 f9d8 	bl	800f5b8 <LEAF_internalErrorCallback>
        }
        return NULL;
 800f208:	2300      	movs	r3, #0
 800f20a:	e085      	b.n	800f318 <mpool_alloc+0x140>
    }
    
    // Should we alloc the first block large enough or check all blocks and pick the one closest in size?
    size_t size_to_alloc = mpool_align(asize);
 800f20c:	6878      	ldr	r0, [r7, #4]
 800f20e:	f000 f92b 	bl	800f468 <mpool_align>
 800f212:	61b8      	str	r0, [r7, #24]
    mpool_node_t* node_to_alloc = pool->head;
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	68db      	ldr	r3, [r3, #12]
 800f218:	627b      	str	r3, [r7, #36]	; 0x24
    
    // Traverse the free list for a large enough block
    while (node_to_alloc->size < size_to_alloc)
 800f21a:	e016      	b.n	800f24a <mpool_alloc+0x72>
    {
        node_to_alloc = node_to_alloc->next;
 800f21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f21e:	685b      	ldr	r3, [r3, #4]
 800f220:	627b      	str	r3, [r7, #36]	; 0x24
        
        // If we reach the end of the free list, there
        // are no blocks large enough, return NULL
        if (node_to_alloc == NULL)
 800f222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f224:	2b00      	cmp	r3, #0
 800f226:	d110      	bne.n	800f24a <mpool_alloc+0x72>
        {
            if ((pool->msize - pool->usize) > asize)
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	689a      	ldr	r2, [r3, #8]
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	685b      	ldr	r3, [r3, #4]
 800f230:	1ad3      	subs	r3, r2, r3
 800f232:	687a      	ldr	r2, [r7, #4]
 800f234:	429a      	cmp	r2, r3
 800f236:	d203      	bcs.n	800f240 <mpool_alloc+0x68>
            {
                LEAF_internalErrorCallback(LEAFMempoolFragmentation);
 800f238:	2001      	movs	r0, #1
 800f23a:	f000 f9bd 	bl	800f5b8 <LEAF_internalErrorCallback>
 800f23e:	e002      	b.n	800f246 <mpool_alloc+0x6e>
            }
            else
            {
                LEAF_internalErrorCallback(LEAFMempoolOverrun);
 800f240:	2000      	movs	r0, #0
 800f242:	f000 f9b9 	bl	800f5b8 <LEAF_internalErrorCallback>
            }
            return NULL;
 800f246:	2300      	movs	r3, #0
 800f248:	e066      	b.n	800f318 <mpool_alloc+0x140>
    while (node_to_alloc->size < size_to_alloc)
 800f24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f24c:	68db      	ldr	r3, [r3, #12]
 800f24e:	69ba      	ldr	r2, [r7, #24]
 800f250:	429a      	cmp	r2, r3
 800f252:	d8e3      	bhi.n	800f21c <mpool_alloc+0x44>
        }
    }
    
    // Create a new node after the node to be allocated if there is enough space
    mpool_node_t* new_node;
    size_t leftover = node_to_alloc->size - size_to_alloc;
 800f254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f256:	68da      	ldr	r2, [r3, #12]
 800f258:	69bb      	ldr	r3, [r7, #24]
 800f25a:	1ad3      	subs	r3, r2, r3
 800f25c:	617b      	str	r3, [r7, #20]
    node_to_alloc->size = size_to_alloc;
 800f25e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f260:	69ba      	ldr	r2, [r7, #24]
 800f262:	60da      	str	r2, [r3, #12]
    if (leftover > leaf.header_size)
 800f264:	4b2e      	ldr	r3, [pc, #184]	; (800f320 <mpool_alloc+0x148>)
 800f266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f268:	697a      	ldr	r2, [r7, #20]
 800f26a:	429a      	cmp	r2, r3
 800f26c:	d91d      	bls.n	800f2aa <mpool_alloc+0xd2>
    {
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 800f26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f270:	683a      	ldr	r2, [r7, #0]
 800f272:	6812      	ldr	r2, [r2, #0]
 800f274:	1a9b      	subs	r3, r3, r2
 800f276:	613b      	str	r3, [r7, #16]
        offset += leaf.header_size + node_to_alloc->size;
 800f278:	4b29      	ldr	r3, [pc, #164]	; (800f320 <mpool_alloc+0x148>)
 800f27a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f27e:	68db      	ldr	r3, [r3, #12]
 800f280:	441a      	add	r2, r3
 800f282:	693b      	ldr	r3, [r7, #16]
 800f284:	4413      	add	r3, r2
 800f286:	613b      	str	r3, [r7, #16]
        new_node = create_node(&pool->mpool[offset],
 800f288:	683b      	ldr	r3, [r7, #0]
 800f28a:	681a      	ldr	r2, [r3, #0]
 800f28c:	693b      	ldr	r3, [r7, #16]
 800f28e:	18d0      	adds	r0, r2, r3
                               node_to_alloc->next,
 800f290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f292:	6859      	ldr	r1, [r3, #4]
                               node_to_alloc->prev,
 800f294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f296:	689c      	ldr	r4, [r3, #8]
                               leftover - leaf.header_size);
 800f298:	4b21      	ldr	r3, [pc, #132]	; (800f320 <mpool_alloc+0x148>)
 800f29a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        new_node = create_node(&pool->mpool[offset],
 800f29c:	697a      	ldr	r2, [r7, #20]
 800f29e:	1ad3      	subs	r3, r2, r3
 800f2a0:	4622      	mov	r2, r4
 800f2a2:	f000 f8ef 	bl	800f484 <create_node>
 800f2a6:	6238      	str	r0, [r7, #32]
 800f2a8:	e008      	b.n	800f2bc <mpool_alloc+0xe4>
    }
    else
    {
        // Add any leftover space to the allocated node to avoid fragmentation
        node_to_alloc->size += leftover;
 800f2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2ac:	68da      	ldr	r2, [r3, #12]
 800f2ae:	697b      	ldr	r3, [r7, #20]
 800f2b0:	441a      	add	r2, r3
 800f2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2b4:	60da      	str	r2, [r3, #12]
        
        new_node = node_to_alloc->next;
 800f2b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2b8:	685b      	ldr	r3, [r3, #4]
 800f2ba:	623b      	str	r3, [r7, #32]
    }
    
    // Update the head if we are allocating the first node of the free list
    // The head will be NULL if there is no space left
    if (pool->head == node_to_alloc)
 800f2bc:	683b      	ldr	r3, [r7, #0]
 800f2be:	68db      	ldr	r3, [r3, #12]
 800f2c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f2c2:	429a      	cmp	r2, r3
 800f2c4:	d102      	bne.n	800f2cc <mpool_alloc+0xf4>
    {
        pool->head = new_node;
 800f2c6:	683b      	ldr	r3, [r7, #0]
 800f2c8:	6a3a      	ldr	r2, [r7, #32]
 800f2ca:	60da      	str	r2, [r3, #12]
    }
    
    // Remove the allocated node from the free list
    delink_node(node_to_alloc);
 800f2cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f2ce:	f000 f8fb 	bl	800f4c8 <delink_node>
    
    pool->usize += leaf.header_size + node_to_alloc->size;
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	685a      	ldr	r2, [r3, #4]
 800f2d6:	4b12      	ldr	r3, [pc, #72]	; (800f320 <mpool_alloc+0x148>)
 800f2d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f2da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2dc:	68db      	ldr	r3, [r3, #12]
 800f2de:	440b      	add	r3, r1
 800f2e0:	441a      	add	r2, r3
 800f2e2:	683b      	ldr	r3, [r7, #0]
 800f2e4:	605a      	str	r2, [r3, #4]
    
    if (leaf.clearOnAllocation > 0)
 800f2e6:	4b0e      	ldr	r3, [pc, #56]	; (800f320 <mpool_alloc+0x148>)
 800f2e8:	695b      	ldr	r3, [r3, #20]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	dd12      	ble.n	800f314 <mpool_alloc+0x13c>
    {
        char* new_pool = (char*)node_to_alloc->pool;
 800f2ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	60fb      	str	r3, [r7, #12]
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 800f2f4:	2300      	movs	r3, #0
 800f2f6:	61fb      	str	r3, [r7, #28]
 800f2f8:	e007      	b.n	800f30a <mpool_alloc+0x132>
 800f2fa:	69fb      	ldr	r3, [r7, #28]
 800f2fc:	68fa      	ldr	r2, [r7, #12]
 800f2fe:	4413      	add	r3, r2
 800f300:	2200      	movs	r2, #0
 800f302:	701a      	strb	r2, [r3, #0]
 800f304:	69fb      	ldr	r3, [r7, #28]
 800f306:	3301      	adds	r3, #1
 800f308:	61fb      	str	r3, [r7, #28]
 800f30a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f30c:	68da      	ldr	r2, [r3, #12]
 800f30e:	69fb      	ldr	r3, [r7, #28]
 800f310:	429a      	cmp	r2, r3
 800f312:	d8f2      	bhi.n	800f2fa <mpool_alloc+0x122>
    }
    
    // Return the pool of the allocated node;
    return node_to_alloc->pool;
 800f314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f316:	681b      	ldr	r3, [r3, #0]
}
 800f318:	4618      	mov	r0, r3
 800f31a:	372c      	adds	r7, #44	; 0x2c
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd90      	pop	{r4, r7, pc}
 800f320:	200108f4 	.word	0x200108f4

0800f324 <mpool_calloc>:

/**
 * allocate memory from memory pool and also clear that memory to be blank
 */
char* mpool_calloc(size_t asize, _tMempool* pool)
{
 800f324:	b590      	push	{r4, r7, lr}
 800f326:	b08b      	sub	sp, #44	; 0x2c
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
 800f32c:	6039      	str	r1, [r7, #0]
    // If the head is NULL, the mempool is full
    if (pool->head == NULL)
 800f32e:	683b      	ldr	r3, [r7, #0]
 800f330:	68db      	ldr	r3, [r3, #12]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d110      	bne.n	800f358 <mpool_calloc+0x34>
    {
        if ((pool->msize - pool->usize) > asize)
 800f336:	683b      	ldr	r3, [r7, #0]
 800f338:	689a      	ldr	r2, [r3, #8]
 800f33a:	683b      	ldr	r3, [r7, #0]
 800f33c:	685b      	ldr	r3, [r3, #4]
 800f33e:	1ad3      	subs	r3, r2, r3
 800f340:	687a      	ldr	r2, [r7, #4]
 800f342:	429a      	cmp	r2, r3
 800f344:	d203      	bcs.n	800f34e <mpool_calloc+0x2a>
        {
            LEAF_internalErrorCallback(LEAFMempoolFragmentation);
 800f346:	2001      	movs	r0, #1
 800f348:	f000 f936 	bl	800f5b8 <LEAF_internalErrorCallback>
 800f34c:	e002      	b.n	800f354 <mpool_calloc+0x30>
        }
        else
        {
            LEAF_internalErrorCallback(LEAFMempoolOverrun);
 800f34e:	2000      	movs	r0, #0
 800f350:	f000 f932 	bl	800f5b8 <LEAF_internalErrorCallback>
        }
        return NULL;
 800f354:	2300      	movs	r3, #0
 800f356:	e081      	b.n	800f45c <mpool_calloc+0x138>
    }
    
    // Should we alloc the first block large enough or check all blocks and pick the one closest in size?
    size_t size_to_alloc = mpool_align(asize);
 800f358:	6878      	ldr	r0, [r7, #4]
 800f35a:	f000 f885 	bl	800f468 <mpool_align>
 800f35e:	61b8      	str	r0, [r7, #24]
    mpool_node_t* node_to_alloc = pool->head;
 800f360:	683b      	ldr	r3, [r7, #0]
 800f362:	68db      	ldr	r3, [r3, #12]
 800f364:	627b      	str	r3, [r7, #36]	; 0x24
    
    // Traverse the free list for a large enough block
    while (node_to_alloc->size < size_to_alloc)
 800f366:	e016      	b.n	800f396 <mpool_calloc+0x72>
    {
        node_to_alloc = node_to_alloc->next;
 800f368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f36a:	685b      	ldr	r3, [r3, #4]
 800f36c:	627b      	str	r3, [r7, #36]	; 0x24
        
        // If we reach the end of the free list, there
        // are no blocks large enough, return NULL
        if (node_to_alloc == NULL)
 800f36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f370:	2b00      	cmp	r3, #0
 800f372:	d110      	bne.n	800f396 <mpool_calloc+0x72>
        {
            if ((pool->msize - pool->usize) > asize)
 800f374:	683b      	ldr	r3, [r7, #0]
 800f376:	689a      	ldr	r2, [r3, #8]
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	685b      	ldr	r3, [r3, #4]
 800f37c:	1ad3      	subs	r3, r2, r3
 800f37e:	687a      	ldr	r2, [r7, #4]
 800f380:	429a      	cmp	r2, r3
 800f382:	d203      	bcs.n	800f38c <mpool_calloc+0x68>
            {
                LEAF_internalErrorCallback(LEAFMempoolFragmentation);
 800f384:	2001      	movs	r0, #1
 800f386:	f000 f917 	bl	800f5b8 <LEAF_internalErrorCallback>
 800f38a:	e002      	b.n	800f392 <mpool_calloc+0x6e>
            }
            else
            {
                LEAF_internalErrorCallback(LEAFMempoolOverrun);
 800f38c:	2000      	movs	r0, #0
 800f38e:	f000 f913 	bl	800f5b8 <LEAF_internalErrorCallback>
            }
            return NULL;
 800f392:	2300      	movs	r3, #0
 800f394:	e062      	b.n	800f45c <mpool_calloc+0x138>
    while (node_to_alloc->size < size_to_alloc)
 800f396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f398:	68db      	ldr	r3, [r3, #12]
 800f39a:	69ba      	ldr	r2, [r7, #24]
 800f39c:	429a      	cmp	r2, r3
 800f39e:	d8e3      	bhi.n	800f368 <mpool_calloc+0x44>
        }
    }
    
    // Create a new node after the node to be allocated if there is enough space
    mpool_node_t* new_node;
    size_t leftover = node_to_alloc->size - size_to_alloc;
 800f3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3a2:	68da      	ldr	r2, [r3, #12]
 800f3a4:	69bb      	ldr	r3, [r7, #24]
 800f3a6:	1ad3      	subs	r3, r2, r3
 800f3a8:	617b      	str	r3, [r7, #20]
    node_to_alloc->size = size_to_alloc;
 800f3aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ac:	69ba      	ldr	r2, [r7, #24]
 800f3ae:	60da      	str	r2, [r3, #12]
    if (leftover > leaf.header_size)
 800f3b0:	4b2c      	ldr	r3, [pc, #176]	; (800f464 <mpool_calloc+0x140>)
 800f3b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3b4:	697a      	ldr	r2, [r7, #20]
 800f3b6:	429a      	cmp	r2, r3
 800f3b8:	d91d      	bls.n	800f3f6 <mpool_calloc+0xd2>
    {
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 800f3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3bc:	683a      	ldr	r2, [r7, #0]
 800f3be:	6812      	ldr	r2, [r2, #0]
 800f3c0:	1a9b      	subs	r3, r3, r2
 800f3c2:	613b      	str	r3, [r7, #16]
        offset += leaf.header_size + node_to_alloc->size;
 800f3c4:	4b27      	ldr	r3, [pc, #156]	; (800f464 <mpool_calloc+0x140>)
 800f3c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ca:	68db      	ldr	r3, [r3, #12]
 800f3cc:	441a      	add	r2, r3
 800f3ce:	693b      	ldr	r3, [r7, #16]
 800f3d0:	4413      	add	r3, r2
 800f3d2:	613b      	str	r3, [r7, #16]
        new_node = create_node(&pool->mpool[offset],
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	681a      	ldr	r2, [r3, #0]
 800f3d8:	693b      	ldr	r3, [r7, #16]
 800f3da:	18d0      	adds	r0, r2, r3
                               node_to_alloc->next,
 800f3dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3de:	6859      	ldr	r1, [r3, #4]
                               node_to_alloc->prev,
 800f3e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3e2:	689c      	ldr	r4, [r3, #8]
                               leftover - leaf.header_size);
 800f3e4:	4b1f      	ldr	r3, [pc, #124]	; (800f464 <mpool_calloc+0x140>)
 800f3e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        new_node = create_node(&pool->mpool[offset],
 800f3e8:	697a      	ldr	r2, [r7, #20]
 800f3ea:	1ad3      	subs	r3, r2, r3
 800f3ec:	4622      	mov	r2, r4
 800f3ee:	f000 f849 	bl	800f484 <create_node>
 800f3f2:	6238      	str	r0, [r7, #32]
 800f3f4:	e008      	b.n	800f408 <mpool_calloc+0xe4>
    }
    else
    {
        // Add any leftover space to the allocated node to avoid fragmentation
        node_to_alloc->size += leftover;
 800f3f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3f8:	68da      	ldr	r2, [r3, #12]
 800f3fa:	697b      	ldr	r3, [r7, #20]
 800f3fc:	441a      	add	r2, r3
 800f3fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f400:	60da      	str	r2, [r3, #12]
        
        new_node = node_to_alloc->next;
 800f402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f404:	685b      	ldr	r3, [r3, #4]
 800f406:	623b      	str	r3, [r7, #32]
    }
    
    // Update the head if we are allocating the first node of the free list
    // The head will be NULL if there is no space left
    if (pool->head == node_to_alloc)
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	68db      	ldr	r3, [r3, #12]
 800f40c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f40e:	429a      	cmp	r2, r3
 800f410:	d102      	bne.n	800f418 <mpool_calloc+0xf4>
    {
        pool->head = new_node;
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	6a3a      	ldr	r2, [r7, #32]
 800f416:	60da      	str	r2, [r3, #12]
    }
    
    // Remove the allocated node from the free list
    delink_node(node_to_alloc);
 800f418:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f41a:	f000 f855 	bl	800f4c8 <delink_node>
    
    pool->usize += leaf.header_size + node_to_alloc->size;
 800f41e:	683b      	ldr	r3, [r7, #0]
 800f420:	685a      	ldr	r2, [r3, #4]
 800f422:	4b10      	ldr	r3, [pc, #64]	; (800f464 <mpool_calloc+0x140>)
 800f424:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f428:	68db      	ldr	r3, [r3, #12]
 800f42a:	440b      	add	r3, r1
 800f42c:	441a      	add	r2, r3
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	605a      	str	r2, [r3, #4]
    // Format the new pool
    char* new_pool = (char*)node_to_alloc->pool;
 800f432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 800f438:	2300      	movs	r3, #0
 800f43a:	61fb      	str	r3, [r7, #28]
 800f43c:	e007      	b.n	800f44e <mpool_calloc+0x12a>
 800f43e:	69fb      	ldr	r3, [r7, #28]
 800f440:	68fa      	ldr	r2, [r7, #12]
 800f442:	4413      	add	r3, r2
 800f444:	2200      	movs	r2, #0
 800f446:	701a      	strb	r2, [r3, #0]
 800f448:	69fb      	ldr	r3, [r7, #28]
 800f44a:	3301      	adds	r3, #1
 800f44c:	61fb      	str	r3, [r7, #28]
 800f44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f450:	68da      	ldr	r2, [r3, #12]
 800f452:	69fb      	ldr	r3, [r7, #28]
 800f454:	429a      	cmp	r2, r3
 800f456:	d8f2      	bhi.n	800f43e <mpool_calloc+0x11a>
    // Return the pool of the allocated node;
    return node_to_alloc->pool;
 800f458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f45a:	681b      	ldr	r3, [r3, #0]
}
 800f45c:	4618      	mov	r0, r3
 800f45e:	372c      	adds	r7, #44	; 0x2c
 800f460:	46bd      	mov	sp, r7
 800f462:	bd90      	pop	{r4, r7, pc}
 800f464:	200108f4 	.word	0x200108f4

0800f468 <mpool_align>:
}

/**
 * align byte boundary
 */
static inline size_t mpool_align(size_t size) {
 800f468:	b480      	push	{r7}
 800f46a:	b083      	sub	sp, #12
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	3307      	adds	r3, #7
 800f474:	f023 0307 	bic.w	r3, r3, #7
}
 800f478:	4618      	mov	r0, r3
 800f47a:	370c      	adds	r7, #12
 800f47c:	46bd      	mov	sp, r7
 800f47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f482:	4770      	bx	lr

0800f484 <create_node>:

static inline mpool_node_t* create_node(char* block_location, mpool_node_t* next, mpool_node_t* prev, size_t size)
{
 800f484:	b480      	push	{r7}
 800f486:	b087      	sub	sp, #28
 800f488:	af00      	add	r7, sp, #0
 800f48a:	60f8      	str	r0, [r7, #12]
 800f48c:	60b9      	str	r1, [r7, #8]
 800f48e:	607a      	str	r2, [r7, #4]
 800f490:	603b      	str	r3, [r7, #0]
    mpool_node_t* node = (mpool_node_t*)block_location;
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	617b      	str	r3, [r7, #20]
    node->pool = block_location + leaf.header_size;
 800f496:	4b0b      	ldr	r3, [pc, #44]	; (800f4c4 <create_node+0x40>)
 800f498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f49a:	68fa      	ldr	r2, [r7, #12]
 800f49c:	441a      	add	r2, r3
 800f49e:	697b      	ldr	r3, [r7, #20]
 800f4a0:	601a      	str	r2, [r3, #0]
    node->next = next;
 800f4a2:	697b      	ldr	r3, [r7, #20]
 800f4a4:	68ba      	ldr	r2, [r7, #8]
 800f4a6:	605a      	str	r2, [r3, #4]
    node->prev = prev;
 800f4a8:	697b      	ldr	r3, [r7, #20]
 800f4aa:	687a      	ldr	r2, [r7, #4]
 800f4ac:	609a      	str	r2, [r3, #8]
    node->size = size;
 800f4ae:	697b      	ldr	r3, [r7, #20]
 800f4b0:	683a      	ldr	r2, [r7, #0]
 800f4b2:	60da      	str	r2, [r3, #12]
    
    return node;
 800f4b4:	697b      	ldr	r3, [r7, #20]
}
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	371c      	adds	r7, #28
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c0:	4770      	bx	lr
 800f4c2:	bf00      	nop
 800f4c4:	200108f4 	.word	0x200108f4

0800f4c8 <delink_node>:

static inline void delink_node(mpool_node_t* node)
{
 800f4c8:	b480      	push	{r7}
 800f4ca:	b083      	sub	sp, #12
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
    // If there is a node after the node to remove
    if (node->next != NULL)
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	685b      	ldr	r3, [r3, #4]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d004      	beq.n	800f4e2 <delink_node+0x1a>
    {
        // Close the link
        node->next->prev = node->prev;
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	685b      	ldr	r3, [r3, #4]
 800f4dc:	687a      	ldr	r2, [r7, #4]
 800f4de:	6892      	ldr	r2, [r2, #8]
 800f4e0:	609a      	str	r2, [r3, #8]
    }
    // If there is a node before the node to remove
    if (node->prev != NULL)
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	689b      	ldr	r3, [r3, #8]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d004      	beq.n	800f4f4 <delink_node+0x2c>
    {
        // Close the link
        node->prev->next = node->next;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	689b      	ldr	r3, [r3, #8]
 800f4ee:	687a      	ldr	r2, [r7, #4]
 800f4f0:	6852      	ldr	r2, [r2, #4]
 800f4f2:	605a      	str	r2, [r3, #4]
    }
    
    node->next = NULL;
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	605a      	str	r2, [r3, #4]
    node->prev = NULL;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	609a      	str	r2, [r3, #8]
}
 800f500:	bf00      	nop
 800f502:	370c      	adds	r7, #12
 800f504:	46bd      	mov	sp, r7
 800f506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50a:	4770      	bx	lr

0800f50c <LEAF_init>:

LEAF leaf;

void LEAF_init(float sr, int blocksize, char* memory, size_t memorysize, float(*random)(void))

{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b088      	sub	sp, #32
 800f510:	af00      	add	r7, sp, #0
 800f512:	ed87 0a05 	vstr	s0, [r7, #20]
 800f516:	6138      	str	r0, [r7, #16]
 800f518:	60f9      	str	r1, [r7, #12]
 800f51a:	60ba      	str	r2, [r7, #8]
 800f51c:	607b      	str	r3, [r7, #4]
    leaf_pool_init(memory, memorysize);
 800f51e:	68b9      	ldr	r1, [r7, #8]
 800f520:	68f8      	ldr	r0, [r7, #12]
 800f522:	f7ff fe43 	bl	800f1ac <leaf_pool_init>
    
    leaf.sampleRate = sr;
 800f526:	4a1b      	ldr	r2, [pc, #108]	; (800f594 <LEAF_init+0x88>)
 800f528:	697b      	ldr	r3, [r7, #20]
 800f52a:	6013      	str	r3, [r2, #0]

    leaf.blockSize = blocksize;
 800f52c:	4a19      	ldr	r2, [pc, #100]	; (800f594 <LEAF_init+0x88>)
 800f52e:	693b      	ldr	r3, [r7, #16]
 800f530:	6093      	str	r3, [r2, #8]
    
    leaf.invSampleRate = 1.0f/sr;
 800f532:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f536:	ed97 7a05 	vldr	s14, [r7, #20]
 800f53a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f53e:	4b15      	ldr	r3, [pc, #84]	; (800f594 <LEAF_init+0x88>)
 800f540:	edc3 7a01 	vstr	s15, [r3, #4]
    
    leaf.twoPiTimesInvSampleRate = leaf.invSampleRate * TWO_PI;
 800f544:	4b13      	ldr	r3, [pc, #76]	; (800f594 <LEAF_init+0x88>)
 800f546:	edd3 7a01 	vldr	s15, [r3, #4]
 800f54a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800f598 <LEAF_init+0x8c>
 800f54e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f552:	4b10      	ldr	r3, [pc, #64]	; (800f594 <LEAF_init+0x88>)
 800f554:	edc3 7a03 	vstr	s15, [r3, #12]

    leaf.random = random;
 800f558:	4a0e      	ldr	r2, [pc, #56]	; (800f594 <LEAF_init+0x88>)
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6113      	str	r3, [r2, #16]
    
    leaf.clearOnAllocation = 0;
 800f55e:	4b0d      	ldr	r3, [pc, #52]	; (800f594 <LEAF_init+0x88>)
 800f560:	2200      	movs	r2, #0
 800f562:	615a      	str	r2, [r3, #20]
    
    leaf.errorCallback = &LEAF_defaultErrorCallback;
 800f564:	4b0b      	ldr	r3, [pc, #44]	; (800f594 <LEAF_init+0x88>)
 800f566:	4a0d      	ldr	r2, [pc, #52]	; (800f59c <LEAF_init+0x90>)
 800f568:	631a      	str	r2, [r3, #48]	; 0x30
    
    for (int i = 0; i < LEAFErrorNil; ++i)
 800f56a:	2300      	movs	r3, #0
 800f56c:	61fb      	str	r3, [r7, #28]
 800f56e:	e009      	b.n	800f584 <LEAF_init+0x78>
        leaf.errorState[i] = 0;
 800f570:	4a08      	ldr	r2, [pc, #32]	; (800f594 <LEAF_init+0x88>)
 800f572:	69fb      	ldr	r3, [r7, #28]
 800f574:	330c      	adds	r3, #12
 800f576:	009b      	lsls	r3, r3, #2
 800f578:	4413      	add	r3, r2
 800f57a:	2200      	movs	r2, #0
 800f57c:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < LEAFErrorNil; ++i)
 800f57e:	69fb      	ldr	r3, [r7, #28]
 800f580:	3301      	adds	r3, #1
 800f582:	61fb      	str	r3, [r7, #28]
 800f584:	69fb      	ldr	r3, [r7, #28]
 800f586:	2b02      	cmp	r3, #2
 800f588:	ddf2      	ble.n	800f570 <LEAF_init+0x64>
}
 800f58a:	bf00      	nop
 800f58c:	3720      	adds	r7, #32
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}
 800f592:	bf00      	nop
 800f594:	200108f4 	.word	0x200108f4
 800f598:	40c90fdb 	.word	0x40c90fdb
 800f59c:	0800f5a1 	.word	0x0800f5a1

0800f5a0 <LEAF_defaultErrorCallback>:
{
    return leaf.sampleRate;
}

void LEAF_defaultErrorCallback(LEAFErrorType whichone)
{
 800f5a0:	b480      	push	{r7}
 800f5a2:	b083      	sub	sp, #12
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	4603      	mov	r3, r0
 800f5a8:	71fb      	strb	r3, [r7, #7]
    // Not sure what this should do if anything
    // Maybe fine as a placeholder
}
 800f5aa:	bf00      	nop
 800f5ac:	370c      	adds	r7, #12
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr
	...

0800f5b8 <LEAF_internalErrorCallback>:

void LEAF_internalErrorCallback(LEAFErrorType whichone)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b082      	sub	sp, #8
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	4603      	mov	r3, r0
 800f5c0:	71fb      	strb	r3, [r7, #7]
    leaf.errorState[whichone] = 1;
 800f5c2:	79fb      	ldrb	r3, [r7, #7]
 800f5c4:	4a07      	ldr	r2, [pc, #28]	; (800f5e4 <LEAF_internalErrorCallback+0x2c>)
 800f5c6:	330c      	adds	r3, #12
 800f5c8:	009b      	lsls	r3, r3, #2
 800f5ca:	4413      	add	r3, r2
 800f5cc:	2201      	movs	r2, #1
 800f5ce:	605a      	str	r2, [r3, #4]
    leaf.errorCallback(whichone);
 800f5d0:	4b04      	ldr	r3, [pc, #16]	; (800f5e4 <LEAF_internalErrorCallback+0x2c>)
 800f5d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f5d4:	79fa      	ldrb	r2, [r7, #7]
 800f5d6:	4610      	mov	r0, r2
 800f5d8:	4798      	blx	r3
}
 800f5da:	bf00      	nop
 800f5dc:	3708      	adds	r7, #8
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	bd80      	pop	{r7, pc}
 800f5e2:	bf00      	nop
 800f5e4:	200108f4 	.word	0x200108f4

0800f5e8 <__errno>:
 800f5e8:	4b01      	ldr	r3, [pc, #4]	; (800f5f0 <__errno+0x8>)
 800f5ea:	6818      	ldr	r0, [r3, #0]
 800f5ec:	4770      	bx	lr
 800f5ee:	bf00      	nop
 800f5f0:	20000010 	.word	0x20000010

0800f5f4 <__libc_init_array>:
 800f5f4:	b570      	push	{r4, r5, r6, lr}
 800f5f6:	4e0d      	ldr	r6, [pc, #52]	; (800f62c <__libc_init_array+0x38>)
 800f5f8:	4c0d      	ldr	r4, [pc, #52]	; (800f630 <__libc_init_array+0x3c>)
 800f5fa:	1ba4      	subs	r4, r4, r6
 800f5fc:	10a4      	asrs	r4, r4, #2
 800f5fe:	2500      	movs	r5, #0
 800f600:	42a5      	cmp	r5, r4
 800f602:	d109      	bne.n	800f618 <__libc_init_array+0x24>
 800f604:	4e0b      	ldr	r6, [pc, #44]	; (800f634 <__libc_init_array+0x40>)
 800f606:	4c0c      	ldr	r4, [pc, #48]	; (800f638 <__libc_init_array+0x44>)
 800f608:	f001 fb4c 	bl	8010ca4 <_init>
 800f60c:	1ba4      	subs	r4, r4, r6
 800f60e:	10a4      	asrs	r4, r4, #2
 800f610:	2500      	movs	r5, #0
 800f612:	42a5      	cmp	r5, r4
 800f614:	d105      	bne.n	800f622 <__libc_init_array+0x2e>
 800f616:	bd70      	pop	{r4, r5, r6, pc}
 800f618:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f61c:	4798      	blx	r3
 800f61e:	3501      	adds	r5, #1
 800f620:	e7ee      	b.n	800f600 <__libc_init_array+0xc>
 800f622:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f626:	4798      	blx	r3
 800f628:	3501      	adds	r5, #1
 800f62a:	e7f2      	b.n	800f612 <__libc_init_array+0x1e>
 800f62c:	080114c4 	.word	0x080114c4
 800f630:	080114c4 	.word	0x080114c4
 800f634:	080114c4 	.word	0x080114c4
 800f638:	080114c8 	.word	0x080114c8

0800f63c <memset>:
 800f63c:	4402      	add	r2, r0
 800f63e:	4603      	mov	r3, r0
 800f640:	4293      	cmp	r3, r2
 800f642:	d100      	bne.n	800f646 <memset+0xa>
 800f644:	4770      	bx	lr
 800f646:	f803 1b01 	strb.w	r1, [r3], #1
 800f64a:	e7f9      	b.n	800f640 <memset+0x4>

0800f64c <expf>:
 800f64c:	ee10 2a10 	vmov	r2, s0
 800f650:	f240 412a 	movw	r1, #1066	; 0x42a
 800f654:	f3c2 530a 	ubfx	r3, r2, #20, #11
 800f658:	428b      	cmp	r3, r1
 800f65a:	e92d 0830 	stmdb	sp!, {r4, r5, fp}
 800f65e:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800f662:	d92e      	bls.n	800f6c2 <expf+0x76>
 800f664:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 800f668:	d061      	beq.n	800f72e <expf+0xe2>
 800f66a:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 800f66e:	d304      	bcc.n	800f67a <expf+0x2e>
 800f670:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f674:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 800f678:	4770      	bx	lr
 800f67a:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800f734 <expf+0xe8>
 800f67e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800f682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f686:	dd04      	ble.n	800f692 <expf+0x46>
 800f688:	2000      	movs	r0, #0
 800f68a:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 800f68e:	f001 b8f7 	b.w	8010880 <__math_oflowf>
 800f692:	eddf 7a29 	vldr	s15, [pc, #164]	; 800f738 <expf+0xec>
 800f696:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800f69a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f69e:	d504      	bpl.n	800f6aa <expf+0x5e>
 800f6a0:	2000      	movs	r0, #0
 800f6a2:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 800f6a6:	f001 b8df 	b.w	8010868 <__math_uflowf>
 800f6aa:	eddf 7a24 	vldr	s15, [pc, #144]	; 800f73c <expf+0xf0>
 800f6ae:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800f6b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6b6:	d504      	bpl.n	800f6c2 <expf+0x76>
 800f6b8:	2000      	movs	r0, #0
 800f6ba:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 800f6be:	f001 b8d9 	b.w	8010874 <__math_may_uflowf>
 800f6c2:	491f      	ldr	r1, [pc, #124]	; (800f740 <expf+0xf4>)
 800f6c4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800f6c8:	ed91 5b4a 	vldr	d5, [r1, #296]	; 0x128
 800f6cc:	ed91 7b48 	vldr	d7, [r1, #288]	; 0x120
 800f6d0:	eeb0 4b47 	vmov.f64	d4, d7
 800f6d4:	eea5 4b06 	vfma.f64	d4, d5, d6
 800f6d8:	ec55 4b14 	vmov	r4, r5, d4
 800f6dc:	ee34 7b47 	vsub.f64	d7, d4, d7
 800f6e0:	f004 021f 	and.w	r2, r4, #31
 800f6e4:	ee95 7b06 	vfnms.f64	d7, d5, d6
 800f6e8:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800f6ec:	ed91 6b50 	vldr	d6, [r1, #320]	; 0x140
 800f6f0:	e9d2 4500 	ldrd	r4, r5, [r2]
 800f6f4:	eea6 0b07 	vfma.f64	d0, d6, d7
 800f6f8:	ee14 0a10 	vmov	r0, s8
 800f6fc:	ed91 5b4c 	vldr	d5, [r1, #304]	; 0x130
 800f700:	ed91 6b4e 	vldr	d6, [r1, #312]	; 0x138
 800f704:	f04f 0b00 	mov.w	fp, #0
 800f708:	eb1b 0204 	adds.w	r2, fp, r4
 800f70c:	ea4f 3cc0 	mov.w	ip, r0, lsl #15
 800f710:	eb4c 0305 	adc.w	r3, ip, r5
 800f714:	eea5 6b07 	vfma.f64	d6, d5, d7
 800f718:	ee27 7b07 	vmul.f64	d7, d7, d7
 800f71c:	eea6 0b07 	vfma.f64	d0, d6, d7
 800f720:	ec43 2b17 	vmov	d7, r2, r3
 800f724:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f728:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800f72c:	e7a2      	b.n	800f674 <expf+0x28>
 800f72e:	ed9f 0a05 	vldr	s0, [pc, #20]	; 800f744 <expf+0xf8>
 800f732:	e79f      	b.n	800f674 <expf+0x28>
 800f734:	42b17217 	.word	0x42b17217
 800f738:	c2cff1b4 	.word	0xc2cff1b4
 800f73c:	c2ce8ecf 	.word	0xc2ce8ecf
 800f740:	08010d50 	.word	0x08010d50
 800f744:	00000000 	.word	0x00000000

0800f748 <fabsf>:
 800f748:	ee10 3a10 	vmov	r3, s0
 800f74c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f750:	ee00 3a10 	vmov	s0, r3
 800f754:	4770      	bx	lr
	...

0800f758 <logf>:
 800f758:	ee10 3a10 	vmov	r3, s0
 800f75c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800f760:	b410      	push	{r4}
 800f762:	d057      	beq.n	800f814 <logf+0xbc>
 800f764:	f5a3 0200 	sub.w	r2, r3, #8388608	; 0x800000
 800f768:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800f76c:	d31a      	bcc.n	800f7a4 <logf+0x4c>
 800f76e:	005a      	lsls	r2, r3, #1
 800f770:	d104      	bne.n	800f77c <logf+0x24>
 800f772:	2001      	movs	r0, #1
 800f774:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f778:	f001 b888 	b.w	801088c <__math_divzerof>
 800f77c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f780:	d045      	beq.n	800f80e <logf+0xb6>
 800f782:	2b00      	cmp	r3, #0
 800f784:	db02      	blt.n	800f78c <logf+0x34>
 800f786:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800f78a:	d303      	bcc.n	800f794 <logf+0x3c>
 800f78c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f790:	f001 b88c 	b.w	80108ac <__math_invalidf>
 800f794:	eddf 7a21 	vldr	s15, [pc, #132]	; 800f81c <logf+0xc4>
 800f798:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f79c:	ee10 3a10 	vmov	r3, s0
 800f7a0:	f1a3 6338 	sub.w	r3, r3, #192937984	; 0xb800000
 800f7a4:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
 800f7a8:	491d      	ldr	r1, [pc, #116]	; (800f820 <logf+0xc8>)
 800f7aa:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800f7ae:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800f7b2:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 800f7b6:	0dd4      	lsrs	r4, r2, #23
 800f7b8:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 800f7bc:	05e4      	lsls	r4, r4, #23
 800f7be:	ed90 5b00 	vldr	d5, [r0]
 800f7c2:	1b1b      	subs	r3, r3, r4
 800f7c4:	ee07 3a90 	vmov	s15, r3
 800f7c8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800f7cc:	eea5 6b07 	vfma.f64	d6, d5, d7
 800f7d0:	ed91 5b44 	vldr	d5, [r1, #272]	; 0x110
 800f7d4:	ee26 3b06 	vmul.f64	d3, d6, d6
 800f7d8:	ed91 7b46 	vldr	d7, [r1, #280]	; 0x118
 800f7dc:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f7e0:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 800f7e4:	15d2      	asrs	r2, r2, #23
 800f7e6:	ed91 4b40 	vldr	d4, [r1, #256]	; 0x100
 800f7ea:	eea5 7b03 	vfma.f64	d7, d5, d3
 800f7ee:	eeb0 5b47 	vmov.f64	d5, d7
 800f7f2:	ed90 0b02 	vldr	d0, [r0, #8]
 800f7f6:	ee07 2a90 	vmov	s15, r2
 800f7fa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f7fe:	eea7 0b04 	vfma.f64	d0, d7, d4
 800f802:	ee30 0b06 	vadd.f64	d0, d0, d6
 800f806:	eea3 0b05 	vfma.f64	d0, d3, d5
 800f80a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800f80e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f812:	4770      	bx	lr
 800f814:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800f824 <logf+0xcc>
 800f818:	e7f9      	b.n	800f80e <logf+0xb6>
 800f81a:	bf00      	nop
 800f81c:	4b000000 	.word	0x4b000000
 800f820:	08010e98 	.word	0x08010e98
 800f824:	00000000 	.word	0x00000000

0800f828 <checkint>:
 800f828:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800f82c:	2b7e      	cmp	r3, #126	; 0x7e
 800f82e:	dd10      	ble.n	800f852 <checkint+0x2a>
 800f830:	2b96      	cmp	r3, #150	; 0x96
 800f832:	dc0c      	bgt.n	800f84e <checkint+0x26>
 800f834:	2201      	movs	r2, #1
 800f836:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800f83a:	fa02 f303 	lsl.w	r3, r2, r3
 800f83e:	1e5a      	subs	r2, r3, #1
 800f840:	4202      	tst	r2, r0
 800f842:	d106      	bne.n	800f852 <checkint+0x2a>
 800f844:	4203      	tst	r3, r0
 800f846:	bf0c      	ite	eq
 800f848:	2002      	moveq	r0, #2
 800f84a:	2001      	movne	r0, #1
 800f84c:	4770      	bx	lr
 800f84e:	2002      	movs	r0, #2
 800f850:	4770      	bx	lr
 800f852:	2000      	movs	r0, #0
 800f854:	4770      	bx	lr
	...

0800f858 <powf>:
 800f858:	ee10 1a10 	vmov	r1, s0
 800f85c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800f860:	ee10 4a90 	vmov	r4, s1
 800f864:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800f868:	0062      	lsls	r2, r4, #1
 800f86a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800f86e:	eef0 4a60 	vmov.f32	s9, s1
 800f872:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 800f876:	4b92      	ldr	r3, [pc, #584]	; (800fac0 <powf+0x268>)
 800f878:	d255      	bcs.n	800f926 <powf+0xce>
 800f87a:	4298      	cmp	r0, r3
 800f87c:	d855      	bhi.n	800f92a <powf+0xd2>
 800f87e:	2000      	movs	r0, #0
 800f880:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 800f884:	4a8f      	ldr	r2, [pc, #572]	; (800fac4 <powf+0x26c>)
 800f886:	eebf 2b00 	vmov.f64	d2, #240	; 0xbf800000 -1.0
 800f88a:	f503 034d 	add.w	r3, r3, #13434880	; 0xcd0000
 800f88e:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 800f892:	0ddb      	lsrs	r3, r3, #23
 800f894:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 800f898:	05db      	lsls	r3, r3, #23
 800f89a:	ed94 6b00 	vldr	d6, [r4]
 800f89e:	1ac9      	subs	r1, r1, r3
 800f8a0:	ee07 1a90 	vmov	s15, r1
 800f8a4:	ed92 5b40 	vldr	d5, [r2, #256]	; 0x100
 800f8a8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800f8ac:	eea6 2b07 	vfma.f64	d2, d6, d7
 800f8b0:	ed92 7b42 	vldr	d7, [r2, #264]	; 0x108
 800f8b4:	ee22 6b02 	vmul.f64	d6, d2, d2
 800f8b8:	eea2 7b05 	vfma.f64	d7, d2, d5
 800f8bc:	15db      	asrs	r3, r3, #23
 800f8be:	ed94 5b02 	vldr	d5, [r4, #8]
 800f8c2:	ee00 3a10 	vmov	s0, r3
 800f8c6:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 800f8ca:	ee30 0b05 	vadd.f64	d0, d0, d5
 800f8ce:	ed92 5b48 	vldr	d5, [r2, #288]	; 0x120
 800f8d2:	ed92 3b44 	vldr	d3, [r2, #272]	; 0x110
 800f8d6:	eea2 0b05 	vfma.f64	d0, d2, d5
 800f8da:	ed92 5b46 	vldr	d5, [r2, #280]	; 0x118
 800f8de:	eea2 5b03 	vfma.f64	d5, d2, d3
 800f8e2:	eea6 0b05 	vfma.f64	d0, d6, d5
 800f8e6:	ee26 6b06 	vmul.f64	d6, d6, d6
 800f8ea:	eea7 0b06 	vfma.f64	d0, d7, d6
 800f8ee:	eeb7 7ae4 	vcvt.f64.f32	d7, s9
 800f8f2:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f8f6:	ee10 3a90 	vmov	r3, s1
 800f8fa:	2500      	movs	r5, #0
 800f8fc:	0bda      	lsrs	r2, r3, #15
 800f8fe:	2300      	movs	r3, #0
 800f900:	b292      	uxth	r2, r2
 800f902:	f248 04be 	movw	r4, #32958	; 0x80be
 800f906:	429d      	cmp	r5, r3
 800f908:	bf08      	it	eq
 800f90a:	4294      	cmpeq	r4, r2
 800f90c:	f080 8094 	bcs.w	800fa38 <powf+0x1e0>
 800f910:	ed9f 7b65 	vldr	d7, [pc, #404]	; 800faa8 <powf+0x250>
 800f914:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f91c:	dd76      	ble.n	800fa0c <powf+0x1b4>
 800f91e:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 800f922:	f000 bfad 	b.w	8010880 <__math_oflowf>
 800f926:	4298      	cmp	r0, r3
 800f928:	d92d      	bls.n	800f986 <powf+0x12e>
 800f92a:	b952      	cbnz	r2, 800f942 <powf+0xea>
 800f92c:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800f930:	005b      	lsls	r3, r3, #1
 800f932:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800f936:	f240 80ae 	bls.w	800fa96 <powf+0x23e>
 800f93a:	ee30 0a24 	vadd.f32	s0, s0, s9
 800f93e:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800f942:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800f946:	d105      	bne.n	800f954 <powf+0xfc>
 800f948:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800f94c:	0064      	lsls	r4, r4, #1
 800f94e:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800f952:	e7f0      	b.n	800f936 <powf+0xde>
 800f954:	004b      	lsls	r3, r1, #1
 800f956:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800f95a:	d8ee      	bhi.n	800f93a <powf+0xe2>
 800f95c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800f960:	d1eb      	bne.n	800f93a <powf+0xe2>
 800f962:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800f966:	f000 8096 	beq.w	800fa96 <powf+0x23e>
 800f96a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800f96e:	ea6f 0404 	mvn.w	r4, r4
 800f972:	bf34      	ite	cc
 800f974:	2300      	movcc	r3, #0
 800f976:	2301      	movcs	r3, #1
 800f978:	0fe4      	lsrs	r4, r4, #31
 800f97a:	42a3      	cmp	r3, r4
 800f97c:	f040 808e 	bne.w	800fa9c <powf+0x244>
 800f980:	ee24 0aa4 	vmul.f32	s0, s9, s9
 800f984:	e7db      	b.n	800f93e <powf+0xe6>
 800f986:	004d      	lsls	r5, r1, #1
 800f988:	1e6a      	subs	r2, r5, #1
 800f98a:	429a      	cmp	r2, r3
 800f98c:	d91b      	bls.n	800f9c6 <powf+0x16e>
 800f98e:	2900      	cmp	r1, #0
 800f990:	ee20 0a00 	vmul.f32	s0, s0, s0
 800f994:	da0e      	bge.n	800f9b4 <powf+0x15c>
 800f996:	ee10 0a90 	vmov	r0, s1
 800f99a:	f7ff ff45 	bl	800f828 <checkint>
 800f99e:	2801      	cmp	r0, #1
 800f9a0:	d108      	bne.n	800f9b4 <powf+0x15c>
 800f9a2:	eeb1 0a40 	vneg.f32	s0, s0
 800f9a6:	b93d      	cbnz	r5, 800f9b8 <powf+0x160>
 800f9a8:	2c00      	cmp	r4, #0
 800f9aa:	dac8      	bge.n	800f93e <powf+0xe6>
 800f9ac:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 800f9b0:	f000 bf6c 	b.w	801088c <__math_divzerof>
 800f9b4:	2000      	movs	r0, #0
 800f9b6:	e7f6      	b.n	800f9a6 <powf+0x14e>
 800f9b8:	2c00      	cmp	r4, #0
 800f9ba:	dac0      	bge.n	800f93e <powf+0xe6>
 800f9bc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f9c0:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800f9c4:	e7bb      	b.n	800f93e <powf+0xe6>
 800f9c6:	2900      	cmp	r1, #0
 800f9c8:	da1e      	bge.n	800fa08 <powf+0x1b0>
 800f9ca:	ee10 0a90 	vmov	r0, s1
 800f9ce:	f7ff ff2b 	bl	800f828 <checkint>
 800f9d2:	b918      	cbnz	r0, 800f9dc <powf+0x184>
 800f9d4:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 800f9d8:	f000 bf68 	b.w	80108ac <__math_invalidf>
 800f9dc:	2801      	cmp	r0, #1
 800f9de:	bf0c      	ite	eq
 800f9e0:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800f9e4:	2000      	movne	r0, #0
 800f9e6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f9ea:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800f9ee:	f4bf af47 	bcs.w	800f880 <powf+0x28>
 800f9f2:	eddf 0a35 	vldr	s1, [pc, #212]	; 800fac8 <powf+0x270>
 800f9f6:	ee20 0a20 	vmul.f32	s0, s0, s1
 800f9fa:	ee10 3a10 	vmov	r3, s0
 800f9fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fa02:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800fa06:	e73b      	b.n	800f880 <powf+0x28>
 800fa08:	2000      	movs	r0, #0
 800fa0a:	e7ee      	b.n	800f9ea <powf+0x192>
 800fa0c:	ed9f 7b28 	vldr	d7, [pc, #160]	; 800fab0 <powf+0x258>
 800fa10:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800fa14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa18:	d803      	bhi.n	800fa22 <powf+0x1ca>
 800fa1a:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 800fa1e:	f000 bf23 	b.w	8010868 <__math_uflowf>
 800fa22:	ed9f 7b25 	vldr	d7, [pc, #148]	; 800fab8 <powf+0x260>
 800fa26:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800fa2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa2e:	d503      	bpl.n	800fa38 <powf+0x1e0>
 800fa30:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 800fa34:	f000 bf1e 	b.w	8010874 <__math_may_uflowf>
 800fa38:	4924      	ldr	r1, [pc, #144]	; (800facc <powf+0x274>)
 800fa3a:	ed91 7b40 	vldr	d7, [r1, #256]	; 0x100
 800fa3e:	ee30 6b07 	vadd.f64	d6, d0, d7
 800fa42:	ec55 4b16 	vmov	r4, r5, d6
 800fa46:	ee36 7b47 	vsub.f64	d7, d6, d7
 800fa4a:	f004 021f 	and.w	r2, r4, #31
 800fa4e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800fa52:	ed91 6b46 	vldr	d6, [r1, #280]	; 0x118
 800fa56:	ee30 0b47 	vsub.f64	d0, d0, d7
 800fa5a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800fa5e:	e9d2 6700 	ldrd	r6, r7, [r2]
 800fa62:	eea0 7b06 	vfma.f64	d7, d0, d6
 800fa66:	1824      	adds	r4, r4, r0
 800fa68:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 800fa6c:	ed91 6b44 	vldr	d6, [r1, #272]	; 0x110
 800fa70:	2000      	movs	r0, #0
 800fa72:	1982      	adds	r2, r0, r6
 800fa74:	ea4f 31c4 	mov.w	r1, r4, lsl #15
 800fa78:	eb41 0307 	adc.w	r3, r1, r7
 800fa7c:	eea0 6b05 	vfma.f64	d6, d0, d5
 800fa80:	ee20 0b00 	vmul.f64	d0, d0, d0
 800fa84:	eea6 7b00 	vfma.f64	d7, d6, d0
 800fa88:	ec43 2b16 	vmov	d6, r2, r3
 800fa8c:	ee27 0b06 	vmul.f64	d0, d7, d6
 800fa90:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800fa94:	e753      	b.n	800f93e <powf+0xe6>
 800fa96:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800fa9a:	e750      	b.n	800f93e <powf+0xe6>
 800fa9c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800fad0 <powf+0x278>
 800faa0:	e74d      	b.n	800f93e <powf+0xe6>
 800faa2:	bf00      	nop
 800faa4:	f3af 8000 	nop.w
 800faa8:	ffd1d571 	.word	0xffd1d571
 800faac:	405fffff 	.word	0x405fffff
 800fab0:	00000000 	.word	0x00000000
 800fab4:	c062c000 	.word	0xc062c000
 800fab8:	00000000 	.word	0x00000000
 800fabc:	c062a000 	.word	0xc062a000
 800fac0:	fefffffe 	.word	0xfefffffe
 800fac4:	08010fb8 	.word	0x08010fb8
 800fac8:	4b000000 	.word	0x4b000000
 800facc:	08010d50 	.word	0x08010d50
 800fad0:	00000000 	.word	0x00000000

0800fad4 <tanf>:
 800fad4:	ee10 3a10 	vmov	r3, s0
 800fad8:	b507      	push	{r0, r1, r2, lr}
 800fada:	4a10      	ldr	r2, [pc, #64]	; (800fb1c <tanf+0x48>)
 800fadc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fae0:	4293      	cmp	r3, r2
 800fae2:	dc05      	bgt.n	800faf0 <tanf+0x1c>
 800fae4:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800fb20 <tanf+0x4c>
 800fae8:	2001      	movs	r0, #1
 800faea:	f000 fdbf 	bl	801066c <__kernel_tanf>
 800faee:	e004      	b.n	800fafa <tanf+0x26>
 800faf0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800faf4:	db04      	blt.n	800fb00 <tanf+0x2c>
 800faf6:	ee30 0a40 	vsub.f32	s0, s0, s0
 800fafa:	b003      	add	sp, #12
 800fafc:	f85d fb04 	ldr.w	pc, [sp], #4
 800fb00:	4668      	mov	r0, sp
 800fb02:	f000 f993 	bl	800fe2c <__ieee754_rem_pio2f>
 800fb06:	0040      	lsls	r0, r0, #1
 800fb08:	f000 0002 	and.w	r0, r0, #2
 800fb0c:	f1c0 0001 	rsb	r0, r0, #1
 800fb10:	eddd 0a01 	vldr	s1, [sp, #4]
 800fb14:	ed9d 0a00 	vldr	s0, [sp]
 800fb18:	e7e7      	b.n	800faea <tanf+0x16>
 800fb1a:	bf00      	nop
 800fb1c:	3f490fda 	.word	0x3f490fda
 800fb20:	00000000 	.word	0x00000000

0800fb24 <log10f>:
 800fb24:	b500      	push	{lr}
 800fb26:	ed2d 8b02 	vpush	{d8}
 800fb2a:	b08b      	sub	sp, #44	; 0x2c
 800fb2c:	eeb0 8a40 	vmov.f32	s16, s0
 800fb30:	f000 f926 	bl	800fd80 <__ieee754_log10f>
 800fb34:	4b2f      	ldr	r3, [pc, #188]	; (800fbf4 <log10f+0xd0>)
 800fb36:	f993 3000 	ldrsb.w	r3, [r3]
 800fb3a:	1c5a      	adds	r2, r3, #1
 800fb3c:	d055      	beq.n	800fbea <log10f+0xc6>
 800fb3e:	eeb4 8a48 	vcmp.f32	s16, s16
 800fb42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb46:	d650      	bvs.n	800fbea <log10f+0xc6>
 800fb48:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800fb4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb50:	d84b      	bhi.n	800fbea <log10f+0xc6>
 800fb52:	4a29      	ldr	r2, [pc, #164]	; (800fbf8 <log10f+0xd4>)
 800fb54:	9201      	str	r2, [sp, #4]
 800fb56:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 800fb5a:	2200      	movs	r2, #0
 800fb5c:	9208      	str	r2, [sp, #32]
 800fb5e:	ed8d 7b04 	vstr	d7, [sp, #16]
 800fb62:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fb66:	b993      	cbnz	r3, 800fb8e <log10f+0x6a>
 800fb68:	4924      	ldr	r1, [pc, #144]	; (800fbfc <log10f+0xd8>)
 800fb6a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800fb6e:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
 800fb72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb7a:	d025      	beq.n	800fbc8 <log10f+0xa4>
 800fb7c:	2201      	movs	r2, #1
 800fb7e:	2b02      	cmp	r3, #2
 800fb80:	9200      	str	r2, [sp, #0]
 800fb82:	d116      	bne.n	800fbb2 <log10f+0x8e>
 800fb84:	f7ff fd30 	bl	800f5e8 <__errno>
 800fb88:	2321      	movs	r3, #33	; 0x21
 800fb8a:	6003      	str	r3, [r0, #0]
 800fb8c:	e016      	b.n	800fbbc <log10f+0x98>
 800fb8e:	491c      	ldr	r1, [pc, #112]	; (800fc00 <log10f+0xdc>)
 800fb90:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800fb94:	2000      	movs	r0, #0
 800fb96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb9e:	d1ed      	bne.n	800fb7c <log10f+0x58>
 800fba0:	2202      	movs	r2, #2
 800fba2:	4293      	cmp	r3, r2
 800fba4:	9200      	str	r2, [sp, #0]
 800fba6:	d111      	bne.n	800fbcc <log10f+0xa8>
 800fba8:	f7ff fd1e 	bl	800f5e8 <__errno>
 800fbac:	2322      	movs	r3, #34	; 0x22
 800fbae:	6003      	str	r3, [r0, #0]
 800fbb0:	e011      	b.n	800fbd6 <log10f+0xb2>
 800fbb2:	4668      	mov	r0, sp
 800fbb4:	f000 fe89 	bl	80108ca <matherr>
 800fbb8:	2800      	cmp	r0, #0
 800fbba:	d0e3      	beq.n	800fb84 <log10f+0x60>
 800fbbc:	4811      	ldr	r0, [pc, #68]	; (800fc04 <log10f+0xe0>)
 800fbbe:	f000 fe87 	bl	80108d0 <nan>
 800fbc2:	ed8d 0b06 	vstr	d0, [sp, #24]
 800fbc6:	e006      	b.n	800fbd6 <log10f+0xb2>
 800fbc8:	2302      	movs	r3, #2
 800fbca:	9300      	str	r3, [sp, #0]
 800fbcc:	4668      	mov	r0, sp
 800fbce:	f000 fe7c 	bl	80108ca <matherr>
 800fbd2:	2800      	cmp	r0, #0
 800fbd4:	d0e8      	beq.n	800fba8 <log10f+0x84>
 800fbd6:	9b08      	ldr	r3, [sp, #32]
 800fbd8:	b11b      	cbz	r3, 800fbe2 <log10f+0xbe>
 800fbda:	f7ff fd05 	bl	800f5e8 <__errno>
 800fbde:	9b08      	ldr	r3, [sp, #32]
 800fbe0:	6003      	str	r3, [r0, #0]
 800fbe2:	ed9d 0b06 	vldr	d0, [sp, #24]
 800fbe6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800fbea:	b00b      	add	sp, #44	; 0x2c
 800fbec:	ecbd 8b02 	vpop	{d8}
 800fbf0:	f85d fb04 	ldr.w	pc, [sp], #4
 800fbf4:	20000074 	.word	0x20000074
 800fbf8:	080110e0 	.word	0x080110e0
 800fbfc:	c7efffff 	.word	0xc7efffff
 800fc00:	fff00000 	.word	0xfff00000
 800fc04:	080110e6 	.word	0x080110e6

0800fc08 <sinhf>:
 800fc08:	b530      	push	{r4, r5, lr}
 800fc0a:	ed2d 8b02 	vpush	{d8}
 800fc0e:	4c32      	ldr	r4, [pc, #200]	; (800fcd8 <sinhf+0xd0>)
 800fc10:	b08b      	sub	sp, #44	; 0x2c
 800fc12:	eef0 8a40 	vmov.f32	s17, s0
 800fc16:	f000 fa35 	bl	8010084 <__ieee754_sinhf>
 800fc1a:	f994 3000 	ldrsb.w	r3, [r4]
 800fc1e:	3301      	adds	r3, #1
 800fc20:	eeb0 8a40 	vmov.f32	s16, s0
 800fc24:	d030      	beq.n	800fc88 <sinhf+0x80>
 800fc26:	f000 ff85 	bl	8010b34 <finitef>
 800fc2a:	4605      	mov	r5, r0
 800fc2c:	bb60      	cbnz	r0, 800fc88 <sinhf+0x80>
 800fc2e:	eeb0 0a68 	vmov.f32	s0, s17
 800fc32:	f000 ff7f 	bl	8010b34 <finitef>
 800fc36:	b338      	cbz	r0, 800fc88 <sinhf+0x80>
 800fc38:	2303      	movs	r3, #3
 800fc3a:	9300      	str	r3, [sp, #0]
 800fc3c:	4b27      	ldr	r3, [pc, #156]	; (800fcdc <sinhf+0xd4>)
 800fc3e:	9301      	str	r3, [sp, #4]
 800fc40:	eeb7 7ae8 	vcvt.f64.f32	d7, s17
 800fc44:	f994 3000 	ldrsb.w	r3, [r4]
 800fc48:	9508      	str	r5, [sp, #32]
 800fc4a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800fc4e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fc52:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800fc56:	b9eb      	cbnz	r3, 800fc94 <sinhf+0x8c>
 800fc58:	ed9f 7b17 	vldr	d7, [pc, #92]	; 800fcb8 <sinhf+0xb0>
 800fc5c:	ed9f 6b18 	vldr	d6, [pc, #96]	; 800fcc0 <sinhf+0xb8>
 800fc60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc64:	fe37 7b06 	vselgt.f64	d7, d7, d6
 800fc68:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fc6c:	4668      	mov	r0, sp
 800fc6e:	f000 fe2c 	bl	80108ca <matherr>
 800fc72:	b1d8      	cbz	r0, 800fcac <sinhf+0xa4>
 800fc74:	9b08      	ldr	r3, [sp, #32]
 800fc76:	b11b      	cbz	r3, 800fc80 <sinhf+0x78>
 800fc78:	f7ff fcb6 	bl	800f5e8 <__errno>
 800fc7c:	9b08      	ldr	r3, [sp, #32]
 800fc7e:	6003      	str	r3, [r0, #0]
 800fc80:	ed9d 8b06 	vldr	d8, [sp, #24]
 800fc84:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
 800fc88:	eeb0 0a48 	vmov.f32	s0, s16
 800fc8c:	b00b      	add	sp, #44	; 0x2c
 800fc8e:	ecbd 8b02 	vpop	{d8}
 800fc92:	bd30      	pop	{r4, r5, pc}
 800fc94:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 800fcc8 <sinhf+0xc0>
 800fc98:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 800fcd0 <sinhf+0xc8>
 800fc9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fca0:	fe37 7b06 	vselgt.f64	d7, d7, d6
 800fca4:	2b02      	cmp	r3, #2
 800fca6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fcaa:	d1df      	bne.n	800fc6c <sinhf+0x64>
 800fcac:	f7ff fc9c 	bl	800f5e8 <__errno>
 800fcb0:	2322      	movs	r3, #34	; 0x22
 800fcb2:	6003      	str	r3, [r0, #0]
 800fcb4:	e7de      	b.n	800fc74 <sinhf+0x6c>
 800fcb6:	bf00      	nop
 800fcb8:	e0000000 	.word	0xe0000000
 800fcbc:	47efffff 	.word	0x47efffff
 800fcc0:	e0000000 	.word	0xe0000000
 800fcc4:	c7efffff 	.word	0xc7efffff
 800fcc8:	00000000 	.word	0x00000000
 800fccc:	7ff00000 	.word	0x7ff00000
 800fcd0:	00000000 	.word	0x00000000
 800fcd4:	fff00000 	.word	0xfff00000
 800fcd8:	20000074 	.word	0x20000074
 800fcdc:	080110e7 	.word	0x080110e7

0800fce0 <sqrtf>:
 800fce0:	b500      	push	{lr}
 800fce2:	ed2d 8b02 	vpush	{d8}
 800fce6:	b08b      	sub	sp, #44	; 0x2c
 800fce8:	eeb0 8a40 	vmov.f32	s16, s0
 800fcec:	f000 fa38 	bl	8010160 <__ieee754_sqrtf>
 800fcf0:	4b21      	ldr	r3, [pc, #132]	; (800fd78 <sqrtf+0x98>)
 800fcf2:	f993 3000 	ldrsb.w	r3, [r3]
 800fcf6:	1c5a      	adds	r2, r3, #1
 800fcf8:	d028      	beq.n	800fd4c <sqrtf+0x6c>
 800fcfa:	eeb4 8a48 	vcmp.f32	s16, s16
 800fcfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd02:	d623      	bvs.n	800fd4c <sqrtf+0x6c>
 800fd04:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800fd08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd0c:	d51e      	bpl.n	800fd4c <sqrtf+0x6c>
 800fd0e:	2201      	movs	r2, #1
 800fd10:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 800fd14:	9200      	str	r2, [sp, #0]
 800fd16:	4a19      	ldr	r2, [pc, #100]	; (800fd7c <sqrtf+0x9c>)
 800fd18:	9201      	str	r2, [sp, #4]
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	9208      	str	r2, [sp, #32]
 800fd1e:	ed8d 8b04 	vstr	d8, [sp, #16]
 800fd22:	ed8d 8b02 	vstr	d8, [sp, #8]
 800fd26:	ed9f 7b12 	vldr	d7, [pc, #72]	; 800fd70 <sqrtf+0x90>
 800fd2a:	b9a3      	cbnz	r3, 800fd56 <sqrtf+0x76>
 800fd2c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fd30:	4668      	mov	r0, sp
 800fd32:	f000 fdca 	bl	80108ca <matherr>
 800fd36:	b1a0      	cbz	r0, 800fd62 <sqrtf+0x82>
 800fd38:	9b08      	ldr	r3, [sp, #32]
 800fd3a:	b11b      	cbz	r3, 800fd44 <sqrtf+0x64>
 800fd3c:	f7ff fc54 	bl	800f5e8 <__errno>
 800fd40:	9b08      	ldr	r3, [sp, #32]
 800fd42:	6003      	str	r3, [r0, #0]
 800fd44:	ed9d 0b06 	vldr	d0, [sp, #24]
 800fd48:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800fd4c:	b00b      	add	sp, #44	; 0x2c
 800fd4e:	ecbd 8b02 	vpop	{d8}
 800fd52:	f85d fb04 	ldr.w	pc, [sp], #4
 800fd56:	2b02      	cmp	r3, #2
 800fd58:	ee87 6b07 	vdiv.f64	d6, d7, d7
 800fd5c:	ed8d 6b06 	vstr	d6, [sp, #24]
 800fd60:	d1e6      	bne.n	800fd30 <sqrtf+0x50>
 800fd62:	f7ff fc41 	bl	800f5e8 <__errno>
 800fd66:	2321      	movs	r3, #33	; 0x21
 800fd68:	6003      	str	r3, [r0, #0]
 800fd6a:	e7e5      	b.n	800fd38 <sqrtf+0x58>
 800fd6c:	f3af 8000 	nop.w
	...
 800fd78:	20000074 	.word	0x20000074
 800fd7c:	080110ed 	.word	0x080110ed

0800fd80 <__ieee754_log10f>:
 800fd80:	b508      	push	{r3, lr}
 800fd82:	ee10 2a10 	vmov	r2, s0
 800fd86:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800fd8a:	ed2d 8b02 	vpush	{d8}
 800fd8e:	d108      	bne.n	800fda2 <__ieee754_log10f+0x22>
 800fd90:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800fe14 <__ieee754_log10f+0x94>
 800fd94:	eddf 7a20 	vldr	s15, [pc, #128]	; 800fe18 <__ieee754_log10f+0x98>
 800fd98:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800fd9c:	ecbd 8b02 	vpop	{d8}
 800fda0:	bd08      	pop	{r3, pc}
 800fda2:	2a00      	cmp	r2, #0
 800fda4:	da02      	bge.n	800fdac <__ieee754_log10f+0x2c>
 800fda6:	ee30 7a40 	vsub.f32	s14, s0, s0
 800fdaa:	e7f3      	b.n	800fd94 <__ieee754_log10f+0x14>
 800fdac:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800fdb0:	db02      	blt.n	800fdb8 <__ieee754_log10f+0x38>
 800fdb2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fdb6:	e7f1      	b.n	800fd9c <__ieee754_log10f+0x1c>
 800fdb8:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800fdbc:	bfbf      	itttt	lt
 800fdbe:	eddf 7a17 	vldrlt	s15, [pc, #92]	; 800fe1c <__ieee754_log10f+0x9c>
 800fdc2:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800fdc6:	f06f 0118 	mvnlt.w	r1, #24
 800fdca:	ee17 2a90 	vmovlt	r2, s15
 800fdce:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800fdd2:	bfa8      	it	ge
 800fdd4:	2100      	movge	r1, #0
 800fdd6:	3b7f      	subs	r3, #127	; 0x7f
 800fdd8:	440b      	add	r3, r1
 800fdda:	0fd9      	lsrs	r1, r3, #31
 800fddc:	440b      	add	r3, r1
 800fdde:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800fde2:	f1c1 017f 	rsb	r1, r1, #127	; 0x7f
 800fde6:	ee07 3a90 	vmov	s15, r3
 800fdea:	ea42 53c1 	orr.w	r3, r2, r1, lsl #23
 800fdee:	ee00 3a10 	vmov	s0, r3
 800fdf2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800fdf6:	f7ff fcaf 	bl	800f758 <logf>
 800fdfa:	eddf 7a09 	vldr	s15, [pc, #36]	; 800fe20 <__ieee754_log10f+0xa0>
 800fdfe:	ee20 0a27 	vmul.f32	s0, s0, s15
 800fe02:	eddf 7a08 	vldr	s15, [pc, #32]	; 800fe24 <__ieee754_log10f+0xa4>
 800fe06:	eea8 0a27 	vfma.f32	s0, s16, s15
 800fe0a:	eddf 7a07 	vldr	s15, [pc, #28]	; 800fe28 <__ieee754_log10f+0xa8>
 800fe0e:	eea8 0a27 	vfma.f32	s0, s16, s15
 800fe12:	e7c3      	b.n	800fd9c <__ieee754_log10f+0x1c>
 800fe14:	cc000000 	.word	0xcc000000
 800fe18:	00000000 	.word	0x00000000
 800fe1c:	4c000000 	.word	0x4c000000
 800fe20:	3ede5bd9 	.word	0x3ede5bd9
 800fe24:	355427db 	.word	0x355427db
 800fe28:	3e9a2080 	.word	0x3e9a2080

0800fe2c <__ieee754_rem_pio2f>:
 800fe2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe2e:	ee10 6a10 	vmov	r6, s0
 800fe32:	4b86      	ldr	r3, [pc, #536]	; (801004c <__ieee754_rem_pio2f+0x220>)
 800fe34:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800fe38:	429c      	cmp	r4, r3
 800fe3a:	b087      	sub	sp, #28
 800fe3c:	4605      	mov	r5, r0
 800fe3e:	dc05      	bgt.n	800fe4c <__ieee754_rem_pio2f+0x20>
 800fe40:	2300      	movs	r3, #0
 800fe42:	ed85 0a00 	vstr	s0, [r5]
 800fe46:	6043      	str	r3, [r0, #4]
 800fe48:	2000      	movs	r0, #0
 800fe4a:	e020      	b.n	800fe8e <__ieee754_rem_pio2f+0x62>
 800fe4c:	4b80      	ldr	r3, [pc, #512]	; (8010050 <__ieee754_rem_pio2f+0x224>)
 800fe4e:	429c      	cmp	r4, r3
 800fe50:	dc38      	bgt.n	800fec4 <__ieee754_rem_pio2f+0x98>
 800fe52:	2e00      	cmp	r6, #0
 800fe54:	f024 040f 	bic.w	r4, r4, #15
 800fe58:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8010054 <__ieee754_rem_pio2f+0x228>
 800fe5c:	4b7e      	ldr	r3, [pc, #504]	; (8010058 <__ieee754_rem_pio2f+0x22c>)
 800fe5e:	dd18      	ble.n	800fe92 <__ieee754_rem_pio2f+0x66>
 800fe60:	429c      	cmp	r4, r3
 800fe62:	ee70 7a47 	vsub.f32	s15, s0, s14
 800fe66:	bf09      	itett	eq
 800fe68:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 801005c <__ieee754_rem_pio2f+0x230>
 800fe6c:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8010060 <__ieee754_rem_pio2f+0x234>
 800fe70:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800fe74:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8010064 <__ieee754_rem_pio2f+0x238>
 800fe78:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800fe7c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fe80:	edc0 6a00 	vstr	s13, [r0]
 800fe84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe88:	edc0 7a01 	vstr	s15, [r0, #4]
 800fe8c:	2001      	movs	r0, #1
 800fe8e:	b007      	add	sp, #28
 800fe90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe92:	429c      	cmp	r4, r3
 800fe94:	ee70 7a07 	vadd.f32	s15, s0, s14
 800fe98:	bf09      	itett	eq
 800fe9a:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 801005c <__ieee754_rem_pio2f+0x230>
 800fe9e:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8010060 <__ieee754_rem_pio2f+0x234>
 800fea2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800fea6:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8010064 <__ieee754_rem_pio2f+0x238>
 800feaa:	ee77 6a87 	vadd.f32	s13, s15, s14
 800feae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800feb2:	edc0 6a00 	vstr	s13, [r0]
 800feb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800feba:	edc0 7a01 	vstr	s15, [r0, #4]
 800febe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fec2:	e7e4      	b.n	800fe8e <__ieee754_rem_pio2f+0x62>
 800fec4:	4b68      	ldr	r3, [pc, #416]	; (8010068 <__ieee754_rem_pio2f+0x23c>)
 800fec6:	429c      	cmp	r4, r3
 800fec8:	dc71      	bgt.n	800ffae <__ieee754_rem_pio2f+0x182>
 800feca:	f7ff fc3d 	bl	800f748 <fabsf>
 800fece:	ed9f 7a67 	vldr	s14, [pc, #412]	; 801006c <__ieee754_rem_pio2f+0x240>
 800fed2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800fed6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800feda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fede:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800fee2:	ee17 0a90 	vmov	r0, s15
 800fee6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8010054 <__ieee754_rem_pio2f+0x228>
 800feea:	eeb1 7a46 	vneg.f32	s14, s12
 800feee:	eea7 0a27 	vfma.f32	s0, s14, s15
 800fef2:	281f      	cmp	r0, #31
 800fef4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8010060 <__ieee754_rem_pio2f+0x234>
 800fef8:	ee66 7a27 	vmul.f32	s15, s12, s15
 800fefc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ff00:	ee16 3a90 	vmov	r3, s13
 800ff04:	dc1c      	bgt.n	800ff40 <__ieee754_rem_pio2f+0x114>
 800ff06:	1e47      	subs	r7, r0, #1
 800ff08:	4959      	ldr	r1, [pc, #356]	; (8010070 <__ieee754_rem_pio2f+0x244>)
 800ff0a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800ff0e:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800ff12:	428a      	cmp	r2, r1
 800ff14:	d014      	beq.n	800ff40 <__ieee754_rem_pio2f+0x114>
 800ff16:	602b      	str	r3, [r5, #0]
 800ff18:	ed95 7a00 	vldr	s14, [r5]
 800ff1c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ff20:	2e00      	cmp	r6, #0
 800ff22:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ff26:	ed85 0a01 	vstr	s0, [r5, #4]
 800ff2a:	dab0      	bge.n	800fe8e <__ieee754_rem_pio2f+0x62>
 800ff2c:	eeb1 7a47 	vneg.f32	s14, s14
 800ff30:	eeb1 0a40 	vneg.f32	s0, s0
 800ff34:	ed85 7a00 	vstr	s14, [r5]
 800ff38:	ed85 0a01 	vstr	s0, [r5, #4]
 800ff3c:	4240      	negs	r0, r0
 800ff3e:	e7a6      	b.n	800fe8e <__ieee754_rem_pio2f+0x62>
 800ff40:	15e4      	asrs	r4, r4, #23
 800ff42:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ff46:	1aa2      	subs	r2, r4, r2
 800ff48:	2a08      	cmp	r2, #8
 800ff4a:	dde4      	ble.n	800ff16 <__ieee754_rem_pio2f+0xea>
 800ff4c:	eddf 7a43 	vldr	s15, [pc, #268]	; 801005c <__ieee754_rem_pio2f+0x230>
 800ff50:	eef0 6a40 	vmov.f32	s13, s0
 800ff54:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ff58:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ff5c:	eea7 0a27 	vfma.f32	s0, s14, s15
 800ff60:	eddf 7a40 	vldr	s15, [pc, #256]	; 8010064 <__ieee754_rem_pio2f+0x238>
 800ff64:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800ff68:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800ff6c:	eef0 7a40 	vmov.f32	s15, s0
 800ff70:	ee15 3a90 	vmov	r3, s11
 800ff74:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ff78:	1aa4      	subs	r4, r4, r2
 800ff7a:	2c19      	cmp	r4, #25
 800ff7c:	dc04      	bgt.n	800ff88 <__ieee754_rem_pio2f+0x15c>
 800ff7e:	edc5 5a00 	vstr	s11, [r5]
 800ff82:	eeb0 0a66 	vmov.f32	s0, s13
 800ff86:	e7c7      	b.n	800ff18 <__ieee754_rem_pio2f+0xec>
 800ff88:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8010074 <__ieee754_rem_pio2f+0x248>
 800ff8c:	eeb0 0a66 	vmov.f32	s0, s13
 800ff90:	eea7 0a25 	vfma.f32	s0, s14, s11
 800ff94:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ff98:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ff9c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8010078 <__ieee754_rem_pio2f+0x24c>
 800ffa0:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800ffa4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ffa8:	ed85 7a00 	vstr	s14, [r5]
 800ffac:	e7b4      	b.n	800ff18 <__ieee754_rem_pio2f+0xec>
 800ffae:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800ffb2:	db06      	blt.n	800ffc2 <__ieee754_rem_pio2f+0x196>
 800ffb4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ffb8:	edc0 7a01 	vstr	s15, [r0, #4]
 800ffbc:	edc0 7a00 	vstr	s15, [r0]
 800ffc0:	e742      	b.n	800fe48 <__ieee754_rem_pio2f+0x1c>
 800ffc2:	15e2      	asrs	r2, r4, #23
 800ffc4:	3a86      	subs	r2, #134	; 0x86
 800ffc6:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800ffca:	ee07 3a90 	vmov	s15, r3
 800ffce:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ffd2:	eddf 6a2a 	vldr	s13, [pc, #168]	; 801007c <__ieee754_rem_pio2f+0x250>
 800ffd6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ffda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ffde:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ffe2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ffe6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ffea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ffee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fff2:	ed8d 7a04 	vstr	s14, [sp, #16]
 800fff6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fffa:	eef5 7a40 	vcmp.f32	s15, #0.0
 800fffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010002:	edcd 7a05 	vstr	s15, [sp, #20]
 8010006:	d11e      	bne.n	8010046 <__ieee754_rem_pio2f+0x21a>
 8010008:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801000c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010010:	bf0c      	ite	eq
 8010012:	2301      	moveq	r3, #1
 8010014:	2302      	movne	r3, #2
 8010016:	491a      	ldr	r1, [pc, #104]	; (8010080 <__ieee754_rem_pio2f+0x254>)
 8010018:	9101      	str	r1, [sp, #4]
 801001a:	2102      	movs	r1, #2
 801001c:	9100      	str	r1, [sp, #0]
 801001e:	a803      	add	r0, sp, #12
 8010020:	4629      	mov	r1, r5
 8010022:	f000 f8a1 	bl	8010168 <__kernel_rem_pio2f>
 8010026:	2e00      	cmp	r6, #0
 8010028:	f6bf af31 	bge.w	800fe8e <__ieee754_rem_pio2f+0x62>
 801002c:	edd5 7a00 	vldr	s15, [r5]
 8010030:	eef1 7a67 	vneg.f32	s15, s15
 8010034:	edc5 7a00 	vstr	s15, [r5]
 8010038:	edd5 7a01 	vldr	s15, [r5, #4]
 801003c:	eef1 7a67 	vneg.f32	s15, s15
 8010040:	edc5 7a01 	vstr	s15, [r5, #4]
 8010044:	e77a      	b.n	800ff3c <__ieee754_rem_pio2f+0x110>
 8010046:	2303      	movs	r3, #3
 8010048:	e7e5      	b.n	8010016 <__ieee754_rem_pio2f+0x1ea>
 801004a:	bf00      	nop
 801004c:	3f490fd8 	.word	0x3f490fd8
 8010050:	4016cbe3 	.word	0x4016cbe3
 8010054:	3fc90f80 	.word	0x3fc90f80
 8010058:	3fc90fd0 	.word	0x3fc90fd0
 801005c:	37354400 	.word	0x37354400
 8010060:	37354443 	.word	0x37354443
 8010064:	2e85a308 	.word	0x2e85a308
 8010068:	43490f80 	.word	0x43490f80
 801006c:	3f22f984 	.word	0x3f22f984
 8010070:	080110f4 	.word	0x080110f4
 8010074:	2e85a300 	.word	0x2e85a300
 8010078:	248d3132 	.word	0x248d3132
 801007c:	43800000 	.word	0x43800000
 8010080:	08011174 	.word	0x08011174

08010084 <__ieee754_sinhf>:
 8010084:	b510      	push	{r4, lr}
 8010086:	ee10 3a10 	vmov	r3, s0
 801008a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 801008e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8010092:	ed2d 8b02 	vpush	{d8}
 8010096:	eef0 7a40 	vmov.f32	s15, s0
 801009a:	db06      	blt.n	80100aa <__ieee754_sinhf+0x26>
 801009c:	ee70 7a00 	vadd.f32	s15, s0, s0
 80100a0:	ecbd 8b02 	vpop	{d8}
 80100a4:	eeb0 0a67 	vmov.f32	s0, s15
 80100a8:	bd10      	pop	{r4, pc}
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	4b28      	ldr	r3, [pc, #160]	; (8010150 <__ieee754_sinhf+0xcc>)
 80100ae:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 80100b2:	eebe 8a00 	vmov.f32	s16, #224	; 0xbf000000 -0.5
 80100b6:	fe28 8a88 	vselge.f32	s16, s17, s16
 80100ba:	429c      	cmp	r4, r3
 80100bc:	dc2a      	bgt.n	8010114 <__ieee754_sinhf+0x90>
 80100be:	f1b4 5f46 	cmp.w	r4, #830472192	; 0x31800000
 80100c2:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80100c6:	da08      	bge.n	80100da <__ieee754_sinhf+0x56>
 80100c8:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8010154 <__ieee754_sinhf+0xd0>
 80100cc:	ee30 7a07 	vadd.f32	s14, s0, s14
 80100d0:	eeb4 7ae8 	vcmpe.f32	s14, s17
 80100d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100d8:	dce2      	bgt.n	80100a0 <__ieee754_sinhf+0x1c>
 80100da:	eeb0 0a67 	vmov.f32	s0, s15
 80100de:	f7ff fb33 	bl	800f748 <fabsf>
 80100e2:	f000 fbfd 	bl	80108e0 <expm1f>
 80100e6:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80100ea:	bfbb      	ittet	lt
 80100ec:	ee20 7a00 	vmullt.f32	s14, s0, s0
 80100f0:	ee70 8a28 	vaddlt.f32	s17, s0, s17
 80100f4:	ee70 8a28 	vaddge.f32	s17, s0, s17
 80100f8:	eec7 7a28 	vdivlt.f32	s15, s14, s17
 80100fc:	bfad      	iteet	ge
 80100fe:	eec0 7a28 	vdivge.f32	s15, s0, s17
 8010102:	eeb0 7a00 	vmovlt.f32	s14, #0	; 0x40000000  2.0
 8010106:	eed0 7a07 	vfnmslt.f32	s15, s0, s14
 801010a:	ee77 7a80 	vaddge.f32	s15, s15, s0
 801010e:	ee67 7a88 	vmul.f32	s15, s15, s16
 8010112:	e7c5      	b.n	80100a0 <__ieee754_sinhf+0x1c>
 8010114:	4b10      	ldr	r3, [pc, #64]	; (8010158 <__ieee754_sinhf+0xd4>)
 8010116:	429c      	cmp	r4, r3
 8010118:	dc06      	bgt.n	8010128 <__ieee754_sinhf+0xa4>
 801011a:	f7ff fb15 	bl	800f748 <fabsf>
 801011e:	f7ff fa95 	bl	800f64c <expf>
 8010122:	ee60 7a08 	vmul.f32	s15, s0, s16
 8010126:	e7bb      	b.n	80100a0 <__ieee754_sinhf+0x1c>
 8010128:	4b0c      	ldr	r3, [pc, #48]	; (801015c <__ieee754_sinhf+0xd8>)
 801012a:	429c      	cmp	r4, r3
 801012c:	dc0a      	bgt.n	8010144 <__ieee754_sinhf+0xc0>
 801012e:	f7ff fb0b 	bl	800f748 <fabsf>
 8010132:	ee20 0a28 	vmul.f32	s0, s0, s17
 8010136:	f7ff fa89 	bl	800f64c <expf>
 801013a:	ee68 7a00 	vmul.f32	s15, s16, s0
 801013e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8010142:	e7ad      	b.n	80100a0 <__ieee754_sinhf+0x1c>
 8010144:	ed9f 7a03 	vldr	s14, [pc, #12]	; 8010154 <__ieee754_sinhf+0xd0>
 8010148:	ee60 7a07 	vmul.f32	s15, s0, s14
 801014c:	e7a8      	b.n	80100a0 <__ieee754_sinhf+0x1c>
 801014e:	bf00      	nop
 8010150:	41afffff 	.word	0x41afffff
 8010154:	7cf0bdc2 	.word	0x7cf0bdc2
 8010158:	42b17217 	.word	0x42b17217
 801015c:	42b2d4fc 	.word	0x42b2d4fc

08010160 <__ieee754_sqrtf>:
 8010160:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010164:	4770      	bx	lr
	...

08010168 <__kernel_rem_pio2f>:
 8010168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801016c:	ed2d 8b04 	vpush	{d8-d9}
 8010170:	b0d7      	sub	sp, #348	; 0x15c
 8010172:	469b      	mov	fp, r3
 8010174:	460e      	mov	r6, r1
 8010176:	4bbe      	ldr	r3, [pc, #760]	; (8010470 <__kernel_rem_pio2f+0x308>)
 8010178:	9964      	ldr	r1, [sp, #400]	; 0x190
 801017a:	9002      	str	r0, [sp, #8]
 801017c:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8010180:	9865      	ldr	r0, [sp, #404]	; 0x194
 8010182:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8010480 <__kernel_rem_pio2f+0x318>
 8010186:	1ed1      	subs	r1, r2, #3
 8010188:	2308      	movs	r3, #8
 801018a:	fb91 f1f3 	sdiv	r1, r1, r3
 801018e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8010192:	f10b 3aff 	add.w	sl, fp, #4294967295	; 0xffffffff
 8010196:	1c4c      	adds	r4, r1, #1
 8010198:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 801019c:	eba1 050a 	sub.w	r5, r1, sl
 80101a0:	aa1a      	add	r2, sp, #104	; 0x68
 80101a2:	eb09 070a 	add.w	r7, r9, sl
 80101a6:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 80101aa:	4696      	mov	lr, r2
 80101ac:	2300      	movs	r3, #0
 80101ae:	42bb      	cmp	r3, r7
 80101b0:	dd0f      	ble.n	80101d2 <__kernel_rem_pio2f+0x6a>
 80101b2:	af42      	add	r7, sp, #264	; 0x108
 80101b4:	2200      	movs	r2, #0
 80101b6:	454a      	cmp	r2, r9
 80101b8:	dc27      	bgt.n	801020a <__kernel_rem_pio2f+0xa2>
 80101ba:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 80101be:	eb0b 0302 	add.w	r3, fp, r2
 80101c2:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 80101c6:	9d02      	ldr	r5, [sp, #8]
 80101c8:	eddf 7aad 	vldr	s15, [pc, #692]	; 8010480 <__kernel_rem_pio2f+0x318>
 80101cc:	f04f 0c00 	mov.w	ip, #0
 80101d0:	e015      	b.n	80101fe <__kernel_rem_pio2f+0x96>
 80101d2:	42dd      	cmn	r5, r3
 80101d4:	bf5d      	ittte	pl
 80101d6:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 80101da:	ee07 2a90 	vmovpl	s15, r2
 80101de:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80101e2:	eef0 7a47 	vmovmi.f32	s15, s14
 80101e6:	ecee 7a01 	vstmia	lr!, {s15}
 80101ea:	3301      	adds	r3, #1
 80101ec:	e7df      	b.n	80101ae <__kernel_rem_pio2f+0x46>
 80101ee:	ecf5 6a01 	vldmia	r5!, {s13}
 80101f2:	ed33 7a01 	vldmdb	r3!, {s14}
 80101f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80101fa:	f10c 0c01 	add.w	ip, ip, #1
 80101fe:	45d4      	cmp	ip, sl
 8010200:	ddf5      	ble.n	80101ee <__kernel_rem_pio2f+0x86>
 8010202:	ece7 7a01 	vstmia	r7!, {s15}
 8010206:	3201      	adds	r2, #1
 8010208:	e7d5      	b.n	80101b6 <__kernel_rem_pio2f+0x4e>
 801020a:	ab06      	add	r3, sp, #24
 801020c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8010210:	9304      	str	r3, [sp, #16]
 8010212:	eddf 8a9a 	vldr	s17, [pc, #616]	; 801047c <__kernel_rem_pio2f+0x314>
 8010216:	ed9f 9a98 	vldr	s18, [pc, #608]	; 8010478 <__kernel_rem_pio2f+0x310>
 801021a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 801021e:	9303      	str	r3, [sp, #12]
 8010220:	464d      	mov	r5, r9
 8010222:	ab56      	add	r3, sp, #344	; 0x158
 8010224:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 8010228:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 801022c:	3f01      	subs	r7, #1
 801022e:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8010232:	00bf      	lsls	r7, r7, #2
 8010234:	ab56      	add	r3, sp, #344	; 0x158
 8010236:	19da      	adds	r2, r3, r7
 8010238:	3a4c      	subs	r2, #76	; 0x4c
 801023a:	2300      	movs	r3, #0
 801023c:	1ae9      	subs	r1, r5, r3
 801023e:	2900      	cmp	r1, #0
 8010240:	dc4c      	bgt.n	80102dc <__kernel_rem_pio2f+0x174>
 8010242:	4620      	mov	r0, r4
 8010244:	f000 fcc2 	bl	8010bcc <scalbnf>
 8010248:	eeb0 8a40 	vmov.f32	s16, s0
 801024c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8010250:	ee28 0a00 	vmul.f32	s0, s16, s0
 8010254:	f000 fc78 	bl	8010b48 <floorf>
 8010258:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801025c:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010260:	2c00      	cmp	r4, #0
 8010262:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010266:	edcd 7a01 	vstr	s15, [sp, #4]
 801026a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801026e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8010272:	dd48      	ble.n	8010306 <__kernel_rem_pio2f+0x19e>
 8010274:	1e69      	subs	r1, r5, #1
 8010276:	ab06      	add	r3, sp, #24
 8010278:	f1c4 0008 	rsb	r0, r4, #8
 801027c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8010280:	9a01      	ldr	r2, [sp, #4]
 8010282:	fa4c f300 	asr.w	r3, ip, r0
 8010286:	441a      	add	r2, r3
 8010288:	4083      	lsls	r3, r0
 801028a:	9201      	str	r2, [sp, #4]
 801028c:	ebac 0203 	sub.w	r2, ip, r3
 8010290:	ab06      	add	r3, sp, #24
 8010292:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8010296:	f1c4 0307 	rsb	r3, r4, #7
 801029a:	fa42 f803 	asr.w	r8, r2, r3
 801029e:	f1b8 0f00 	cmp.w	r8, #0
 80102a2:	dd41      	ble.n	8010328 <__kernel_rem_pio2f+0x1c0>
 80102a4:	9b01      	ldr	r3, [sp, #4]
 80102a6:	2000      	movs	r0, #0
 80102a8:	3301      	adds	r3, #1
 80102aa:	9301      	str	r3, [sp, #4]
 80102ac:	4601      	mov	r1, r0
 80102ae:	4285      	cmp	r5, r0
 80102b0:	dc6d      	bgt.n	801038e <__kernel_rem_pio2f+0x226>
 80102b2:	2c00      	cmp	r4, #0
 80102b4:	dd04      	ble.n	80102c0 <__kernel_rem_pio2f+0x158>
 80102b6:	2c01      	cmp	r4, #1
 80102b8:	d07e      	beq.n	80103b8 <__kernel_rem_pio2f+0x250>
 80102ba:	2c02      	cmp	r4, #2
 80102bc:	f000 8086 	beq.w	80103cc <__kernel_rem_pio2f+0x264>
 80102c0:	f1b8 0f02 	cmp.w	r8, #2
 80102c4:	d130      	bne.n	8010328 <__kernel_rem_pio2f+0x1c0>
 80102c6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80102ca:	ee30 8a48 	vsub.f32	s16, s0, s16
 80102ce:	b359      	cbz	r1, 8010328 <__kernel_rem_pio2f+0x1c0>
 80102d0:	4620      	mov	r0, r4
 80102d2:	f000 fc7b 	bl	8010bcc <scalbnf>
 80102d6:	ee38 8a40 	vsub.f32	s16, s16, s0
 80102da:	e025      	b.n	8010328 <__kernel_rem_pio2f+0x1c0>
 80102dc:	ee60 7a28 	vmul.f32	s15, s0, s17
 80102e0:	a806      	add	r0, sp, #24
 80102e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80102e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80102ea:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80102ee:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80102f2:	ee10 1a10 	vmov	r1, s0
 80102f6:	ed32 0a01 	vldmdb	r2!, {s0}
 80102fa:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 80102fe:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010302:	3301      	adds	r3, #1
 8010304:	e79a      	b.n	801023c <__kernel_rem_pio2f+0xd4>
 8010306:	d106      	bne.n	8010316 <__kernel_rem_pio2f+0x1ae>
 8010308:	1e6b      	subs	r3, r5, #1
 801030a:	aa06      	add	r2, sp, #24
 801030c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010310:	ea4f 2822 	mov.w	r8, r2, asr #8
 8010314:	e7c3      	b.n	801029e <__kernel_rem_pio2f+0x136>
 8010316:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801031a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801031e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010322:	da31      	bge.n	8010388 <__kernel_rem_pio2f+0x220>
 8010324:	f04f 0800 	mov.w	r8, #0
 8010328:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801032c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010330:	f040 80a8 	bne.w	8010484 <__kernel_rem_pio2f+0x31c>
 8010334:	1e6b      	subs	r3, r5, #1
 8010336:	4618      	mov	r0, r3
 8010338:	2200      	movs	r2, #0
 801033a:	4548      	cmp	r0, r9
 801033c:	da4d      	bge.n	80103da <__kernel_rem_pio2f+0x272>
 801033e:	2a00      	cmp	r2, #0
 8010340:	f000 8087 	beq.w	8010452 <__kernel_rem_pio2f+0x2ea>
 8010344:	aa06      	add	r2, sp, #24
 8010346:	3c08      	subs	r4, #8
 8010348:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801034c:	2900      	cmp	r1, #0
 801034e:	f000 808d 	beq.w	801046c <__kernel_rem_pio2f+0x304>
 8010352:	4620      	mov	r0, r4
 8010354:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8010358:	9302      	str	r3, [sp, #8]
 801035a:	f000 fc37 	bl	8010bcc <scalbnf>
 801035e:	9b02      	ldr	r3, [sp, #8]
 8010360:	ed9f 7a46 	vldr	s14, [pc, #280]	; 801047c <__kernel_rem_pio2f+0x314>
 8010364:	0099      	lsls	r1, r3, #2
 8010366:	aa42      	add	r2, sp, #264	; 0x108
 8010368:	1850      	adds	r0, r2, r1
 801036a:	1d05      	adds	r5, r0, #4
 801036c:	461c      	mov	r4, r3
 801036e:	2c00      	cmp	r4, #0
 8010370:	f280 80b8 	bge.w	80104e4 <__kernel_rem_pio2f+0x37c>
 8010374:	2500      	movs	r5, #0
 8010376:	1b5c      	subs	r4, r3, r5
 8010378:	2c00      	cmp	r4, #0
 801037a:	f2c0 80d8 	blt.w	801052e <__kernel_rem_pio2f+0x3c6>
 801037e:	4f3d      	ldr	r7, [pc, #244]	; (8010474 <__kernel_rem_pio2f+0x30c>)
 8010380:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8010480 <__kernel_rem_pio2f+0x318>
 8010384:	2400      	movs	r4, #0
 8010386:	e0c6      	b.n	8010516 <__kernel_rem_pio2f+0x3ae>
 8010388:	f04f 0802 	mov.w	r8, #2
 801038c:	e78a      	b.n	80102a4 <__kernel_rem_pio2f+0x13c>
 801038e:	ab06      	add	r3, sp, #24
 8010390:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8010394:	b949      	cbnz	r1, 80103aa <__kernel_rem_pio2f+0x242>
 8010396:	b12b      	cbz	r3, 80103a4 <__kernel_rem_pio2f+0x23c>
 8010398:	aa06      	add	r2, sp, #24
 801039a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 801039e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80103a2:	2301      	movs	r3, #1
 80103a4:	3001      	adds	r0, #1
 80103a6:	4619      	mov	r1, r3
 80103a8:	e781      	b.n	80102ae <__kernel_rem_pio2f+0x146>
 80103aa:	aa06      	add	r2, sp, #24
 80103ac:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80103b0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80103b4:	460b      	mov	r3, r1
 80103b6:	e7f5      	b.n	80103a4 <__kernel_rem_pio2f+0x23c>
 80103b8:	1e68      	subs	r0, r5, #1
 80103ba:	ab06      	add	r3, sp, #24
 80103bc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80103c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80103c4:	aa06      	add	r2, sp, #24
 80103c6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80103ca:	e779      	b.n	80102c0 <__kernel_rem_pio2f+0x158>
 80103cc:	1e68      	subs	r0, r5, #1
 80103ce:	ab06      	add	r3, sp, #24
 80103d0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80103d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80103d8:	e7f4      	b.n	80103c4 <__kernel_rem_pio2f+0x25c>
 80103da:	a906      	add	r1, sp, #24
 80103dc:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80103e0:	3801      	subs	r0, #1
 80103e2:	430a      	orrs	r2, r1
 80103e4:	e7a9      	b.n	801033a <__kernel_rem_pio2f+0x1d2>
 80103e6:	f10c 0c01 	add.w	ip, ip, #1
 80103ea:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80103ee:	2a00      	cmp	r2, #0
 80103f0:	d0f9      	beq.n	80103e6 <__kernel_rem_pio2f+0x27e>
 80103f2:	eb0b 0305 	add.w	r3, fp, r5
 80103f6:	aa1a      	add	r2, sp, #104	; 0x68
 80103f8:	009b      	lsls	r3, r3, #2
 80103fa:	1898      	adds	r0, r3, r2
 80103fc:	3004      	adds	r0, #4
 80103fe:	1c69      	adds	r1, r5, #1
 8010400:	3704      	adds	r7, #4
 8010402:	2200      	movs	r2, #0
 8010404:	4465      	add	r5, ip
 8010406:	9005      	str	r0, [sp, #20]
 8010408:	428d      	cmp	r5, r1
 801040a:	f6ff af0a 	blt.w	8010222 <__kernel_rem_pio2f+0xba>
 801040e:	a81a      	add	r0, sp, #104	; 0x68
 8010410:	eb02 0c03 	add.w	ip, r2, r3
 8010414:	4484      	add	ip, r0
 8010416:	9803      	ldr	r0, [sp, #12]
 8010418:	f8dd e008 	ldr.w	lr, [sp, #8]
 801041c:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8010420:	9001      	str	r0, [sp, #4]
 8010422:	ee07 0a90 	vmov	s15, r0
 8010426:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801042a:	9805      	ldr	r0, [sp, #20]
 801042c:	edcc 7a00 	vstr	s15, [ip]
 8010430:	eddf 7a13 	vldr	s15, [pc, #76]	; 8010480 <__kernel_rem_pio2f+0x318>
 8010434:	eb00 0802 	add.w	r8, r0, r2
 8010438:	f04f 0c00 	mov.w	ip, #0
 801043c:	45d4      	cmp	ip, sl
 801043e:	dd0c      	ble.n	801045a <__kernel_rem_pio2f+0x2f2>
 8010440:	eb02 0c07 	add.w	ip, r2, r7
 8010444:	a842      	add	r0, sp, #264	; 0x108
 8010446:	4484      	add	ip, r0
 8010448:	edcc 7a01 	vstr	s15, [ip, #4]
 801044c:	3101      	adds	r1, #1
 801044e:	3204      	adds	r2, #4
 8010450:	e7da      	b.n	8010408 <__kernel_rem_pio2f+0x2a0>
 8010452:	9b04      	ldr	r3, [sp, #16]
 8010454:	f04f 0c01 	mov.w	ip, #1
 8010458:	e7c7      	b.n	80103ea <__kernel_rem_pio2f+0x282>
 801045a:	ecfe 6a01 	vldmia	lr!, {s13}
 801045e:	ed38 7a01 	vldmdb	r8!, {s14}
 8010462:	f10c 0c01 	add.w	ip, ip, #1
 8010466:	eee6 7a87 	vfma.f32	s15, s13, s14
 801046a:	e7e7      	b.n	801043c <__kernel_rem_pio2f+0x2d4>
 801046c:	3b01      	subs	r3, #1
 801046e:	e769      	b.n	8010344 <__kernel_rem_pio2f+0x1dc>
 8010470:	080114b8 	.word	0x080114b8
 8010474:	0801148c 	.word	0x0801148c
 8010478:	43800000 	.word	0x43800000
 801047c:	3b800000 	.word	0x3b800000
 8010480:	00000000 	.word	0x00000000
 8010484:	4260      	negs	r0, r4
 8010486:	eeb0 0a48 	vmov.f32	s0, s16
 801048a:	f000 fb9f 	bl	8010bcc <scalbnf>
 801048e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8010478 <__kernel_rem_pio2f+0x310>
 8010492:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8010496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801049a:	db1a      	blt.n	80104d2 <__kernel_rem_pio2f+0x36a>
 801049c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 801047c <__kernel_rem_pio2f+0x314>
 80104a0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80104a4:	aa06      	add	r2, sp, #24
 80104a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80104aa:	a906      	add	r1, sp, #24
 80104ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80104b0:	3408      	adds	r4, #8
 80104b2:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80104b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80104ba:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80104be:	ee10 3a10 	vmov	r3, s0
 80104c2:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80104c6:	1c6b      	adds	r3, r5, #1
 80104c8:	ee17 2a90 	vmov	r2, s15
 80104cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80104d0:	e73f      	b.n	8010352 <__kernel_rem_pio2f+0x1ea>
 80104d2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80104d6:	aa06      	add	r2, sp, #24
 80104d8:	ee10 3a10 	vmov	r3, s0
 80104dc:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80104e0:	462b      	mov	r3, r5
 80104e2:	e736      	b.n	8010352 <__kernel_rem_pio2f+0x1ea>
 80104e4:	aa06      	add	r2, sp, #24
 80104e6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80104ea:	9202      	str	r2, [sp, #8]
 80104ec:	ee07 2a90 	vmov	s15, r2
 80104f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80104f4:	3c01      	subs	r4, #1
 80104f6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80104fa:	ee20 0a07 	vmul.f32	s0, s0, s14
 80104fe:	ed65 7a01 	vstmdb	r5!, {s15}
 8010502:	e734      	b.n	801036e <__kernel_rem_pio2f+0x206>
 8010504:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 8010508:	ecf7 6a01 	vldmia	r7!, {s13}
 801050c:	ed9c 7a00 	vldr	s14, [ip]
 8010510:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010514:	3401      	adds	r4, #1
 8010516:	454c      	cmp	r4, r9
 8010518:	dc01      	bgt.n	801051e <__kernel_rem_pio2f+0x3b6>
 801051a:	42a5      	cmp	r5, r4
 801051c:	daf2      	bge.n	8010504 <__kernel_rem_pio2f+0x39c>
 801051e:	aa56      	add	r2, sp, #344	; 0x158
 8010520:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 8010524:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 8010528:	3501      	adds	r5, #1
 801052a:	3804      	subs	r0, #4
 801052c:	e723      	b.n	8010376 <__kernel_rem_pio2f+0x20e>
 801052e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8010530:	2a03      	cmp	r2, #3
 8010532:	d84d      	bhi.n	80105d0 <__kernel_rem_pio2f+0x468>
 8010534:	e8df f002 	tbb	[pc, r2]
 8010538:	021f1f3e 	.word	0x021f1f3e
 801053c:	aa56      	add	r2, sp, #344	; 0x158
 801053e:	4411      	add	r1, r2
 8010540:	399c      	subs	r1, #156	; 0x9c
 8010542:	4608      	mov	r0, r1
 8010544:	461c      	mov	r4, r3
 8010546:	2c00      	cmp	r4, #0
 8010548:	dc5f      	bgt.n	801060a <__kernel_rem_pio2f+0x4a2>
 801054a:	4608      	mov	r0, r1
 801054c:	461c      	mov	r4, r3
 801054e:	2c01      	cmp	r4, #1
 8010550:	dc6b      	bgt.n	801062a <__kernel_rem_pio2f+0x4c2>
 8010552:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 8010480 <__kernel_rem_pio2f+0x318>
 8010556:	2b01      	cmp	r3, #1
 8010558:	dc77      	bgt.n	801064a <__kernel_rem_pio2f+0x4e2>
 801055a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 801055e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8010562:	f1b8 0f00 	cmp.w	r8, #0
 8010566:	d176      	bne.n	8010656 <__kernel_rem_pio2f+0x4ee>
 8010568:	edc6 6a00 	vstr	s13, [r6]
 801056c:	ed86 7a01 	vstr	s14, [r6, #4]
 8010570:	edc6 7a02 	vstr	s15, [r6, #8]
 8010574:	e02c      	b.n	80105d0 <__kernel_rem_pio2f+0x468>
 8010576:	aa56      	add	r2, sp, #344	; 0x158
 8010578:	4411      	add	r1, r2
 801057a:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 8010480 <__kernel_rem_pio2f+0x318>
 801057e:	399c      	subs	r1, #156	; 0x9c
 8010580:	4618      	mov	r0, r3
 8010582:	2800      	cmp	r0, #0
 8010584:	da32      	bge.n	80105ec <__kernel_rem_pio2f+0x484>
 8010586:	f1b8 0f00 	cmp.w	r8, #0
 801058a:	d035      	beq.n	80105f8 <__kernel_rem_pio2f+0x490>
 801058c:	eef1 7a47 	vneg.f32	s15, s14
 8010590:	edc6 7a00 	vstr	s15, [r6]
 8010594:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8010598:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801059c:	a82f      	add	r0, sp, #188	; 0xbc
 801059e:	2101      	movs	r1, #1
 80105a0:	428b      	cmp	r3, r1
 80105a2:	da2c      	bge.n	80105fe <__kernel_rem_pio2f+0x496>
 80105a4:	f1b8 0f00 	cmp.w	r8, #0
 80105a8:	d001      	beq.n	80105ae <__kernel_rem_pio2f+0x446>
 80105aa:	eef1 7a67 	vneg.f32	s15, s15
 80105ae:	edc6 7a01 	vstr	s15, [r6, #4]
 80105b2:	e00d      	b.n	80105d0 <__kernel_rem_pio2f+0x468>
 80105b4:	aa56      	add	r2, sp, #344	; 0x158
 80105b6:	4411      	add	r1, r2
 80105b8:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8010480 <__kernel_rem_pio2f+0x318>
 80105bc:	399c      	subs	r1, #156	; 0x9c
 80105be:	2b00      	cmp	r3, #0
 80105c0:	da0e      	bge.n	80105e0 <__kernel_rem_pio2f+0x478>
 80105c2:	f1b8 0f00 	cmp.w	r8, #0
 80105c6:	d001      	beq.n	80105cc <__kernel_rem_pio2f+0x464>
 80105c8:	eef1 7a67 	vneg.f32	s15, s15
 80105cc:	edc6 7a00 	vstr	s15, [r6]
 80105d0:	9b01      	ldr	r3, [sp, #4]
 80105d2:	f003 0007 	and.w	r0, r3, #7
 80105d6:	b057      	add	sp, #348	; 0x15c
 80105d8:	ecbd 8b04 	vpop	{d8-d9}
 80105dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105e0:	ed31 7a01 	vldmdb	r1!, {s14}
 80105e4:	3b01      	subs	r3, #1
 80105e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80105ea:	e7e8      	b.n	80105be <__kernel_rem_pio2f+0x456>
 80105ec:	ed71 7a01 	vldmdb	r1!, {s15}
 80105f0:	3801      	subs	r0, #1
 80105f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80105f6:	e7c4      	b.n	8010582 <__kernel_rem_pio2f+0x41a>
 80105f8:	eef0 7a47 	vmov.f32	s15, s14
 80105fc:	e7c8      	b.n	8010590 <__kernel_rem_pio2f+0x428>
 80105fe:	ecb0 7a01 	vldmia	r0!, {s14}
 8010602:	3101      	adds	r1, #1
 8010604:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010608:	e7ca      	b.n	80105a0 <__kernel_rem_pio2f+0x438>
 801060a:	ed50 7a02 	vldr	s15, [r0, #-8]
 801060e:	ed70 6a01 	vldmdb	r0!, {s13}
 8010612:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010616:	3c01      	subs	r4, #1
 8010618:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801061c:	ed00 7a01 	vstr	s14, [r0, #-4]
 8010620:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010624:	edc0 7a00 	vstr	s15, [r0]
 8010628:	e78d      	b.n	8010546 <__kernel_rem_pio2f+0x3de>
 801062a:	ed50 7a02 	vldr	s15, [r0, #-8]
 801062e:	ed70 6a01 	vldmdb	r0!, {s13}
 8010632:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010636:	3c01      	subs	r4, #1
 8010638:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801063c:	ed00 7a01 	vstr	s14, [r0, #-4]
 8010640:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010644:	edc0 7a00 	vstr	s15, [r0]
 8010648:	e781      	b.n	801054e <__kernel_rem_pio2f+0x3e6>
 801064a:	ed31 7a01 	vldmdb	r1!, {s14}
 801064e:	3b01      	subs	r3, #1
 8010650:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010654:	e77f      	b.n	8010556 <__kernel_rem_pio2f+0x3ee>
 8010656:	eef1 6a66 	vneg.f32	s13, s13
 801065a:	eeb1 7a47 	vneg.f32	s14, s14
 801065e:	edc6 6a00 	vstr	s13, [r6]
 8010662:	ed86 7a01 	vstr	s14, [r6, #4]
 8010666:	eef1 7a67 	vneg.f32	s15, s15
 801066a:	e781      	b.n	8010570 <__kernel_rem_pio2f+0x408>

0801066c <__kernel_tanf>:
 801066c:	b508      	push	{r3, lr}
 801066e:	ee10 3a10 	vmov	r3, s0
 8010672:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8010676:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 801067a:	eef0 7a40 	vmov.f32	s15, s0
 801067e:	da17      	bge.n	80106b0 <__kernel_tanf+0x44>
 8010680:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8010684:	ee17 1a10 	vmov	r1, s14
 8010688:	bb41      	cbnz	r1, 80106dc <__kernel_tanf+0x70>
 801068a:	1c43      	adds	r3, r0, #1
 801068c:	4313      	orrs	r3, r2
 801068e:	d108      	bne.n	80106a2 <__kernel_tanf+0x36>
 8010690:	f7ff f85a 	bl	800f748 <fabsf>
 8010694:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010698:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801069c:	eeb0 0a67 	vmov.f32	s0, s15
 80106a0:	bd08      	pop	{r3, pc}
 80106a2:	2801      	cmp	r0, #1
 80106a4:	d0fa      	beq.n	801069c <__kernel_tanf+0x30>
 80106a6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80106aa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80106ae:	e7f5      	b.n	801069c <__kernel_tanf+0x30>
 80106b0:	494e      	ldr	r1, [pc, #312]	; (80107ec <__kernel_tanf+0x180>)
 80106b2:	428a      	cmp	r2, r1
 80106b4:	dd12      	ble.n	80106dc <__kernel_tanf+0x70>
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80107f0 <__kernel_tanf+0x184>
 80106bc:	bfb8      	it	lt
 80106be:	eef1 7a40 	vneglt.f32	s15, s0
 80106c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80106c6:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80107f4 <__kernel_tanf+0x188>
 80106ca:	bfb8      	it	lt
 80106cc:	eef1 0a60 	vneglt.f32	s1, s1
 80106d0:	ee77 0a60 	vsub.f32	s1, s14, s1
 80106d4:	ee70 7aa7 	vadd.f32	s15, s1, s15
 80106d8:	eddf 0a47 	vldr	s1, [pc, #284]	; 80107f8 <__kernel_tanf+0x18c>
 80106dc:	ed9f 6a47 	vldr	s12, [pc, #284]	; 80107fc <__kernel_tanf+0x190>
 80106e0:	eddf 5a47 	vldr	s11, [pc, #284]	; 8010800 <__kernel_tanf+0x194>
 80106e4:	ed9f 5a47 	vldr	s10, [pc, #284]	; 8010804 <__kernel_tanf+0x198>
 80106e8:	4940      	ldr	r1, [pc, #256]	; (80107ec <__kernel_tanf+0x180>)
 80106ea:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80106ee:	428a      	cmp	r2, r1
 80106f0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80106f4:	ee67 4aa6 	vmul.f32	s9, s15, s13
 80106f8:	eee7 5a06 	vfma.f32	s11, s14, s12
 80106fc:	ed9f 6a42 	vldr	s12, [pc, #264]	; 8010808 <__kernel_tanf+0x19c>
 8010700:	eea5 6a87 	vfma.f32	s12, s11, s14
 8010704:	eddf 5a41 	vldr	s11, [pc, #260]	; 801080c <__kernel_tanf+0x1a0>
 8010708:	eee6 5a07 	vfma.f32	s11, s12, s14
 801070c:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8010810 <__kernel_tanf+0x1a4>
 8010710:	eea5 6a87 	vfma.f32	s12, s11, s14
 8010714:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8010814 <__kernel_tanf+0x1a8>
 8010718:	eee6 5a07 	vfma.f32	s11, s12, s14
 801071c:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 8010818 <__kernel_tanf+0x1ac>
 8010720:	eea7 6a05 	vfma.f32	s12, s14, s10
 8010724:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 801081c <__kernel_tanf+0x1b0>
 8010728:	eea6 5a07 	vfma.f32	s10, s12, s14
 801072c:	ed9f 6a3c 	vldr	s12, [pc, #240]	; 8010820 <__kernel_tanf+0x1b4>
 8010730:	eea5 6a07 	vfma.f32	s12, s10, s14
 8010734:	ed9f 5a3b 	vldr	s10, [pc, #236]	; 8010824 <__kernel_tanf+0x1b8>
 8010738:	eea6 5a07 	vfma.f32	s10, s12, s14
 801073c:	ed9f 6a3a 	vldr	s12, [pc, #232]	; 8010828 <__kernel_tanf+0x1bc>
 8010740:	eea5 6a07 	vfma.f32	s12, s10, s14
 8010744:	eeb0 7a46 	vmov.f32	s14, s12
 8010748:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801074c:	eeb0 6a60 	vmov.f32	s12, s1
 8010750:	eea7 6a24 	vfma.f32	s12, s14, s9
 8010754:	ed9f 7a35 	vldr	s14, [pc, #212]	; 801082c <__kernel_tanf+0x1c0>
 8010758:	eee6 0a26 	vfma.f32	s1, s12, s13
 801075c:	eee4 0a87 	vfma.f32	s1, s9, s14
 8010760:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8010764:	dd1d      	ble.n	80107a2 <__kernel_tanf+0x136>
 8010766:	ee07 0a10 	vmov	s14, r0
 801076a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801076e:	ee66 5aa6 	vmul.f32	s11, s13, s13
 8010772:	ee76 6a87 	vadd.f32	s13, s13, s14
 8010776:	179b      	asrs	r3, r3, #30
 8010778:	ee85 6aa6 	vdiv.f32	s12, s11, s13
 801077c:	f003 0302 	and.w	r3, r3, #2
 8010780:	f1c3 0301 	rsb	r3, r3, #1
 8010784:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8010788:	ee76 0a60 	vsub.f32	s1, s12, s1
 801078c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8010790:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8010794:	ee07 3a90 	vmov	s15, r3
 8010798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801079c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80107a0:	e77c      	b.n	801069c <__kernel_tanf+0x30>
 80107a2:	2801      	cmp	r0, #1
 80107a4:	d01f      	beq.n	80107e6 <__kernel_tanf+0x17a>
 80107a6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80107aa:	eec7 5a26 	vdiv.f32	s11, s14, s13
 80107ae:	4b20      	ldr	r3, [pc, #128]	; (8010830 <__kernel_tanf+0x1c4>)
 80107b0:	ee16 2a90 	vmov	r2, s13
 80107b4:	401a      	ands	r2, r3
 80107b6:	ee06 2a10 	vmov	s12, r2
 80107ba:	ee15 2a90 	vmov	r2, s11
 80107be:	4013      	ands	r3, r2
 80107c0:	ee07 3a10 	vmov	s14, r3
 80107c4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80107c8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80107cc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80107d0:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80107d4:	eef0 7a66 	vmov.f32	s15, s13
 80107d8:	eee7 7a20 	vfma.f32	s15, s14, s1
 80107dc:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80107e0:	eef0 7a47 	vmov.f32	s15, s14
 80107e4:	e75a      	b.n	801069c <__kernel_tanf+0x30>
 80107e6:	eef0 7a66 	vmov.f32	s15, s13
 80107ea:	e757      	b.n	801069c <__kernel_tanf+0x30>
 80107ec:	3f2ca13f 	.word	0x3f2ca13f
 80107f0:	3f490fda 	.word	0x3f490fda
 80107f4:	33222168 	.word	0x33222168
 80107f8:	00000000 	.word	0x00000000
 80107fc:	37d95384 	.word	0x37d95384
 8010800:	3895c07a 	.word	0x3895c07a
 8010804:	b79bae5f 	.word	0xb79bae5f
 8010808:	398137b9 	.word	0x398137b9
 801080c:	3abede48 	.word	0x3abede48
 8010810:	3c11371f 	.word	0x3c11371f
 8010814:	3d5d0dd1 	.word	0x3d5d0dd1
 8010818:	38a3f445 	.word	0x38a3f445
 801081c:	3a1a26c8 	.word	0x3a1a26c8
 8010820:	3b6b6916 	.word	0x3b6b6916
 8010824:	3cb327a4 	.word	0x3cb327a4
 8010828:	3e088889 	.word	0x3e088889
 801082c:	3eaaaaab 	.word	0x3eaaaaab
 8010830:	fffff000 	.word	0xfffff000

08010834 <with_errnof>:
 8010834:	b510      	push	{r4, lr}
 8010836:	ed2d 8b02 	vpush	{d8}
 801083a:	eeb0 8a40 	vmov.f32	s16, s0
 801083e:	4604      	mov	r4, r0
 8010840:	f7fe fed2 	bl	800f5e8 <__errno>
 8010844:	eeb0 0a48 	vmov.f32	s0, s16
 8010848:	ecbd 8b02 	vpop	{d8}
 801084c:	6004      	str	r4, [r0, #0]
 801084e:	bd10      	pop	{r4, pc}

08010850 <xflowf>:
 8010850:	b130      	cbz	r0, 8010860 <xflowf+0x10>
 8010852:	eef1 7a40 	vneg.f32	s15, s0
 8010856:	2022      	movs	r0, #34	; 0x22
 8010858:	ee27 0a80 	vmul.f32	s0, s15, s0
 801085c:	f7ff bfea 	b.w	8010834 <with_errnof>
 8010860:	eef0 7a40 	vmov.f32	s15, s0
 8010864:	e7f7      	b.n	8010856 <xflowf+0x6>
	...

08010868 <__math_uflowf>:
 8010868:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010870 <__math_uflowf+0x8>
 801086c:	f7ff bff0 	b.w	8010850 <xflowf>
 8010870:	10000000 	.word	0x10000000

08010874 <__math_may_uflowf>:
 8010874:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801087c <__math_may_uflowf+0x8>
 8010878:	f7ff bfea 	b.w	8010850 <xflowf>
 801087c:	1a200000 	.word	0x1a200000

08010880 <__math_oflowf>:
 8010880:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010888 <__math_oflowf+0x8>
 8010884:	f7ff bfe4 	b.w	8010850 <xflowf>
 8010888:	70000000 	.word	0x70000000

0801088c <__math_divzerof>:
 801088c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8010890:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8010894:	2800      	cmp	r0, #0
 8010896:	fe40 7a27 	vseleq.f32	s15, s0, s15
 801089a:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80108a8 <__math_divzerof+0x1c>
 801089e:	2022      	movs	r0, #34	; 0x22
 80108a0:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80108a4:	f7ff bfc6 	b.w	8010834 <with_errnof>
 80108a8:	00000000 	.word	0x00000000

080108ac <__math_invalidf>:
 80108ac:	eef0 7a40 	vmov.f32	s15, s0
 80108b0:	ee30 7a40 	vsub.f32	s14, s0, s0
 80108b4:	eef4 7a67 	vcmp.f32	s15, s15
 80108b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108bc:	ee87 0a07 	vdiv.f32	s0, s14, s14
 80108c0:	d602      	bvs.n	80108c8 <__math_invalidf+0x1c>
 80108c2:	2021      	movs	r0, #33	; 0x21
 80108c4:	f7ff bfb6 	b.w	8010834 <with_errnof>
 80108c8:	4770      	bx	lr

080108ca <matherr>:
 80108ca:	2000      	movs	r0, #0
 80108cc:	4770      	bx	lr
	...

080108d0 <nan>:
 80108d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80108d8 <nan+0x8>
 80108d4:	4770      	bx	lr
 80108d6:	bf00      	nop
 80108d8:	00000000 	.word	0x00000000
 80108dc:	7ff80000 	.word	0x7ff80000

080108e0 <expm1f>:
 80108e0:	ee10 2a10 	vmov	r2, s0
 80108e4:	4984      	ldr	r1, [pc, #528]	; (8010af8 <expm1f+0x218>)
 80108e6:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80108ea:	428b      	cmp	r3, r1
 80108ec:	d923      	bls.n	8010936 <expm1f+0x56>
 80108ee:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80108f2:	d902      	bls.n	80108fa <expm1f+0x1a>
 80108f4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80108f8:	4770      	bx	lr
 80108fa:	d105      	bne.n	8010908 <expm1f+0x28>
 80108fc:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8010900:	2a00      	cmp	r2, #0
 8010902:	fe20 0a27 	vselge.f32	s0, s0, s15
 8010906:	4770      	bx	lr
 8010908:	2a00      	cmp	r2, #0
 801090a:	db08      	blt.n	801091e <expm1f+0x3e>
 801090c:	4a7b      	ldr	r2, [pc, #492]	; (8010afc <expm1f+0x21c>)
 801090e:	4293      	cmp	r3, r2
 8010910:	f240 80ea 	bls.w	8010ae8 <expm1f+0x208>
 8010914:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 8010b00 <expm1f+0x220>
 8010918:	ee20 0a00 	vmul.f32	s0, s0, s0
 801091c:	4770      	bx	lr
 801091e:	eddf 7a79 	vldr	s15, [pc, #484]	; 8010b04 <expm1f+0x224>
 8010922:	ee70 7a27 	vadd.f32	s15, s0, s15
 8010926:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801092a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801092e:	d554      	bpl.n	80109da <expm1f+0xfa>
 8010930:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8010934:	4770      	bx	lr
 8010936:	4974      	ldr	r1, [pc, #464]	; (8010b08 <expm1f+0x228>)
 8010938:	428b      	cmp	r3, r1
 801093a:	d96c      	bls.n	8010a16 <expm1f+0x136>
 801093c:	4973      	ldr	r1, [pc, #460]	; (8010b0c <expm1f+0x22c>)
 801093e:	428b      	cmp	r3, r1
 8010940:	d84b      	bhi.n	80109da <expm1f+0xfa>
 8010942:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8010b10 <expm1f+0x230>
 8010946:	2a00      	cmp	r2, #0
 8010948:	bfa7      	ittee	ge
 801094a:	ee30 7a47 	vsubge.f32	s14, s0, s14
 801094e:	eddf 7a71 	vldrge	s15, [pc, #452]	; 8010b14 <expm1f+0x234>
 8010952:	eddf 7a71 	vldrlt	s15, [pc, #452]	; 8010b18 <expm1f+0x238>
 8010956:	ee30 7a07 	vaddlt.f32	s14, s0, s14
 801095a:	bfac      	ite	ge
 801095c:	2301      	movge	r3, #1
 801095e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010962:	ee37 0a67 	vsub.f32	s0, s14, s15
 8010966:	ee37 7a40 	vsub.f32	s14, s14, s0
 801096a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801096e:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8010972:	ee20 5a25 	vmul.f32	s10, s0, s11
 8010976:	eddf 6a69 	vldr	s13, [pc, #420]	; 8010b1c <expm1f+0x23c>
 801097a:	ed9f 6a69 	vldr	s12, [pc, #420]	; 8010b20 <expm1f+0x240>
 801097e:	ee20 7a05 	vmul.f32	s14, s0, s10
 8010982:	eea7 6a26 	vfma.f32	s12, s14, s13
 8010986:	eddf 6a67 	vldr	s13, [pc, #412]	; 8010b24 <expm1f+0x244>
 801098a:	eee6 6a07 	vfma.f32	s13, s12, s14
 801098e:	ed9f 6a66 	vldr	s12, [pc, #408]	; 8010b28 <expm1f+0x248>
 8010992:	eea6 6a87 	vfma.f32	s12, s13, s14
 8010996:	eddf 6a65 	vldr	s13, [pc, #404]	; 8010b2c <expm1f+0x24c>
 801099a:	eee6 6a07 	vfma.f32	s13, s12, s14
 801099e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80109a2:	eef0 4a46 	vmov.f32	s9, s12
 80109a6:	eee6 4a87 	vfma.f32	s9, s13, s14
 80109aa:	eef0 6a64 	vmov.f32	s13, s9
 80109ae:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
 80109b2:	eee5 4a66 	vfms.f32	s9, s10, s13
 80109b6:	ee36 5ae4 	vsub.f32	s10, s13, s9
 80109ba:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80109be:	eee0 6a64 	vfms.f32	s13, s0, s9
 80109c2:	eef0 4a66 	vmov.f32	s9, s13
 80109c6:	eec5 6a24 	vdiv.f32	s13, s10, s9
 80109ca:	ee66 6a87 	vmul.f32	s13, s13, s14
 80109ce:	bb83      	cbnz	r3, 8010a32 <expm1f+0x152>
 80109d0:	eef0 7a47 	vmov.f32	s15, s14
 80109d4:	eed0 7a26 	vfnms.f32	s15, s0, s13
 80109d8:	e026      	b.n	8010a28 <expm1f+0x148>
 80109da:	eddf 7a55 	vldr	s15, [pc, #340]	; 8010b30 <expm1f+0x250>
 80109de:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80109e2:	ee20 7a27 	vmul.f32	s14, s0, s15
 80109e6:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 80109ea:	2a00      	cmp	r2, #0
 80109ec:	fe66 7aa7 	vselge.f32	s15, s13, s15
 80109f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80109f4:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8010b10 <expm1f+0x230>
 80109f8:	eddf 6a46 	vldr	s13, [pc, #280]	; 8010b14 <expm1f+0x234>
 80109fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010a00:	ee17 3a90 	vmov	r3, s15
 8010a04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010a08:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8010a0c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010a10:	eeb0 7a40 	vmov.f32	s14, s0
 8010a14:	e7a5      	b.n	8010962 <expm1f+0x82>
 8010a16:	f1b3 5f4c 	cmp.w	r3, #855638016	; 0x33000000
 8010a1a:	d208      	bcs.n	8010a2e <expm1f+0x14e>
 8010a1c:	eddf 7a38 	vldr	s15, [pc, #224]	; 8010b00 <expm1f+0x220>
 8010a20:	ee70 7a27 	vadd.f32	s15, s0, s15
 8010a24:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8010a28:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010a2c:	4770      	bx	lr
 8010a2e:	2300      	movs	r3, #0
 8010a30:	e79d      	b.n	801096e <expm1f+0x8e>
 8010a32:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8010a36:	1c5a      	adds	r2, r3, #1
 8010a38:	eed6 7a80 	vfnms.f32	s15, s13, s0
 8010a3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a40:	d106      	bne.n	8010a50 <expm1f+0x170>
 8010a42:	ee70 7a67 	vsub.f32	s15, s0, s15
 8010a46:	eebe 0a00 	vmov.f32	s0, #224	; 0xbf000000 -0.5
 8010a4a:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8010a4e:	4770      	bx	lr
 8010a50:	2b01      	cmp	r3, #1
 8010a52:	d118      	bne.n	8010a86 <expm1f+0x1a6>
 8010a54:	eebd 7a00 	vmov.f32	s14, #208	; 0xbe800000 -0.250
 8010a58:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8010a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a60:	bf41      	itttt	mi
 8010a62:	ee30 0a25 	vaddmi.f32	s0, s0, s11
 8010a66:	ee37 0ac0 	vsubmi.f32	s0, s15, s0
 8010a6a:	eef8 7a00 	vmovmi.f32	s15, #128	; 0xc0000000 -2.0
 8010a6e:	ee20 0a27 	vmulmi.f32	s0, s0, s15
 8010a72:	bf5f      	itttt	pl
 8010a74:	ee30 0a67 	vsubpl.f32	s0, s0, s15
 8010a78:	eef0 7a00 	vmovpl.f32	s15, #0	; 0x40000000  2.0
 8010a7c:	eea0 6a27 	vfmapl.f32	s12, s0, s15
 8010a80:	eeb0 0a46 	vmovpl.f32	s0, s12
 8010a84:	4770      	bx	lr
 8010a86:	1c5a      	adds	r2, r3, #1
 8010a88:	2a39      	cmp	r2, #57	; 0x39
 8010a8a:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8010a8e:	d90b      	bls.n	8010aa8 <expm1f+0x1c8>
 8010a90:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8010a94:	ee36 0a40 	vsub.f32	s0, s12, s0
 8010a98:	ee10 3a10 	vmov	r3, s0
 8010a9c:	440b      	add	r3, r1
 8010a9e:	ee00 3a10 	vmov	s0, r3
 8010aa2:	ee30 0a46 	vsub.f32	s0, s0, s12
 8010aa6:	4770      	bx	lr
 8010aa8:	2b16      	cmp	r3, #22
 8010aaa:	dc11      	bgt.n	8010ad0 <expm1f+0x1f0>
 8010aac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010ab0:	fa42 f303 	asr.w	r3, r2, r3
 8010ab4:	f1c3 537e 	rsb	r3, r3, #1065353216	; 0x3f800000
 8010ab8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8010abc:	ee07 3a90 	vmov	s15, r3
 8010ac0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8010ac4:	ee10 3a10 	vmov	r3, s0
 8010ac8:	440b      	add	r3, r1
 8010aca:	ee00 3a10 	vmov	s0, r3
 8010ace:	4770      	bx	lr
 8010ad0:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8010ad4:	05db      	lsls	r3, r3, #23
 8010ad6:	ee07 3a10 	vmov	s14, r3
 8010ada:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010ade:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010ae2:	ee30 0a06 	vadd.f32	s0, s0, s12
 8010ae6:	e7ed      	b.n	8010ac4 <expm1f+0x1e4>
 8010ae8:	eddf 7a11 	vldr	s15, [pc, #68]	; 8010b30 <expm1f+0x250>
 8010aec:	ee20 7a27 	vmul.f32	s14, s0, s15
 8010af0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8010af4:	e77c      	b.n	80109f0 <expm1f+0x110>
 8010af6:	bf00      	nop
 8010af8:	4195b843 	.word	0x4195b843
 8010afc:	42b17217 	.word	0x42b17217
 8010b00:	7149f2ca 	.word	0x7149f2ca
 8010b04:	0da24260 	.word	0x0da24260
 8010b08:	3eb17218 	.word	0x3eb17218
 8010b0c:	3f851591 	.word	0x3f851591
 8010b10:	3f317180 	.word	0x3f317180
 8010b14:	3717f7d1 	.word	0x3717f7d1
 8010b18:	b717f7d1 	.word	0xb717f7d1
 8010b1c:	b457edbb 	.word	0xb457edbb
 8010b20:	36867e54 	.word	0x36867e54
 8010b24:	b8a670cd 	.word	0xb8a670cd
 8010b28:	3ad00d01 	.word	0x3ad00d01
 8010b2c:	bd088889 	.word	0xbd088889
 8010b30:	3fb8aa3b 	.word	0x3fb8aa3b

08010b34 <finitef>:
 8010b34:	ee10 3a10 	vmov	r3, s0
 8010b38:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8010b3c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8010b40:	bfac      	ite	ge
 8010b42:	2000      	movge	r0, #0
 8010b44:	2001      	movlt	r0, #1
 8010b46:	4770      	bx	lr

08010b48 <floorf>:
 8010b48:	ee10 3a10 	vmov	r3, s0
 8010b4c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8010b50:	0dca      	lsrs	r2, r1, #23
 8010b52:	3a7f      	subs	r2, #127	; 0x7f
 8010b54:	2a16      	cmp	r2, #22
 8010b56:	dc2a      	bgt.n	8010bae <floorf+0x66>
 8010b58:	2a00      	cmp	r2, #0
 8010b5a:	da11      	bge.n	8010b80 <floorf+0x38>
 8010b5c:	eddf 7a18 	vldr	s15, [pc, #96]	; 8010bc0 <floorf+0x78>
 8010b60:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010b64:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b6c:	dd05      	ble.n	8010b7a <floorf+0x32>
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	da23      	bge.n	8010bba <floorf+0x72>
 8010b72:	4a14      	ldr	r2, [pc, #80]	; (8010bc4 <floorf+0x7c>)
 8010b74:	2900      	cmp	r1, #0
 8010b76:	bf18      	it	ne
 8010b78:	4613      	movne	r3, r2
 8010b7a:	ee00 3a10 	vmov	s0, r3
 8010b7e:	4770      	bx	lr
 8010b80:	4911      	ldr	r1, [pc, #68]	; (8010bc8 <floorf+0x80>)
 8010b82:	4111      	asrs	r1, r2
 8010b84:	420b      	tst	r3, r1
 8010b86:	d0fa      	beq.n	8010b7e <floorf+0x36>
 8010b88:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8010bc0 <floorf+0x78>
 8010b8c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010b90:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b98:	ddef      	ble.n	8010b7a <floorf+0x32>
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	bfbe      	ittt	lt
 8010b9e:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8010ba2:	fa40 f202 	asrlt.w	r2, r0, r2
 8010ba6:	189b      	addlt	r3, r3, r2
 8010ba8:	ea23 0301 	bic.w	r3, r3, r1
 8010bac:	e7e5      	b.n	8010b7a <floorf+0x32>
 8010bae:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8010bb2:	d3e4      	bcc.n	8010b7e <floorf+0x36>
 8010bb4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010bb8:	4770      	bx	lr
 8010bba:	2300      	movs	r3, #0
 8010bbc:	e7dd      	b.n	8010b7a <floorf+0x32>
 8010bbe:	bf00      	nop
 8010bc0:	7149f2ca 	.word	0x7149f2ca
 8010bc4:	bf800000 	.word	0xbf800000
 8010bc8:	007fffff 	.word	0x007fffff

08010bcc <scalbnf>:
 8010bcc:	b508      	push	{r3, lr}
 8010bce:	ee10 2a10 	vmov	r2, s0
 8010bd2:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8010bd6:	ed2d 8b02 	vpush	{d8}
 8010bda:	eef0 0a40 	vmov.f32	s1, s0
 8010bde:	d004      	beq.n	8010bea <scalbnf+0x1e>
 8010be0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010be4:	d306      	bcc.n	8010bf4 <scalbnf+0x28>
 8010be6:	ee70 0a00 	vadd.f32	s1, s0, s0
 8010bea:	ecbd 8b02 	vpop	{d8}
 8010bee:	eeb0 0a60 	vmov.f32	s0, s1
 8010bf2:	bd08      	pop	{r3, pc}
 8010bf4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010bf8:	d21c      	bcs.n	8010c34 <scalbnf+0x68>
 8010bfa:	4b1f      	ldr	r3, [pc, #124]	; (8010c78 <scalbnf+0xac>)
 8010bfc:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8010c7c <scalbnf+0xb0>
 8010c00:	4298      	cmp	r0, r3
 8010c02:	ee60 0a27 	vmul.f32	s1, s0, s15
 8010c06:	db10      	blt.n	8010c2a <scalbnf+0x5e>
 8010c08:	ee10 2a90 	vmov	r2, s1
 8010c0c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8010c10:	3b19      	subs	r3, #25
 8010c12:	4403      	add	r3, r0
 8010c14:	2bfe      	cmp	r3, #254	; 0xfe
 8010c16:	dd0f      	ble.n	8010c38 <scalbnf+0x6c>
 8010c18:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8010c80 <scalbnf+0xb4>
 8010c1c:	eeb0 0a48 	vmov.f32	s0, s16
 8010c20:	f000 f834 	bl	8010c8c <copysignf>
 8010c24:	ee60 0a08 	vmul.f32	s1, s0, s16
 8010c28:	e7df      	b.n	8010bea <scalbnf+0x1e>
 8010c2a:	eddf 7a16 	vldr	s15, [pc, #88]	; 8010c84 <scalbnf+0xb8>
 8010c2e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8010c32:	e7da      	b.n	8010bea <scalbnf+0x1e>
 8010c34:	0ddb      	lsrs	r3, r3, #23
 8010c36:	e7ec      	b.n	8010c12 <scalbnf+0x46>
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	dd06      	ble.n	8010c4a <scalbnf+0x7e>
 8010c3c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8010c40:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8010c44:	ee00 3a90 	vmov	s1, r3
 8010c48:	e7cf      	b.n	8010bea <scalbnf+0x1e>
 8010c4a:	f113 0f16 	cmn.w	r3, #22
 8010c4e:	da06      	bge.n	8010c5e <scalbnf+0x92>
 8010c50:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010c54:	4298      	cmp	r0, r3
 8010c56:	dcdf      	bgt.n	8010c18 <scalbnf+0x4c>
 8010c58:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8010c84 <scalbnf+0xb8>
 8010c5c:	e7de      	b.n	8010c1c <scalbnf+0x50>
 8010c5e:	3319      	adds	r3, #25
 8010c60:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8010c64:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8010c68:	eddf 7a07 	vldr	s15, [pc, #28]	; 8010c88 <scalbnf+0xbc>
 8010c6c:	ee07 3a10 	vmov	s14, r3
 8010c70:	ee67 0a27 	vmul.f32	s1, s14, s15
 8010c74:	e7b9      	b.n	8010bea <scalbnf+0x1e>
 8010c76:	bf00      	nop
 8010c78:	ffff3cb0 	.word	0xffff3cb0
 8010c7c:	4c000000 	.word	0x4c000000
 8010c80:	7149f2ca 	.word	0x7149f2ca
 8010c84:	0da24260 	.word	0x0da24260
 8010c88:	33000000 	.word	0x33000000

08010c8c <copysignf>:
 8010c8c:	ee10 3a10 	vmov	r3, s0
 8010c90:	ee10 2a90 	vmov	r2, s1
 8010c94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010c98:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8010c9c:	4313      	orrs	r3, r2
 8010c9e:	ee00 3a10 	vmov	s0, r3
 8010ca2:	4770      	bx	lr

08010ca4 <_init>:
 8010ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ca6:	bf00      	nop
 8010ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010caa:	bc08      	pop	{r3}
 8010cac:	469e      	mov	lr, r3
 8010cae:	4770      	bx	lr

08010cb0 <_fini>:
 8010cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cb2:	bf00      	nop
 8010cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cb6:	bc08      	pop	{r3}
 8010cb8:	469e      	mov	lr, r3
 8010cba:	4770      	bx	lr
