=====
SETUP
29.671
14.223
43.893
uvga/ucharROM/prom_inst_0
2.627
6.087
uvga/n818_s4
7.539
8.600
uvga/n818_s2
9.019
10.080
uvga/n818_s1
10.499
11.560
uvga/n818_s0
11.979
12.605
uvga/pixel_s0
14.223
=====
SETUP
29.954
13.939
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n415_s3
11.736
12.835
uvga/n415_s1
12.840
13.939
uvga/currentCursorCol_1_s1
13.939
=====
SETUP
30.021
13.873
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n414_s2
11.571
12.632
uvga/n414_s1
13.051
13.873
uvga/currentCursorCol_2_s1
13.873
=====
SETUP
30.343
13.907
44.250
uvga/scrollRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.410
5.455
uvga/currentScrolledRow_1_s
5.455
6.018
uvga/n564_s1
6.029
6.655
uvga/n564_s0
7.459
8.085
uvga/ucharBuffer/sp_inst_0
13.907
=====
SETUP
30.358
13.893
44.250
uvga/scrollRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.410
5.455
uvga/currentScrolledRow_1_s
5.455
6.018
uvga/n564_s1
6.029
6.655
uvga/n564_s0
7.459
8.085
uvga/ucharBuffer/sp_inst_1
13.893
=====
SETUP
30.449
13.445
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n420_s3
11.241
12.340
uvga/n420_s1
12.346
13.445
uvga/currentCursorRow_1_s1
13.445
=====
SETUP
30.568
13.325
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n411_s3
11.256
12.288
uvga/n411_s1
12.293
13.325
uvga/currentCursorCol_5_s1
13.325
=====
SETUP
30.757
13.137
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n421_s2
10.933
12.032
uvga/n421_s1
12.038
13.137
uvga/currentCursorRow_0_s1
13.137
=====
SETUP
30.764
13.486
44.250
uvga/scrollRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.410
5.113
uvga/n565_s1
5.608
6.707
uvga/n565_s0
7.197
7.823
uvga/ucharBuffer/sp_inst_1
13.486
=====
SETUP
30.835
13.059
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n416_s2
11.395
12.427
uvga/n416_s5
12.433
13.059
uvga/currentCursorCol_0_s1
13.059
=====
SETUP
30.846
13.047
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n426_s3
10.911
11.943
uvga/n426_s1
11.948
13.047
uvga/scrollRow_0_s1
13.047
=====
SETUP
31.034
12.860
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n423_s3
10.933
12.032
uvga/n423_s1
12.038
12.860
uvga/scrollRow_3_s1
12.860
=====
SETUP
31.056
12.837
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n418_s2
10.911
12.010
uvga/n418_s1
12.015
12.837
uvga/currentCursorRow_3_s1
12.837
=====
SETUP
31.084
13.166
44.250
uvga/scrollRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.410
5.113
uvga/n565_s1
5.608
6.707
uvga/n565_s0
7.197
7.823
uvga/ucharBuffer/sp_inst_0
13.166
=====
SETUP
31.112
12.781
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n419_s3
10.922
11.954
uvga/n419_s1
11.959
12.781
uvga/currentCursorRow_2_s1
12.781
=====
SETUP
31.200
12.693
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n424_s4
9.108
10.134
uvga/n424_s3
10.557
11.656
uvga/n424_s1
11.661
12.693
uvga/scrollRow_2_s1
12.693
=====
SETUP
31.387
12.506
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n410_s5
6.948
7.770
uvga/n414_s6
8.608
9.430
uvga/n412_s3
10.239
11.265
uvga/n412_s1
11.684
12.506
uvga/currentCursorCol_4_s1
12.506
=====
SETUP
31.394
12.499
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n426_s6
8.624
9.685
uvga/n424_s2
10.107
10.733
uvga/n422_s1
11.873
12.499
uvga/scrollRow_4_s1
12.499
=====
SETUP
31.397
12.496
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n414_s3
8.782
9.808
uvga/n410_s4
10.229
11.255
uvga/n410_s1
11.674
12.496
uvga/currentCursorCol_6_s1
12.496
=====
SETUP
31.538
12.355
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n410_s3
9.257
10.079
uvga/n413_s1
11.256
12.355
uvga/currentCursorCol_3_s1
12.355
=====
SETUP
31.923
11.971
43.893
uvga/inputCmdMemWrData_5_s0
2.627
3.085
uvga/n315_s2
5.035
6.134
uvga/n419_s2
6.948
7.770
uvga/n426_s6
8.624
9.685
uvga/n425_s3
10.111
10.933
uvga/n425_s1
10.939
11.971
uvga/scrollRow_1_s1
11.971
=====
SETUP
31.950
12.301
44.250
uvga/uhvsync/counterY_7_s0
2.627
3.085
uvga/n822_s2
3.904
4.726
uvga/uhvsync/n116_s30
4.736
5.558
uvga/uhvsync/inDisplayArea_Z_s0
6.368
7.467
uvga/n971_s0
8.282
9.381
uvga/n658_s2
10.551
11.176
uvga/charHeightCounter_2_s0
12.301
=====
SETUP
31.950
12.301
44.250
uvga/uhvsync/counterY_7_s0
2.627
3.085
uvga/n822_s2
3.904
4.726
uvga/uhvsync/n116_s30
4.736
5.558
uvga/uhvsync/inDisplayArea_Z_s0
6.368
7.467
uvga/n971_s0
8.282
9.381
uvga/n658_s2
10.551
11.176
uvga/charHeightCounter_3_s0
12.301
=====
SETUP
31.961
12.289
44.250
uvga/uhvsync/counterY_7_s0
2.627
3.085
uvga/n822_s2
3.904
4.726
uvga/uhvsync/n116_s30
4.736
5.558
uvga/uhvsync/inDisplayArea_Z_s0
6.368
7.467
uvga/n971_s0
8.282
9.381
uvga/n658_s2
10.551
11.176
uvga/currentScanCharRow_1_s0
12.289
=====
SETUP
31.961
12.289
44.250
uvga/uhvsync/counterY_7_s0
2.627
3.085
uvga/n822_s2
3.904
4.726
uvga/uhvsync/n116_s30
4.736
5.558
uvga/uhvsync/inDisplayArea_Z_s0
6.368
7.467
uvga/n971_s0
8.282
9.381
uvga/n658_s2
10.551
11.176
uvga/currentScanCharRow_2_s0
12.289
=====
HOLD
0.708
3.275
2.567
uvga/uhvsync/counterY_0_s0
2.567
2.901
uvga/uhvsync/n68_s2
2.903
3.275
uvga/uhvsync/counterY_0_s0
3.275
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/heartbeatCounter_0_s1
2.567
2.901
uvga/uheartbeat/n17_s3
2.903
3.275
uvga/uheartbeat/heartbeatCounter_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_1_s2
2.567
2.901
uuart0/n229_s4
2.903
3.275
uuart0/rxClockDividerReg_1_s2
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_12_s1
2.567
2.901
uuart0/n218_s2
2.903
3.275
uuart0/rxClockDividerReg_12_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_3_s1
2.567
2.901
uuart0/n481_s2
2.903
3.275
uuart0/txClockDividerReg_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_12_s1
2.567
2.901
uuart0/n472_s2
2.903
3.275
uuart0/txClockDividerReg_12_s1
3.275
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initData_0_s1
2.567
2.901
uvga/ucharbufinit/n82_s3
2.904
3.276
uvga/ucharbufinit/initData_0_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_5_s0
2.567
2.901
uvga/ucharbufinit/n96_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_5_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/uheartbeat/userResetn_s1
2.567
2.901
uvga/uheartbeat/n25_s1
2.904
3.276
uvga/uheartbeat/userResetn_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/charWidthCounter_0_s0
2.567
2.901
uvga/nextCharWidthCounter_0_s2
2.904
3.276
uvga/charWidthCounter_0_s0
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_16_s2
2.567
2.901
uuart0/n214_s7
2.904
3.276
uuart0/rxClockDividerReg_16_s2
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_11_s3
2.567
2.901
uuart0/n473_s7
2.904
3.276
uuart0/txClockDividerReg_11_s3
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_2_s1
2.567
2.901
uuart0/n228_s4
2.904
3.276
uuart0/rxClockDividerReg_2_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_15_s1
2.567
2.901
uuart0/n215_s2
2.904
3.276
uuart0/rxClockDividerReg_15_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_5_s1
2.567
2.901
uuart0/n479_s4
2.904
3.276
uuart0/txClockDividerReg_5_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_6_s1
2.567
2.901
uuart0/n478_s2
2.904
3.276
uuart0/txClockDividerReg_6_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_18_s1
2.567
2.901
uuart0/n466_s2
2.904
3.276
uuart0/txClockDividerReg_18_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_19_s1
2.567
2.901
uuart0/n465_s2
2.904
3.276
uuart0/txClockDividerReg_19_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_5_s1
2.567
2.901
uuart0/n159_s3
2.904
3.276
uuart0/rxClockDividerReg_5_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxBitCount_3_s0
2.567
2.901
uuart0/n177_s5
2.904
3.276
uuart0/rxBitCount_3_s0
3.276
=====
HOLD
0.710
3.278
2.567
uvga/ucharbufinit/initCursorCol_1_s0
2.567
2.901
uvga/ucharbufinit/n100_s2
2.906
3.278
uvga/ucharbufinit/initCursorCol_1_s0
3.278
=====
HOLD
0.710
3.278
2.567
uvga/ucharbufinit/initCursorCol_4_s0
2.567
2.901
uvga/ucharbufinit/n97_s2
2.906
3.278
uvga/ucharbufinit/initCursorCol_4_s0
3.278
=====
HOLD
0.710
3.278
2.567
uvga/currentScanCharRow_0_s1
2.567
2.901
uvga/nextCurrentScanCharRow_0_s3
2.906
3.278
uvga/currentScanCharRow_0_s1
3.278
=====
HOLD
0.710
3.278
2.567
uvga/charHeightCounter_1_s1
2.567
2.901
uvga/nextCharHeightCounter_1_s2
2.906
3.278
uvga/charHeightCounter_1_s1
3.278
=====
HOLD
0.710
3.278
2.567
uvga/currentScanCharRow_1_s0
2.567
2.901
uvga/nextCurrentScanCharRow_1_s0
2.906
3.278
uvga/currentScanCharRow_1_s0
3.278
