<?xml version="1.0"?>

<!-- reference definition for introspector 1-->
<intro1_params>
    <period>50ns</period>
    <model>mesmthi_power</model>
</intro1_params>

<mesmthi_params>
    <McPAT_XMLfile>/home/myhsieh/Desktop/latest/googlecode/sst-simulator/sst/core/techModels/libMcPATbeta/Niagara1.xml</McPAT_XMLfile>
    <core_temperature>350</core_temperature>
    <core_tech_node>65</core_tech_node>
    <core_longer_channel_device>1</core_longer_channel_device>
    <clock>1.2GHz</clock>
    <rev>1.5</rev>
    <power_monitor>YES</power_monitor>
    <temperature_monitor>YES</temperature_monitor>
    <power_level>2</power_level>    
    <supply_voltage>1.5</supply_voltage>
    <opt_for_clk>NO</opt_for_clk>
    <core_clock_rate>1200000000</core_clock_rate>
    <core_physical_address_width>52</core_physical_address_width>
    <core_virtual_address_width>64</core_virtual_address_width>
    <core_virtual_memory_page_size>4096</core_virtual_memory_page_size>
    <core_number_hardware_threads>4</core_number_hardware_threads>
    <machine_bits>64</machine_bits>
    <machine_type>1</machine_type> 
    <number_of_IL1s>16</number_of_IL1s>
    <number_of_DL1s>16</number_of_DL1s>
    <number_of_ITLBs>0</number_of_ITLBs>
    <number_of_DTLBs>0</number_of_DTLBs>
    <number_of_L2s>16</number_of_L2s>
    <number_of_L3s>0</number_of_L3s>
    <number_of_L1Directories>16</number_of_L1Directories>
    <number_of_L2Directories>0</number_of_L2Directories>
    <archi_Regs_IRF_size>32</archi_Regs_IRF_size>
    <archi_Regs_FRF_size>32</archi_Regs_FRF_size>
    <core_phy_Regs_IRF_size>80</core_phy_Regs_IRF_size>
    <core_phy_Regs_FRF_size>80</core_phy_Regs_FRF_size>
    <core_issue_width>1</core_issue_width>
    <core_peak_issue_width>4</core_peak_issue_width>
    <core_register_windows_size>8</core_register_windows_size> 
    <core_opcode_width>9</core_opcode_width>
    <core_micro_opcode_width>11</core_micro_opcode_width>	
    <core_instruction_window_size>16</core_instruction_window_size> 
    <core_decode_width>1</core_decode_width> 
    <core_instruction_length>32</core_instruction_length>
    <core_instruction_buffer_size>16</core_instruction_buffer_size> 
    <core_number_instruction_fetch_ports>1</core_number_instruction_fetch_ports>
    <core_fp_issue_width>1</core_fp_issue_width>
    <core_fp_instruction_window_size>16</core_fp_instruction_window_size>  
    <core_store_buffer_size>32</core_store_buffer_size> 
    <core_memory_ports>1</core_memory_ports>	
    <core_fetch_width>1</core_fetch_width> 
    <core_decode_width>1</core_decode_width>
    <core_commit_width>1</core_commit_width> 
    <core_int_pipeline_depth>6</core_int_pipeline_depth>
    <cache_freq>1200000000</cache_freq>
    <cache_il1_sC>16384,16384,16384,16384,16384,16384,16384,16384,16384,16384,16384,16384,16384,16384,16384,16384</cache_il1_sC>
    <cache_il1_line_size>32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32</cache_il1_line_size>
    <cache_il1_associativity>4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4</cache_il1_associativity>
    <cache_il1_number_banks>1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1</cache_il1_number_banks>   
    <cache_il1_throughput>1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1</cache_il1_throughput>
    <cache_il1_latency>3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3</cache_il1_latency>
    <cache_il1_output_width>8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8</cache_il1_output_width>
    <cache_il1_cache_policy>0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0</cache_il1_cache_policy>
    <cache_il1_miss_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_il1_miss_buffer_size>
    <cache_il1_fill_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_il1_fill_buffer_size>
    <cache_il1_prefetch_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_il1_prefetch_buffer_size>
    <cache_il1_wbb_buffer_size>0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0</cache_il1_wbb_buffer_size> 
    <cache_il1_floorplan_id>0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15</cache_il1_floorplan_id>  
    <cache_l1dir_clock_rate>1200000000</cache_l1dir_clock_rate>
    <cache_l1dir_sC>2048,2048,2048,2048,2048,2048,2048,2048,2048,2048,2048,2048,2048,2048,2048,2048</cache_l1dir_sC>
    <cache_l1dir_line_size>1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1</cache_l1dir_line_size>
    <cache_l1dir_number_banks>1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1</cache_l1dir_number_banks>
    <cache_l1dir_associativity>0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0</cache_l1dir_associativity>
    <cache_l1dir_throughput>4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4</cache_l1dir_throughput>
    <cache_l1dir_latency>4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4</cache_l1dir_latency>
    <cache_l1dir_output_width>8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8</cache_l1dir_output_width>
    <cache_l1dir_miss_buffer_size>8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8</cache_l1dir_miss_buffer_size>
    <cache_l1dir_fill_buffer_size>8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8</cache_l1dir_fill_buffer_size>
    <cache_l1dir_prefetch_buffer_size>8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8</cache_l1dir_prefetch_buffer_size>
    <cache_l1dir_wbb_buffer_size>8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8</cache_l1dir_wbb_buffer_size> 
    <cache_l1dir_device_type>0</cache_l1dir_device_type>
    <cache_l1dir_directory_type>0</cache_l1dir_directory_type>
    <cache_l1dir_floorplan_id>0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15</cache_l1dir_floorplan_id>   
    <cache_dl1_sC>8192,8192,8192,8192,8192,8192,8192,8192,8192,8192,8192,8192,8192,8192,8192,8192</cache_dl1_sC>
    <cache_dl1_line_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_dl1_line_size>
    <cache_dl1_associativity>4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4</cache_dl1_associativity>
    <cache_dl1_number_banks>1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1</cache_dl1_number_banks>
    <cache_dl1_throughput>1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1</cache_dl1_throughput>
    <cache_dl1_latency>3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3</cache_dl1_latency>
    <cache_dl1_output_width>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_dl1_output_width>
    <cache_dl1_cache_policy>0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0</cache_dl1_cache_policy>
    <cache_dl1_miss_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_dl1_miss_buffer_size>
    <cache_dl1_fill_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_dl1_fill_buffer_size>
    <cache_dl1_prefetch_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_dl1_prefetch_buffer_size>
    <cache_dl1_wbb_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_dl1_wbb_buffer_size> 
    <cache_dl1_floorplan_id>0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15</cache_dl1_floorplan_id>     
    <cache_l2_clock_rate>1200000000</cache_l2_clock_rate>
    <cache_l2_sC>786432,786432,786432,786432,786432,786432,786432,786432,786432,786432,786432,786432,786432,786432,786432,786432</cache_l2_sC>
    <cache_l2_line_size>64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64</cache_l2_line_size>
    <cache_l2_number_banks>1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1</cache_l2_number_banks>
    <cache_l2_associativity>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_l2_associativity>
    <cache_l2_throughput>4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4</cache_l2_throughput>
    <cache_l2_latency>23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23</cache_l2_latency>
    <cache_l2_output_width>64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64</cache_l2_output_width>
    <cache_l2_cache_policy>1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1</cache_l2_cache_policy>
    <cache_l2_miss_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_l2_miss_buffer_size>
    <cache_l2_fill_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_l2_fill_buffer_size>
    <cache_l2_prefetch_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_l2_prefetch_buffer_size>
    <cache_l2_wbb_buffer_size>16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16</cache_l2_wbb_buffer_size>
    <cache_l2_device_type>0</cache_l2_device_type>
    <cache_l2_floorplan_id>0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15</cache_l2_floorplan_id>
    <mc_clock_rate>200000000</mc_clock_rate>
    <mc_llc_line_length>64</mc_llc_line_length>
    <mc_databus_width>128</mc_databus_width>
    <mc_addressbus_width>51</mc_addressbus_width>
    <mc_req_window_size_per_channel>32</mc_req_window_size_per_channel>
    <mc_memory_channels_per_mc>1</mc_memory_channels_per_mc>
    <mc_IO_buffer_size_per_channel>32</mc_IO_buffer_size_per_channel>
    <mainmemory_peak_transfer_rate>3200</mainmemory_peak_transfer_rate>
    <mainmemory_number_ranks>2</mainmemory_number_ranks>
    <mc_floorplan_id>0</mc_floorplan_id>
    <clock_option>GLOBAL_CLOCK</clock_option>  
    <sampling_frequency>10ms</sampling_frequency>
</mesmthi_params>

<sst>
    <introspector id="CountIntrospector">	
		<introspector_mesmthi>
            <params>
                <params reference=intro1_params />
            </params>
		</introspector_mesmthi>
    </introspector>

    <component id="mesmthi">
      <mesmthi_power>
      <params>
        <clock_pd>1ns</clock_pd>
        <log2_row_size>2</log2_row_size>
        <threads>4</threads>
        <kernel_img>benchmark_bzimages64/bzImage-parsec-swaptions-64</kernel_img>
        <cyc_per_tick>1000000</cyc_per_tick>
        <samp_per_tick>100</samp_per_tick>
	<push_introspector>CountIntrospector</push_introspector>
	<fast_forward_cycle>1000000000</fast_forward_cycle>
	<params reference=mesmthi_params />
      </params>
      <links>
        <link id="bus"><params><name>bus</name><lat>1ns</lat></params></link>
      </links>
      </mesmthi_power>
    </component>

    <component id="ram">
      <DRAMSimC>
        <params>
          <clock>1.0 Ghz</clock>
          <systemini>system.ini</systemini>
          <deviceini>ini/DDR3_micron_64M_8B_x4_sg15.ini</deviceini>
          <pwd>DRAMSim</pwd>
          <printstats>yes</printstats>
        </params>
        <links>
          <link id="bus"><params><name>bus</name><lat>1ns</lat></params></link>
        </links>
      </DRAMSimC>
    </component>
</sst>
