{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654986919437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654986919437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 15:35:19 2022 " "Processing started: Sat Jun 11 15:35:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654986919437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986919437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986919437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654986919671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654986919671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset reset TopLevel.sv(3) " "Verilog HDL Declaration information at TopLevel.sv(3): object \"Reset\" differs only in case from object \"reset\" in the same scope" {  } { { "TopLevel.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654986924995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986924996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986924996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986924998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986924998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookup " "Found entity 1: lookup" {  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986924999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986924999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.sv 1 1 " "Found 1 design units, including 1 entities, in source file if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986925000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986925000 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMem.sv(21) " "Verilog HDL warning at DataMem.sv(21): extended using \"x\" or \"z\"" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654986925001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986925001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986925001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986925002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986925002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986925004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986925004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654986925027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:PC1 " "Elaborating entity \"IF\" for hierarchy \"IF:PC1\"" {  } { { "TopLevel.sv" "PC1" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986925033 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "241 0 255 IF.sv(14) " "Verilog HDL warning at IF.sv(14): number of words (241) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1654986925034 "|TopLevel|IF:PC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.data_a 0 IF.sv(11) " "Net \"instructionMemory.data_a\" at IF.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654986925036 "|TopLevel|IF:PC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.waddr_a 0 IF.sv(11) " "Net \"instructionMemory.waddr_a\" at IF.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654986925036 "|TopLevel|IF:PC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.we_a 0 IF.sv(11) " "Net \"instructionMemory.we_a\" at IF.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654986925036 "|TopLevel|IF:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl\"" {  } { { "TopLevel.sv" "ctrl" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986925041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF1\"" {  } { { "TopLevel.sv" "RF1" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986925046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "TopLevel.sv" "alu" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986925059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookup lookup:lk " "Elaborating entity \"lookup\" for hierarchy \"lookup:lk\"" {  } { { "TopLevel.sv" "lk" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986925065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DM1 " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DM1\"" {  } { { "TopLevel.sv" "DM1" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986925069 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[0\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[0\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986925204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[1\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[1\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986925204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[2\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[2\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986925204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[3\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[3\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986925204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[4\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[4\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986925204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[5\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[5\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986925204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[6\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[6\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986925204 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[7\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[7\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986925204 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1654986925204 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataMem:DM1\|Core " "RAM logic \"DataMem:DM1\|Core\" is uninferred due to asynchronous read logic" {  } { { "DataMem.sv" "Core" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654986925242 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654986925242 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/db/TopLevel.ram0_IF_931.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/db/TopLevel.ram0_IF_931.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1654986925244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~7 " "Latch lookup:lk\|registers~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926386 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~39 " "Latch lookup:lk\|registers~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926386 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~71 " "Latch lookup:lk\|registers~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926386 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~103 " "Latch lookup:lk\|registers~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926386 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~15 " "Latch lookup:lk\|registers~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926386 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~47 " "Latch lookup:lk\|registers~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926386 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~79 " "Latch lookup:lk\|registers~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~111 " "Latch lookup:lk\|registers~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~23 " "Latch lookup:lk\|registers~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~55 " "Latch lookup:lk\|registers~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~87 " "Latch lookup:lk\|registers~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~119 " "Latch lookup:lk\|registers~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~31 " "Latch lookup:lk\|registers~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~63 " "Latch lookup:lk\|registers~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~95 " "Latch lookup:lk\|registers~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~127 " "Latch lookup:lk\|registers~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~6 " "Latch lookup:lk\|registers~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~38 " "Latch lookup:lk\|registers~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~70 " "Latch lookup:lk\|registers~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~102 " "Latch lookup:lk\|registers~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~14 " "Latch lookup:lk\|registers~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~46 " "Latch lookup:lk\|registers~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~78 " "Latch lookup:lk\|registers~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~110 " "Latch lookup:lk\|registers~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~22 " "Latch lookup:lk\|registers~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~54 " "Latch lookup:lk\|registers~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~86 " "Latch lookup:lk\|registers~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926387 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~118 " "Latch lookup:lk\|registers~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~30 " "Latch lookup:lk\|registers~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~62 " "Latch lookup:lk\|registers~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~94 " "Latch lookup:lk\|registers~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~126 " "Latch lookup:lk\|registers~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~5 " "Latch lookup:lk\|registers~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~37 " "Latch lookup:lk\|registers~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~69 " "Latch lookup:lk\|registers~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~101 " "Latch lookup:lk\|registers~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~13 " "Latch lookup:lk\|registers~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~45 " "Latch lookup:lk\|registers~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~77 " "Latch lookup:lk\|registers~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~109 " "Latch lookup:lk\|registers~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~21 " "Latch lookup:lk\|registers~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~53 " "Latch lookup:lk\|registers~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~85 " "Latch lookup:lk\|registers~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~117 " "Latch lookup:lk\|registers~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~29 " "Latch lookup:lk\|registers~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~61 " "Latch lookup:lk\|registers~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~93 " "Latch lookup:lk\|registers~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926388 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~125 " "Latch lookup:lk\|registers~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~4 " "Latch lookup:lk\|registers~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~36 " "Latch lookup:lk\|registers~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~68 " "Latch lookup:lk\|registers~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~100 " "Latch lookup:lk\|registers~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~12 " "Latch lookup:lk\|registers~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~44 " "Latch lookup:lk\|registers~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~76 " "Latch lookup:lk\|registers~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~108 " "Latch lookup:lk\|registers~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~20 " "Latch lookup:lk\|registers~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~52 " "Latch lookup:lk\|registers~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~84 " "Latch lookup:lk\|registers~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~116 " "Latch lookup:lk\|registers~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~28 " "Latch lookup:lk\|registers~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~60 " "Latch lookup:lk\|registers~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~92 " "Latch lookup:lk\|registers~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~124 " "Latch lookup:lk\|registers~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~3 " "Latch lookup:lk\|registers~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~35 " "Latch lookup:lk\|registers~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~67 " "Latch lookup:lk\|registers~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926389 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~99 " "Latch lookup:lk\|registers~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~11 " "Latch lookup:lk\|registers~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~43 " "Latch lookup:lk\|registers~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~75 " "Latch lookup:lk\|registers~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~107 " "Latch lookup:lk\|registers~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~19 " "Latch lookup:lk\|registers~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~51 " "Latch lookup:lk\|registers~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~83 " "Latch lookup:lk\|registers~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~115 " "Latch lookup:lk\|registers~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~27 " "Latch lookup:lk\|registers~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~59 " "Latch lookup:lk\|registers~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~91 " "Latch lookup:lk\|registers~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~123 " "Latch lookup:lk\|registers~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[7\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[7\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~2 " "Latch lookup:lk\|registers~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~34 " "Latch lookup:lk\|registers~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~66 " "Latch lookup:lk\|registers~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~98 " "Latch lookup:lk\|registers~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~10 " "Latch lookup:lk\|registers~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~42 " "Latch lookup:lk\|registers~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~74 " "Latch lookup:lk\|registers~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~106 " "Latch lookup:lk\|registers~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~18 " "Latch lookup:lk\|registers~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926390 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~50 " "Latch lookup:lk\|registers~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~82 " "Latch lookup:lk\|registers~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~114 " "Latch lookup:lk\|registers~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~26 " "Latch lookup:lk\|registers~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~58 " "Latch lookup:lk\|registers~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~90 " "Latch lookup:lk\|registers~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~122 " "Latch lookup:lk\|registers~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~0 " "Latch lookup:lk\|registers~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~32 " "Latch lookup:lk\|registers~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~64 " "Latch lookup:lk\|registers~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~96 " "Latch lookup:lk\|registers~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~8 " "Latch lookup:lk\|registers~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~40 " "Latch lookup:lk\|registers~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~72 " "Latch lookup:lk\|registers~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~104 " "Latch lookup:lk\|registers~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~16 " "Latch lookup:lk\|registers~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~48 " "Latch lookup:lk\|registers~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~80 " "Latch lookup:lk\|registers~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~112 " "Latch lookup:lk\|registers~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~24 " "Latch lookup:lk\|registers~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926391 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~56 " "Latch lookup:lk\|registers~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~88 " "Latch lookup:lk\|registers~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~120 " "Latch lookup:lk\|registers~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[4\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~1 " "Latch lookup:lk\|registers~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~33 " "Latch lookup:lk\|registers~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~65 " "Latch lookup:lk\|registers~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~97 " "Latch lookup:lk\|registers~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~9 " "Latch lookup:lk\|registers~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~41 " "Latch lookup:lk\|registers~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~73 " "Latch lookup:lk\|registers~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~105 " "Latch lookup:lk\|registers~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~17 " "Latch lookup:lk\|registers~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~49 " "Latch lookup:lk\|registers~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~81 " "Latch lookup:lk\|registers~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~113 " "Latch lookup:lk\|registers~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~25 " "Latch lookup:lk\|registers~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~57 " "Latch lookup:lk\|registers~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~89 " "Latch lookup:lk\|registers~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lookup:lk\|registers~121 " "Latch lookup:lk\|registers~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF:PC1\|ProgCtr\[6\] " "Ports D and ENA on the latch are fed by the same signal IF:PC1\|ProgCtr\[6\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654986926392 ""}  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654986926392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654986927872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986929442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654986929564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986929564 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654986929730 "|TopLevel|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654986929730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3660 " "Implemented 3660 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654986929740 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654986929740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3656 " "Implemented 3656 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654986929740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654986929740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 273 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 273 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654986929762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 15:35:29 2022 " "Processing ended: Sat Jun 11 15:35:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654986929762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654986929762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654986929762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986929762 ""}
