v 20130925 2
N 24900 51700 32200 51700 4
N 24900 52500 26600 52500 4
C 26000 52300 1 180 0 capacitor-1.sym
{
T 25800 51600 5 10 0 0 180 0 1
device=CAPACITOR
T 25800 51400 5 10 0 0 180 0 1
symversion=0.1
T 26000 52300 5 10 0 1 90 0 1
footprint=0603
T 25400 52300 5 10 1 1 180 0 1
refdes=C4
T 26000 52300 5 10 1 1 180 0 1
value=100n
}
N 24900 51300 32200 51300 4
N 24900 50500 26600 50500 4
C 26400 50800 1 90 0 agnd.sym
C 26400 52000 1 90 0 agnd.sym
C 25300 49800 1 90 0 agnd.sym
N 25100 49900 24900 49900 4
C 25900 49200 1 0 1 input-1.sym
{
T 25900 49500 5 10 0 0 0 6 1
device=INPUT
T 25900 49200 5 10 0 0 0 6 1
net=LED1:1
T 26000 49200 5 10 1 1 0 0 1
value=LED1
}
N 25100 48100 24900 48100 4
C 30600 45900 1 0 1 jumper2.sym
{
T 29600 45700 5 8 0 0 0 6 1
device=CONNECTOR
T 30200 46800 5 10 1 1 0 6 1
refdes=J2
T 29600 45500 5 8 0 0 0 6 1
footprint=PWL2
T 29900 45700 5 10 1 1 0 0 1
value=PWL2
}
C 31100 45300 1 0 0 BNX016.sym
{
T 32900 47000 5 10 1 1 0 6 1
refdes=U3
T 31500 47200 5 10 0 0 0 0 1
device=FILTER
T 31500 47400 5 10 0 0 0 0 1
footprint=BNX016
T 31100 45300 5 10 0 0 0 0 1
value=BNX016-01
}
N 31200 46500 30600 46500 4
N 31200 46100 30600 46100 4
N 33200 45400 33200 46100 4
C 33100 45200 1 0 0 agnd.sym
C 36100 45700 1 0 0 ADP3338.sym
{
T 37900 47400 5 10 1 1 0 6 1
refdes=U4
T 36500 47600 5 10 0 0 0 0 1
device=ADP3338
T 36500 47800 5 10 0 0 0 0 1
footprint=SOT223
T 36100 45700 5 10 0 0 0 0 1
value=ADP3338AKC-3.3
}
C 37100 45600 1 0 0 agnd.sym
C 39100 46000 1 90 0 capacitor-1.sym
{
T 38400 46200 5 10 0 0 90 0 1
device=CAPACITOR
T 38200 46200 5 10 0 0 90 0 1
symversion=0.1
T 39100 46000 5 10 0 1 0 0 1
footprint=0603
T 38900 46500 5 10 1 1 0 0 1
refdes=C19
T 38900 46200 5 10 1 1 0 0 1
value=1u
}
N 38200 46900 39900 46900 4
N 38400 46900 38400 46500 4
N 38400 46500 38200 46500 4
C 38800 45800 1 0 0 agnd.sym
C 39700 46000 1 90 0 resistor-2.sym
{
T 39350 46400 5 10 0 0 90 0 1
device=RESISTOR
T 39700 46500 5 10 1 1 0 0 1
refdes=R5
T 39700 46200 5 10 1 1 0 0 1
value=3k3
T 39700 46000 5 10 0 1 0 0 1
footprint=0603
}
C 39500 46000 1 270 0 led-2.sym
{
T 39500 45500 5 10 1 1 0 8 1
refdes=D2
T 40100 45900 5 10 0 0 270 0 1
device=LED
T 39500 46000 5 10 0 1 0 0 1
footprint=0603
T 39500 46000 5 10 0 0 0 0 1
value=BLHGK36G
}
C 39500 44900 1 0 0 agnd.sym
C 58600 47800 1 0 0 vcc.sym
{
T 58600 49500 5 8 0 0 0 0 1
footprint=none
T 58600 49300 5 8 0 0 0 0 1
symversion=1.0
T 58600 47800 5 10 0 0 0 0 1
net=3V3:1
T 58300 47800 5 10 1 1 0 0 1
value=3V3
}
C 57400 47200 1 270 0 agnd.sym
N 56700 46800 56700 47400 4
N 56700 46800 56500 46800 4
C 57000 46500 1 180 1 resistor-2.sym
{
T 57400 46150 5 10 0 0 180 6 1
device=RESISTOR
T 57200 46700 5 10 1 1 180 6 1
refdes=R6
T 57500 46700 5 10 1 1 180 6 1
value=1k
T 57000 46500 5 10 0 1 0 0 1
footprint=0603
}
C 58000 45500 1 270 1 capacitor-1.sym
{
T 58700 45700 5 10 0 0 90 2 1
device=CAPACITOR
T 58900 45700 5 10 0 0 90 2 1
symversion=0.1
T 58000 45500 5 10 0 1 0 6 1
footprint=0603
T 58300 46200 5 10 1 1 180 6 1
refdes=C23
T 58300 45800 5 10 1 1 180 6 1
value=100n
}
C 61600 46400 1 0 0 vcc.sym
{
T 61600 48100 5 8 0 0 0 0 1
footprint=none
T 61600 47900 5 8 0 0 0 0 1
symversion=1.0
T 61600 46400 5 10 0 0 0 0 1
net=3V3:1
T 61600 46600 5 10 1 1 180 0 1
value=3V3
}
C 58300 45300 1 0 1 agnd.sym
C 59100 45000 1 0 1 agnd.sym
C 59000 46400 1 90 1 button.sym
{
T 59200 45750 5 10 1 1 0 6 1
refdes=S1
T 59000 46400 5 10 0 1 0 0 1
device=BUTTON
T 59000 46400 5 10 0 1 0 0 1
footprint=IT1158
T 59000 46400 5 10 0 0 0 0 1
value=IT-1158-160G-G
}
C 64700 57800 1 0 0 vcc.sym
{
T 64700 59500 5 8 0 0 0 0 1
footprint=none
T 64700 59300 5 8 0 0 0 0 1
symversion=1.0
T 64700 57800 5 10 0 0 0 0 1
net=5V:1
T 64500 57800 5 10 1 1 0 0 1
value=5V
}
N 64800 57800 65000 57800 4
C 64000 57500 1 180 1 input-1.sym
{
T 64000 57200 5 10 0 0 180 6 1
device=INPUT
T 64000 57500 5 10 0 0 180 6 1
net=PA0/UART4_TX/VFD_SIN:1
T 63900 57300 5 10 1 1 0 6 1
value=PA0/UART4_TX/VFD_SIN
}
N 64800 57400 65000 57400 4
C 64600 57100 1 270 0 agnd.sym
N 64800 57000 65000 57000 4
C 64800 56700 1 180 0 output-1.sym
{
T 64700 56400 5 10 0 0 180 0 1
device=OUTPUT
T 64800 56700 5 10 0 0 180 0 1
net=PE1/VFD_SBUSY:1
T 63900 56500 5 10 1 1 0 6 1
value=PE1/VFD_SBUSY
}
N 64800 56600 65000 56600 4
N 64800 56200 65000 56200 4
C 64000 55900 1 180 1 input-1.sym
{
T 64000 55600 5 10 0 0 180 6 1
device=INPUT
T 64000 55900 5 10 0 0 180 6 1
net=PD4/VFD_RESET_N:1
T 63900 55700 5 10 1 1 0 6 1
value=PD4/VFD_RESET_N
}
N 64800 55800 65000 55800 4
N 66600 57800 66400 57800 4
N 66600 57400 66400 57400 4
N 66600 57000 66400 57000 4
N 66600 56600 66400 56600 4
N 66600 56200 66400 56200 4
N 66600 55800 66400 55800 4
N 66600 55400 66400 55400 4
N 64800 55400 65000 55400 4
C 56900 44100 1 270 1 crystal-1.sym
{
T 57400 44300 5 10 0 0 90 2 1
device=XTAL
T 57200 44500 5 10 1 1 0 2 1
refdes=U5
T 57600 44300 5 10 0 0 90 2 1
symversion=0.1
T 56900 44100 5 10 0 1 0 0 1
footprint=HC49
T 56900 44100 5 10 0 1 0 0 1
value=25M
}
N 33200 46500 34300 46500 4
C 34300 46300 1 0 0 jumper3-2.sym
{
T 35300 46500 5 8 0 0 0 0 1
device=CONNECTOR
T 34600 47600 5 10 1 1 0 0 1
refdes=J4
T 35300 46300 5 8 0 0 0 0 1
footprint=JUMPER3
T 34300 46300 5 10 0 1 0 0 1
value=JUMPER3
T 34400 46100 5 10 1 1 0 0 1
comment=PWR_SEL
}
N 35300 46900 36200 46900 4
N 34100 47300 34300 47300 4
C 34100 47200 1 0 1 io-1.sym
{
T 33200 47400 5 10 0 0 0 6 1
net=PA9/OTG_FS_VBUS:1
T 33900 47800 5 10 0 0 0 6 1
device=none
T 33200 47300 5 10 1 1 0 7 1
value=PA9/OTG_FS_VBUS
}
C 34700 48500 1 90 0 capacitor-1.sym
{
T 34000 48700 5 10 0 0 90 0 1
device=CAPACITOR
T 33800 48700 5 10 0 0 90 0 1
symversion=0.1
T 34700 48500 5 10 0 1 0 0 1
footprint=0603
T 34400 49100 5 10 1 1 0 6 1
refdes=C15
T 34400 48800 5 10 1 1 180 0 1
value=10n
}
N 33800 49400 35100 49400 4
C 33700 49400 1 0 0 vcc.sym
{
T 33700 51100 5 8 0 0 0 0 1
footprint=none
T 33700 50900 5 8 0 0 0 0 1
symversion=1.0
T 33700 49400 5 10 0 0 0 0 1
net=3V3:1
T 33400 49400 5 10 1 1 0 0 1
value=3V3
}
N 36700 49400 37500 49400 4
C 37500 49300 1 0 0 output-1.sym
{
T 37600 49600 5 10 0 0 0 0 1
device=OUTPUT
T 37500 49300 5 10 0 0 0 0 1
net=PA1/RMII_REFCLK:1
T 38300 49300 5 10 1 1 0 0 1
value=PA1/RMII_REFCLK
}
C 50600 40700 1 0 0 agnd.sym
N 49500 40900 51500 40900 4
C 43400 60900 1 180 1 input-1.sym
{
T 43400 60600 5 10 0 0 180 6 1
device=INPUT
T 43400 60900 5 10 0 0 180 6 1
net=PA1/RMII_REFCLK:1
T 43300 60700 5 10 1 1 0 6 1
value=PA1/RMII_REFCLK
}
N 44200 60800 44400 60800 4
C 44200 60300 1 0 1 io-1.sym
{
T 43300 60500 5 10 0 0 0 6 1
net=PA2/RMII_MDIO:1
T 44000 60900 5 10 0 0 0 6 1
device=none
T 43300 60400 5 10 1 1 0 7 1
value=PA2/RMII_MDIO
}
N 44200 60400 44400 60400 4
C 43400 58500 1 180 1 input-1.sym
{
T 43400 58200 5 10 0 0 180 6 1
device=INPUT
T 43400 58500 5 10 0 0 180 6 1
net=PA7/RMII_CRSDV:1
T 43300 58300 5 10 1 1 0 6 1
value=PA7/RMII_CRSDV
}
N 44200 58400 44400 58400 4
C 44200 57500 1 0 1 io-1.sym
{
T 43300 57700 5 10 0 0 0 6 1
net=PA9/OTG_FS_VBUS:1
T 44000 58100 5 10 0 0 0 6 1
device=none
T 43300 57600 5 10 1 1 0 7 1
value=PA9/OTG_FS_VBUS
}
N 44200 57600 44400 57600 4
C 44200 57100 1 0 1 io-1.sym
{
T 43300 57300 5 10 0 0 0 6 1
net=PA10/OTG_FS_ID:1
T 44000 57700 5 10 0 0 0 6 1
device=none
T 43300 57200 5 10 1 1 0 7 1
value=PA10/OTG_FS_ID
}
N 44200 57200 44400 57200 4
C 44200 56700 1 0 1 io-1.sym
{
T 43300 56900 5 10 0 0 0 6 1
net=PA11/OTG_FS_DM:1
T 44000 57300 5 10 0 0 0 6 1
device=none
T 43300 56800 5 10 1 1 0 7 1
value=PA11/OTG_FS_DM
}
N 44200 56800 44400 56800 4
C 44200 56300 1 0 1 io-1.sym
{
T 43300 56500 5 10 0 0 0 6 1
net=PA12/OTG_FS_DP:1
T 44000 56900 5 10 0 0 0 6 1
device=none
T 43300 56400 5 10 1 1 0 7 1
value=PA12/OTG_FS_DP
}
N 44200 56400 44400 56400 4
C 44200 55900 1 0 1 io-1.sym
{
T 43300 56100 5 10 0 0 0 6 1
net=PA13/SWDIO:1
T 44000 56500 5 10 0 0 0 6 1
device=none
T 43300 56000 5 10 1 1 0 7 1
value=PA13/SWDIO
}
N 44200 56000 44400 56000 4
C 43400 55700 1 180 1 input-1.sym
{
T 43400 55400 5 10 0 0 180 6 1
device=INPUT
T 43400 55700 5 10 0 0 180 6 1
net=PA14/SWCLK:1
T 43300 55500 5 10 1 1 0 6 1
value=PA14/SWCLK
}
N 44200 55600 44400 55600 4
C 44200 55100 1 0 1 output-1.sym
{
T 44100 55400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 55100 5 10 0 0 0 6 1
net=PA15/SPI1_CS:1
T 43300 55100 5 10 1 1 0 6 1
value=PA15/SPI1_CS
}
N 44200 55200 44400 55200 4
N 44200 61200 44400 61200 4
C 44200 59500 1 0 1 output-1.sym
{
T 44100 59800 5 10 0 0 0 6 1
device=OUTPUT
T 44200 59500 5 10 0 0 0 6 1
net=PA4/DAC1_OUT:1
T 43300 59500 5 10 1 1 0 6 1
value=PA4/DAC1_OUT
}
N 44200 59600 44400 59600 4
C 44200 59100 1 0 1 output-1.sym
{
T 44100 59400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 59100 5 10 0 0 0 6 1
net=PA5/DAC2_OUT:1
T 43300 59100 5 10 1 1 0 6 1
value=PA5/DAC2_OUT
}
N 44200 59200 44400 59200 4
C 43400 60100 1 180 1 input-1.sym
{
T 43400 59800 5 10 0 0 180 6 1
device=INPUT
T 43400 60100 5 10 0 0 180 6 1
net=PA3/ADC1_IN3:1
T 43300 59900 5 10 1 1 0 6 1
value=PA3/ADC1_IN3
}
N 44200 60000 44400 60000 4
C 43400 58900 1 180 1 input-1.sym
{
T 43400 58600 5 10 0 0 180 6 1
device=INPUT
T 43400 58900 5 10 0 0 180 6 1
net=PA6/ADC1_IN6:1
T 43300 58700 5 10 1 1 0 6 1
value=PA6/ADC1_IN6
}
N 44200 58800 44400 58800 4
C 44200 57900 1 0 1 output-1.sym
{
T 44100 58200 5 10 0 0 0 6 1
device=OUTPUT
T 44200 57900 5 10 0 0 0 6 1
net=PA8/MCO1:1
T 43300 57900 5 10 1 1 0 6 1
value=PA8/MCO1
}
N 44200 58000 44400 58000 4
C 44200 47100 1 0 1 output-1.sym
{
T 44100 47400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 47100 5 10 0 0 0 6 1
net=PC1/RMII_MDC:1
T 43300 47100 5 10 1 1 0 6 1
value=PC1/RMII_MDC
}
N 44200 47200 44400 47200 4
C 43400 46100 1 180 1 input-1.sym
{
T 43400 45800 5 10 0 0 180 6 1
device=INPUT
T 43400 46100 5 10 0 0 180 6 1
net=PC4/RMII_RXD0:1
T 43300 45900 5 10 1 1 0 6 1
value=PC4/RMII_RXD0
}
N 44200 46000 44400 46000 4
C 43400 45700 1 180 1 input-1.sym
{
T 43400 45400 5 10 0 0 180 6 1
device=INPUT
T 43400 45700 5 10 0 0 180 6 1
net=PC5/RMII_RXD1:1
T 43300 45500 5 10 1 1 0 6 1
value=PC5/RMII_RXD1
}
N 44200 45600 44400 45600 4
N 44000 42400 44400 42400 4
N 41900 42000 44400 42000 4
N 43800 41600 44400 41600 4
C 44200 43500 1 0 1 output-1.sym
{
T 44100 43800 5 10 0 0 0 6 1
device=OUTPUT
T 44200 43500 5 10 0 0 0 6 1
net=PC10/SDIO_D2:1
T 43300 43500 5 10 1 1 0 6 1
value=PC10/SDIO_D2
}
N 44200 43600 44400 43600 4
C 44200 43100 1 0 1 output-1.sym
{
T 44100 43400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 43100 5 10 0 0 0 6 1
net=PC11/SDIO_D3:1
T 43300 43100 5 10 1 1 0 6 1
value=PC11/SDIO_D3
}
N 44200 43200 44400 43200 4
C 44200 42700 1 0 1 output-1.sym
{
T 44100 43000 5 10 0 0 0 6 1
device=OUTPUT
T 44200 42700 5 10 0 0 0 6 1
net=PC12/SDIO_CK:1
T 43300 42700 5 10 1 1 0 6 1
value=PC12/SDIO_CK
}
N 44200 42800 44400 42800 4
C 44200 45100 1 0 1 output-1.sym
{
T 44100 45400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 45100 5 10 0 0 0 6 1
net=PC6/SDIO_D6:1
T 43300 45100 5 10 1 1 0 6 1
value=PC6/SDIO_D6
}
N 44200 45200 44400 45200 4
C 44200 44700 1 0 1 output-1.sym
{
T 44100 45000 5 10 0 0 0 6 1
device=OUTPUT
T 44200 44700 5 10 0 0 0 6 1
net=PC7/SDIO_D7:1
T 43300 44700 5 10 1 1 0 6 1
value=PC7/SDIO_D7
}
N 44200 44800 44400 44800 4
C 44200 44300 1 0 1 output-1.sym
{
T 44100 44600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 44300 5 10 0 0 0 6 1
net=PC8/SDIO_D0:1
T 43300 44300 5 10 1 1 0 6 1
value=PC8/SDIO_D0
}
N 44200 44400 44400 44400 4
C 44200 43900 1 0 1 output-1.sym
{
T 44100 44200 5 10 0 0 0 6 1
device=OUTPUT
T 44200 43900 5 10 0 0 0 6 1
net=PC9/SDIO_D1:1
T 43300 43900 5 10 1 1 0 6 1
value=PC9/SDIO_D1
}
N 44200 44000 44400 44000 4
N 44200 46800 44400 46800 4
N 44200 46400 44400 46400 4
C 43400 47700 1 180 1 input-1.sym
{
T 43400 47400 5 10 0 0 180 6 1
device=INPUT
T 43400 47700 5 10 0 0 180 6 1
net=PC0/ADC1_IN10:1
T 43300 47500 5 10 1 1 0 6 1
value=PC0/ADC1_IN10
}
N 44200 47600 44400 47600 4
C 44200 49900 1 0 1 output-1.sym
{
T 44100 50200 5 10 0 0 0 6 1
device=OUTPUT
T 44200 49900 5 10 0 0 0 6 1
net=PB11/RMII_TXEN:1
T 43300 49900 5 10 1 1 0 6 1
value=PB11/RMII_TXEN
}
N 44200 50000 44400 50000 4
C 43400 49500 1 0 0 input-1.sym
{
T 43400 49800 5 10 0 0 0 0 1
device=INPUT
T 43400 49500 5 10 0 0 0 0 1
net=PB12/RMII_TXD0:1
T 43300 49600 5 10 1 1 180 0 1
value=PB12/RMII_TXD0
}
N 44200 49600 44400 49600 4
N 44200 49200 44400 49200 4
C 44200 51100 1 0 1 output-1.sym
{
T 44100 51400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 51100 5 10 0 0 0 6 1
net=PB8/SDIO_D4:1
T 43300 51100 5 10 1 1 0 6 1
value=PB8/SDIO_D4
}
N 44200 51200 44400 51200 4
C 44200 50700 1 0 1 output-1.sym
{
T 44100 51000 5 10 0 0 0 6 1
device=OUTPUT
T 44200 50700 5 10 0 0 0 6 1
net=PB9/SDIO_D5:1
T 43300 50700 5 10 1 1 0 6 1
value=PB9/SDIO_D5
}
N 44200 50800 44400 50800 4
C 44200 53100 1 0 1 output-1.sym
{
T 44100 53400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 53100 5 10 0 0 0 6 1
net=PB3/SPI1_CLK:1
T 43300 53100 5 10 1 1 0 6 1
value=PB3/SPI1_CLK
}
N 44200 53200 44400 53200 4
N 44200 52800 44400 52800 4
C 43400 52900 1 180 1 input-1.sym
{
T 43400 52600 5 10 0 0 180 6 1
device=INPUT
T 43400 52900 5 10 0 0 180 6 1
net=PB4/SPI1_MISO:1
T 43300 52700 5 10 1 1 0 6 1
value=PB4/SPI1_MISO
}
C 44200 52300 1 0 1 output-1.sym
{
T 44100 52600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 52300 5 10 0 0 0 6 1
net=PB5/SPI1_MOSI:1
T 43300 52300 5 10 1 1 0 6 1
value=PB5/SPI1_MOSI
}
N 44200 52400 44400 52400 4
C 44200 50300 1 0 1 output-1.sym
{
T 44100 50600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 50300 5 10 0 0 0 6 1
net=PB10/SPI2_CLK:1
T 43300 50300 5 10 1 1 0 6 1
value=PB10/SPI2_CLK
}
N 44200 50400 44400 50400 4
C 40900 54000 1 0 1 vcc.sym
{
T 40900 55700 5 8 0 0 0 6 1
footprint=none
T 40900 55500 5 8 0 0 0 6 1
symversion=1.0
T 40900 54000 5 10 0 0 0 6 1
net=3V3:1
T 41200 54100 5 10 1 1 0 6 1
value=3V3
}
C 40700 52300 1 0 0 agnd.sym
N 40600 53600 44400 53600 4
C 43400 54500 1 180 1 input-1.sym
{
T 43400 54200 5 10 0 0 180 6 1
device=INPUT
T 43400 54500 5 10 0 0 180 6 1
net=PB0/ADC1_IN8:1
T 43300 54300 5 10 1 1 0 6 1
value=PB0/ADC1_IN8
}
N 44200 54400 44400 54400 4
C 43400 54100 1 180 1 input-1.sym
{
T 43400 53800 5 10 0 0 180 6 1
device=INPUT
T 43400 54100 5 10 0 0 180 6 1
net=PB1/ADC1_IN9:1
T 43300 53900 5 10 1 1 0 6 1
value=PB1/ADC1_IN9
}
N 44200 54000 44400 54000 4
C 44200 51900 1 0 1 output-1.sym
{
T 44100 52200 5 10 0 0 0 6 1
device=OUTPUT
T 44200 51900 5 10 0 0 0 6 1
net=PB6/I2C1_SCL:1
T 43300 51900 5 10 1 1 0 6 1
value=PB6/I2C1_SCL
}
N 44200 52000 44400 52000 4
C 44200 51500 1 0 1 io-1.sym
{
T 43300 51700 5 10 0 0 0 6 1
net=PB7/I2C1_SDA:1
T 44000 52100 5 10 0 0 0 6 1
device=none
T 43300 51600 5 10 1 1 0 7 1
value=PB7/I2C1_SDA
}
N 44200 51600 44400 51600 4
C 56700 60300 1 0 0 output-1.sym
{
T 56800 60600 5 10 0 0 0 0 1
device=OUTPUT
T 56700 60300 5 10 0 0 0 0 1
net=PD2/SDIO_CMD:1
T 57600 60300 5 10 1 1 0 0 1
value=PD2/SDIO_CMD
}
N 56700 60400 56500 60400 4
C 56700 60700 1 0 0 output-1.sym
{
T 56800 61000 5 10 0 0 0 0 1
device=OUTPUT
T 56700 60700 5 10 0 0 0 0 1
net=PD1/CAN_TX:1
T 57600 60700 5 10 1 1 0 0 1
value=PD1/CAN_TX
}
N 56700 60800 56500 60800 4
C 57500 61300 1 180 0 input-1.sym
{
T 57500 61000 5 10 0 0 180 0 1
device=INPUT
T 57500 61300 5 10 0 0 180 0 1
net=PD0/CAN_RX:1
T 57600 61100 5 10 1 1 0 0 1
value=PD0/CAN_RX
}
N 56700 61200 56500 61200 4
C 56700 59100 1 0 0 output-1.sym
{
T 56800 59400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 59100 5 10 0 0 0 0 1
net=PD5/USART2_TX:1
T 57600 59100 5 10 1 1 0 0 1
value=PD5/USART2_TX
}
N 56700 59200 56500 59200 4
C 57500 58900 1 180 0 input-1.sym
{
T 57500 58600 5 10 0 0 180 0 1
device=INPUT
T 57500 58900 5 10 0 0 180 0 1
net=PD6/USART2_RX:1
T 57600 58700 5 10 1 1 0 0 1
value=PD6/USART2_RX
}
N 56700 58800 56500 58800 4
C 56700 57900 1 0 0 output-1.sym
{
T 56800 58200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 57900 5 10 0 0 0 0 1
net=PD8/USART3_TX:1
T 57600 57900 5 10 1 1 0 0 1
value=PD8/USART3_TX
}
C 57500 57700 1 180 0 input-1.sym
{
T 57500 57400 5 10 0 0 180 0 1
device=INPUT
T 57500 57700 5 10 0 0 180 0 1
net=PD9/USART3_RX:1
T 57600 57500 5 10 1 1 0 0 1
value=PD9/USART3_RX
}
N 56700 58000 56500 58000 4
N 56700 57600 56500 57600 4
C 43400 49100 1 0 0 input-1.sym
{
T 43400 49400 5 10 0 0 0 0 1
device=INPUT
T 43400 49100 5 10 0 0 0 0 1
net=PB13/RMII_TXD1:1
T 43300 49200 5 10 1 1 180 0 1
value=PB13/RMII_TXD1
}
N 56500 44400 56700 44400 4
N 56700 44400 56700 44100 4
N 56700 44100 57400 44100 4
N 56500 44800 57400 44800 4
C 58300 45000 1 180 0 capacitor-1.sym
{
T 58100 44300 5 10 0 0 180 0 1
device=CAPACITOR
T 58100 44100 5 10 0 0 180 0 1
symversion=0.1
T 58300 45000 5 10 0 1 90 0 1
footprint=0603
T 57700 45000 5 10 1 1 180 0 1
refdes=C24
T 58200 45000 5 10 1 1 180 0 1
value=22p
}
N 58900 47400 56700 47400 4
N 56500 46400 57000 46400 4
C 58300 44300 1 180 0 capacitor-1.sym
{
T 58100 43600 5 10 0 0 180 0 1
device=CAPACITOR
T 58100 43400 5 10 0 0 180 0 1
symversion=0.1
T 58300 44300 5 10 0 1 90 0 1
footprint=0603
T 57700 44300 5 10 1 1 180 0 1
refdes=C25
T 58200 44300 5 10 1 1 180 0 1
value=22p
}
C 58600 43900 1 0 1 agnd.sym
N 58300 44800 58500 44800 4
N 58500 44800 58500 44100 4
N 58500 44100 58300 44100 4
C 56700 56300 1 0 0 output-1.sym
{
T 56800 56600 5 10 0 0 0 0 1
device=OUTPUT
T 56700 56300 5 10 0 0 0 0 1
net=PD12/TIM4_CH1:1
T 57600 56300 5 10 1 1 0 0 1
value=PD12/TIM4_CH1
}
N 56700 56400 56500 56400 4
C 56700 55900 1 0 0 output-1.sym
{
T 56800 56200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 55900 5 10 0 0 0 0 1
net=PD13/TIM4_CH2:1
T 57600 55900 5 10 1 1 0 0 1
value=PD13/TIM4_CH2
}
N 56700 56000 56500 56000 4
C 56700 55500 1 0 0 output-1.sym
{
T 56800 55800 5 10 0 0 0 0 1
device=OUTPUT
T 56700 55500 5 10 0 0 0 0 1
net=PD14/TIM4_CH3:1
T 57600 55500 5 10 1 1 0 0 1
value=PD14/TIM4_CH3
}
N 56700 55600 56500 55600 4
C 56700 55100 1 0 0 output-1.sym
{
T 56800 55400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 55100 5 10 0 0 0 0 1
net=PD15/TIM4_CH4:1
T 57600 55100 5 10 1 1 0 0 1
value=PD15/TIM4_CH4
}
N 56700 55200 56500 55200 4
C 56700 52300 1 0 0 output-1.sym
{
T 56800 52600 5 10 0 0 0 0 1
device=OUTPUT
T 56700 52300 5 10 0 0 0 0 1
net=PE5/TIM9_CH1:1
T 57600 52300 5 10 1 1 0 0 1
value=PE5/TIM9_CH1
}
N 56700 52400 56500 52400 4
C 56700 51900 1 0 0 output-1.sym
{
T 56800 52200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 51900 5 10 0 0 0 0 1
net=PE6/TIM9_CH2:1
T 57600 51900 5 10 1 1 0 0 1
value=PE6/TIM9_CH2
}
N 56700 52000 56500 52000 4
C 56700 51500 1 0 0 output-1.sym
{
T 56800 51800 5 10 0 0 0 0 1
device=OUTPUT
T 56700 51500 5 10 0 0 0 0 1
net=PE7/TIM1_ETR:1
T 57600 51500 5 10 1 1 0 0 1
value=PE7/TIM1_ETR
}
N 56700 51600 56500 51600 4
C 56700 51100 1 0 0 output-1.sym
{
T 56800 51400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 51100 5 10 0 0 0 0 1
net=PE8/PE9/TIM1_CH1N:1
T 57600 51100 5 10 1 1 0 0 1
value=PE8/PE9/TIM1_CH1N
}
N 56700 51200 56500 51200 4
C 56700 50700 1 0 0 output-1.sym
{
T 56800 51000 5 10 0 0 0 0 1
device=OUTPUT
T 56700 50700 5 10 0 0 0 0 1
net=PE9/TIM1_CH1:1
T 57600 50700 5 10 1 1 0 0 1
value=PE9/TIM1_CH1
}
N 56700 50800 56500 50800 4
C 56700 50300 1 0 0 output-1.sym
{
T 56800 50600 5 10 0 0 0 0 1
device=OUTPUT
T 56700 50300 5 10 0 0 0 0 1
net=PE10/PE11/TIM1_CH2N:1
T 57600 50300 5 10 1 1 0 0 1
value=PE10/PE11/TIM1_CH2N
}
C 56700 49900 1 0 0 output-1.sym
{
T 56800 50200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 49900 5 10 0 0 0 0 1
net=PE11/TIM1_CH2:1
T 57600 49900 5 10 1 1 0 0 1
value=PE11/TIM1_CH2
}
N 56700 50400 56500 50400 4
N 56700 50000 56500 50000 4
C 56700 49500 1 0 0 output-1.sym
{
T 56800 49800 5 10 0 0 0 0 1
device=OUTPUT
T 56700 49500 5 10 0 0 0 0 1
net=PE12/PE13/TIM1_CH3N:1
T 57600 49500 5 10 1 1 0 0 1
value=PE12/PE13/TIM1_CH3N
}
C 56700 49100 1 0 0 output-1.sym
{
T 56800 49400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 49100 5 10 0 0 0 0 1
net=PE13/TIM1_CH3:1
T 57600 49100 5 10 1 1 0 0 1
value=PE13/TIM1_CH3
}
N 56700 49600 56500 49600 4
N 56700 49200 56500 49200 4
C 56700 48700 1 0 0 output-1.sym
{
T 56800 49000 5 10 0 0 0 0 1
device=OUTPUT
T 56700 48700 5 10 0 0 0 0 1
net=PE14/TIM1_CH4:1
T 57600 48700 5 10 1 1 0 0 1
value=PE14/TIM1_CH4
}
N 56700 48800 56500 48800 4
N 56700 48400 56500 48400 4
N 56700 52800 56500 52800 4
N 56700 53200 56500 53200 4
N 56700 53600 56500 53600 4
N 56700 54000 56500 54000 4
N 56700 54400 56500 54400 4
C 65000 51400 1 0 0 header10-2.sym
{
T 65000 53400 5 10 0 1 0 0 1
device=CONNECTOR
T 65400 51200 5 10 1 1 0 0 1
comment=UEXT
T 65000 51400 5 10 0 1 0 0 1
footprint=HEADER10_2
T 65600 53500 5 10 1 1 0 0 1
refdes=J10
T 65000 51400 5 10 0 1 0 0 1
value=BH-10
}
C 66200 54200 1 180 0 capacitor-1.sym
{
T 66000 53500 5 10 0 0 180 0 1
device=CAPACITOR
T 66000 53300 5 10 0 0 180 0 1
symversion=0.1
T 66200 54200 5 10 0 1 90 0 1
footprint=0603
T 65600 54200 5 10 1 1 180 0 1
refdes=C22
T 66300 54200 5 10 1 1 180 0 1
value=100n
}
C 67000 54100 1 90 1 agnd.sym
N 66400 53200 66600 53200 4
N 66600 53200 66600 54000 4
N 66200 54000 66800 54000 4
C 64700 54000 1 0 1 vcc.sym
{
T 64700 55700 5 8 0 0 0 6 1
footprint=none
T 64700 55500 5 8 0 0 0 6 1
symversion=1.0
T 64700 54000 5 10 0 0 0 6 1
net=3V3:1
T 64200 54000 5 10 1 1 0 0 1
value=3V3
}
N 65000 53200 64800 53200 4
N 64800 53200 64800 54000 4
N 64600 54000 65300 54000 4
C 64000 52900 1 180 1 input-1.sym
{
T 64000 52600 5 10 0 0 180 6 1
device=INPUT
T 64000 52900 5 10 0 0 180 6 1
net=PD8/USART3_TX:1
T 65100 53000 5 10 1 1 0 6 1
value=PD8/USART3_TX
}
N 64800 52800 65000 52800 4
C 66600 52700 1 0 0 output-1.sym
{
T 66700 53000 5 10 0 0 0 0 1
device=OUTPUT
T 66600 52700 5 10 0 0 0 0 1
net=PD9/USART3_RX:1
T 66400 53000 5 10 1 1 0 0 1
value=PD9/USART3_RX
}
N 66600 52800 66400 52800 4
C 63100 52300 1 0 1 output-1.sym
{
T 63000 52600 5 10 0 0 0 6 1
device=OUTPUT
T 63100 52300 5 10 0 0 0 6 1
net=PB6/I2C1_SCL:1
T 62200 52300 5 10 1 1 0 6 1
value=PB6/I2C1_SCL
}
N 63100 52400 65000 52400 4
C 68300 52500 1 180 1 io-1.sym
{
T 69200 52300 5 10 0 0 180 6 1
net=PB7/I2C1_SDA:1
T 68500 51900 5 10 0 0 180 6 1
device=none
T 68100 52200 5 10 1 1 180 7 1
value=PB7/I2C1_SDA
}
N 68300 52400 66400 52400 4
C 63200 52700 1 270 1 resistor-2.sym
{
T 63550 53100 5 10 0 0 90 2 1
device=RESISTOR
T 62900 53400 5 10 1 1 180 6 1
refdes=R11
T 63200 53000 5 10 1 1 0 6 1
value=4.7k
T 63200 52700 5 10 0 1 0 0 1
footprint=0603
}
N 63300 52700 63300 52400 4
C 63400 53800 1 0 1 vcc.sym
{
T 63400 55500 5 8 0 0 0 6 1
footprint=none
T 63400 55300 5 8 0 0 0 6 1
symversion=1.0
T 63400 53800 5 10 0 0 0 6 1
net=3V3:1
T 62900 53800 5 10 1 1 0 0 1
value=3V3
}
N 63300 53800 63300 53600 4
C 68200 52700 1 90 0 resistor-2.sym
{
T 67850 53100 5 10 0 0 90 0 1
device=RESISTOR
T 68200 53200 5 10 1 1 0 0 1
refdes=R12
T 68200 53000 5 10 1 1 0 0 1
value=4.7k
T 68200 52700 5 10 0 1 0 0 1
footprint=0603
}
C 68000 53800 1 0 0 vcc.sym
{
T 68000 55500 5 8 0 0 0 0 1
footprint=none
T 68000 55300 5 8 0 0 0 0 1
symversion=1.0
T 68000 53800 5 10 0 0 0 0 1
net=3V3:1
T 68500 53800 5 10 1 1 0 6 1
value=3V3
}
N 68100 52700 68100 52400 4
N 68100 53800 68100 53600 4
N 64800 52000 65000 52000 4
N 69600 52000 66400 52000 4
C 70400 52100 1 180 0 input-1.sym
{
T 70400 51800 5 10 0 0 180 0 1
device=INPUT
T 70400 52100 5 10 0 0 180 0 1
net=PB15/SPI2_MOSI:1
T 70500 51900 5 10 1 1 0 0 1
value=PB15/SPI2_MOSI
}
C 64800 51900 1 0 1 output-1.sym
{
T 64700 52200 5 10 0 0 0 6 1
device=OUTPUT
T 64800 51900 5 10 0 0 0 6 1
net=PB14/SPI2_MISO:1
T 63900 51900 5 10 1 1 0 6 1
value=PB14/SPI2_MISO
}
C 64000 51700 1 180 1 input-1.sym
{
T 64000 51400 5 10 0 0 180 6 1
device=INPUT
T 64000 51700 5 10 0 0 180 6 1
net=PB10/SPI2_CLK:1
T 63900 51500 5 10 1 1 0 6 1
value=PB10/SPI2_CLK
}
N 64800 51600 65000 51600 4
C 67400 51700 1 180 0 input-1.sym
{
T 67400 51400 5 10 0 0 180 0 1
device=INPUT
T 67400 51700 5 10 0 0 180 0 1
net=PD10/UEXT_CS:1
T 67500 51500 5 10 1 1 0 0 1
value=PD10/UEXT_CS
}
N 66600 51600 66400 51600 4
N 44200 48800 44400 48800 4
N 44200 48400 44400 48400 4
N 56700 56800 56500 56800 4
C 69500 52700 1 90 0 resistor-2.sym
{
T 69150 53100 5 10 0 0 90 0 1
device=RESISTOR
T 69500 53200 5 10 1 1 0 0 1
refdes=R13
T 69500 53000 5 10 1 1 0 0 1
value=47k
T 69500 52700 5 10 0 1 0 0 1
footprint=0603
}
N 69400 52700 69400 52000 4
N 68100 53700 69400 53700 4
N 69400 53700 69400 53600 4
N 56700 57200 56500 57200 4
N 56700 58400 56500 58400 4
N 56700 60000 56500 60000 4
C 56700 59500 1 0 0 output-1.sym
{
T 56800 59800 5 10 0 0 0 0 1
device=OUTPUT
T 56700 59500 5 10 0 0 0 0 1
net=PD4/VFD_RESET_N:1
T 57600 59500 5 10 1 1 0 0 1
value=PD4/VFD_RESET_N
}
N 56700 59600 56500 59600 4
C 65000 42000 1 0 0 header40-2.sym
{
T 65250 50500 5 10 0 1 0 0 1
device=CONNECTOR
T 65600 50100 5 10 1 1 0 0 1
refdes=J11
T 65000 42000 5 10 0 1 0 0 1
footprint=HEADER40_2
T 65000 42000 5 10 0 1 0 0 1
value=BH-40
T 65500 41800 5 10 1 1 0 0 1
comment=EXT
}
C 64000 48300 1 180 1 input-1.sym
{
T 64000 48000 5 10 0 0 180 6 1
device=INPUT
T 64000 48300 5 10 0 0 180 6 1
net=PB3/SPI1_CLK:1
T 63900 48100 5 10 1 1 0 6 1
value=PB3/SPI1_CLK
}
C 67400 48700 1 180 0 input-1.sym
{
T 67400 48400 5 10 0 0 180 0 1
device=INPUT
T 67400 48700 5 10 0 0 180 0 1
net=PB5/SPI1_MOSI:1
T 67500 48500 5 10 1 1 0 0 1
value=PB5/SPI1_MOSI
}
C 64800 48500 1 0 1 output-1.sym
{
T 64700 48800 5 10 0 0 0 6 1
device=OUTPUT
T 64800 48500 5 10 0 0 0 6 1
net=PB4/SPI1_MISO:1
T 63900 48500 5 10 1 1 0 6 1
value=PB4/SPI1_MISO
}
C 67400 48300 1 180 0 input-1.sym
{
T 67400 48000 5 10 0 0 180 0 1
device=INPUT
T 67400 48300 5 10 0 0 180 0 1
net=PA15/SPI1_CS:1
T 67500 48100 5 10 1 1 0 0 1
value=PA15/SPI1_CS
}
C 64000 49500 1 180 1 input-1.sym
{
T 64000 49200 5 10 0 0 180 6 1
device=INPUT
T 64000 49500 5 10 0 0 180 6 1
net=PD5/USART2_TX:1
T 63900 49300 5 10 1 1 0 6 1
value=PD5/USART2_TX
}
C 66600 49300 1 0 0 output-1.sym
{
T 66700 49600 5 10 0 0 0 0 1
device=OUTPUT
T 66600 49300 5 10 0 0 0 0 1
net=PD6/USART2_RX:1
T 67500 49300 5 10 1 1 0 0 1
value=PD6/USART2_RX
}
C 57500 48500 1 180 0 input-1.sym
{
T 57500 48200 5 10 0 0 180 0 1
device=INPUT
T 57500 48500 5 10 0 0 180 0 1
net=PE15/TIM1_BKIN:1
T 57600 48300 5 10 1 1 0 0 1
value=PE15/TIM1_BKIN
}
N 64800 47800 65000 47800 4
N 66600 47800 66400 47800 4
N 64800 47400 65000 47400 4
N 66600 47400 66400 47400 4
N 64800 47000 65000 47000 4
N 64800 46600 65000 46600 4
N 66600 47000 66400 47000 4
N 66600 46600 66400 46600 4
C 66200 50800 1 180 0 capacitor-1.sym
{
T 66000 50100 5 10 0 0 180 0 1
device=CAPACITOR
T 66000 49900 5 10 0 0 180 0 1
symversion=0.1
T 66200 50800 5 10 0 1 90 0 1
footprint=0603
T 65600 50800 5 10 1 1 180 0 1
refdes=C26
T 66300 50800 5 10 1 1 180 0 1
value=100n
}
C 67000 50700 1 90 1 agnd.sym
N 66400 49800 66600 49800 4
N 66600 49800 66600 50600 4
N 66200 50600 66800 50600 4
C 64700 50600 1 0 1 vcc.sym
{
T 64700 52300 5 8 0 0 0 6 1
footprint=none
T 64700 52100 5 8 0 0 0 6 1
symversion=1.0
T 64700 50600 5 10 0 0 0 6 1
net=3V3:1
T 64200 50600 5 10 1 1 0 0 1
value=3V3
}
N 65000 49800 64800 49800 4
N 64800 49800 64800 50600 4
N 64600 50600 65300 50600 4
N 64800 49400 65000 49400 4
N 66600 49400 66400 49400 4
N 64800 49000 65000 49000 4
N 66600 49000 66400 49000 4
N 64800 48600 65000 48600 4
N 64800 48200 65000 48200 4
N 66600 48600 66400 48600 4
N 66600 48200 66400 48200 4
N 64800 45400 65000 45400 4
N 66600 45400 66400 45400 4
N 64800 45000 65000 45000 4
N 66400 46200 66600 46200 4
N 64800 46200 65000 46200 4
N 66600 45000 66400 45000 4
N 64800 44600 65000 44600 4
N 66600 44600 66400 44600 4
N 64800 44200 65000 44200 4
N 66600 44200 66400 44200 4
N 64800 43800 65000 43800 4
N 66600 43800 66400 43800 4
N 64800 43400 65000 43400 4
N 64800 43000 65000 43000 4
N 66600 43400 66400 43400 4
N 64800 42200 65000 42200 4
N 64800 42600 65000 42600 4
N 66600 42200 66400 42200 4
N 66600 42600 66400 42600 4
N 66600 43000 66400 43000 4
C 32300 44000 1 0 0 fb.sym
{
T 32700 44500 5 10 1 1 0 4 1
refdes=FB2
T 32300 45700 5 10 0 0 0 0 1
device=FB
T 32300 44000 5 10 0 1 0 0 1
footprint=1206
T 32300 44000 5 10 0 0 0 0 1
value=BLM31PG121SN1L
}
C 51400 61900 1 0 0 vcc.sym
{
T 51400 63600 5 8 0 0 0 0 1
footprint=none
T 51400 63400 5 8 0 0 0 0 1
symversion=1.0
T 51400 61900 5 10 0 0 0 0 1
net=VDDA:1
T 51600 62000 5 10 1 1 0 0 1
value=VDDA
}
C 52200 61900 1 0 0 vcc.sym
{
T 52200 63600 5 8 0 0 0 0 1
footprint=none
T 52200 63400 5 8 0 0 0 0 1
symversion=1.0
T 52200 61900 5 10 0 0 0 0 1
net=VREF+:1
T 52400 62000 5 10 1 1 0 0 1
value=VREF+
}
C 34000 44200 1 0 0 vcc.sym
{
T 34000 45900 5 8 0 0 0 0 1
footprint=none
T 34000 45700 5 8 0 0 0 0 1
symversion=1.0
T 34000 44200 5 10 0 0 0 0 1
net=VDDA:1
T 34200 44200 5 10 1 1 0 0 1
value=VDDA
}
N 34100 44200 33100 44200 4
C 32200 44200 1 0 0 vcc.sym
{
T 32200 45900 5 8 0 0 0 0 1
footprint=none
T 32200 45700 5 8 0 0 0 0 1
symversion=1.0
T 32200 44200 5 10 0 0 0 0 1
net=3V3:1
T 31900 44200 5 10 1 1 0 0 1
value=3V3
}
C 33700 43100 1 0 0 agnd.sym
C 36500 44000 1 0 0 fb.sym
{
T 36500 45700 5 10 0 0 0 0 1
device=FB
T 36900 44500 5 10 1 1 0 4 1
refdes=FB3
T 36500 44000 5 10 0 1 0 0 1
footprint=1206
T 36500 44000 5 10 0 0 0 0 1
value=BLM31PG121SN1L
}
C 38200 44200 1 0 0 vcc.sym
{
T 38200 45900 5 8 0 0 0 0 1
footprint=none
T 38200 45700 5 8 0 0 0 0 1
symversion=1.0
T 38200 44200 5 10 0 0 0 0 1
net=VREF+:1
T 38400 44200 5 10 1 1 0 0 1
value=VREF+
}
N 38300 44200 37300 44200 4
C 36400 44200 1 0 0 vcc.sym
{
T 36400 45900 5 8 0 0 0 0 1
footprint=none
T 36400 45700 5 8 0 0 0 0 1
symversion=1.0
T 36400 44200 5 10 0 0 0 0 1
net=3V3:1
T 36100 44200 5 10 1 1 0 0 1
value=3V3
}
C 37900 43100 1 0 0 agnd.sym
C 58100 42600 1 180 0 capacitor-1.sym
{
T 57900 41900 5 10 0 0 180 0 1
device=CAPACITOR
T 57900 41700 5 10 0 0 180 0 1
symversion=0.1
T 58100 42600 5 10 0 1 90 0 1
footprint=0603
T 57500 42600 5 10 1 1 180 0 1
refdes=C27
T 58100 42600 5 10 1 1 180 0 1
value=1u
}
C 58100 42000 1 180 0 capacitor-1.sym
{
T 57900 41300 5 10 0 0 180 0 1
device=CAPACITOR
T 57900 41100 5 10 0 0 180 0 1
symversion=0.1
T 58100 42000 5 10 0 1 90 0 1
footprint=0603
T 57500 42000 5 10 1 1 180 0 1
refdes=C28
T 58100 42000 5 10 1 1 180 0 1
value=1u
}
N 56500 42400 57200 42400 4
N 56500 42000 56800 42000 4
N 56800 42000 56800 41800 4
N 56800 41800 57200 41800 4
C 58600 41600 1 0 1 agnd.sym
N 58100 42400 58500 42400 4
N 58500 42400 58500 41800 4
N 58500 41800 58100 41800 4
C 34000 43300 1 90 0 capacitor-1.sym
{
T 33300 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 33100 43500 5 10 0 0 90 0 1
symversion=0.1
T 34000 43300 5 10 0 1 0 0 1
footprint=0603
T 34200 44000 5 10 1 1 180 0 1
refdes=C18
T 33900 43500 5 10 1 1 0 0 1
value=100n
}
C 38200 43300 1 90 0 capacitor-1.sym
{
T 37500 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 37300 43500 5 10 0 0 90 0 1
symversion=0.1
T 38200 43300 5 10 0 1 0 0 1
footprint=0603
T 38400 44000 5 10 1 1 180 0 1
refdes=C21
T 38100 43500 5 10 1 1 0 0 1
value=100n
}
C 66700 55400 1 0 1 vcc.sym
{
T 66700 57100 5 8 0 0 0 6 1
footprint=none
T 66700 56900 5 8 0 0 0 6 1
symversion=1.0
T 66700 55400 5 10 0 0 0 6 1
net=3V3:1
T 66700 55400 5 10 1 1 0 0 1
value=3V3
}
C 66600 57700 1 0 0 output-1.sym
{
T 66700 58000 5 10 0 0 0 0 1
device=OUTPUT
T 66600 57700 5 10 0 0 0 0 1
net=PE4/BTN1:1
T 67500 57700 5 10 1 1 0 0 1
value=PE4/BTN1
}
C 66600 57300 1 0 0 output-1.sym
{
T 66700 57600 5 10 0 0 0 0 1
device=OUTPUT
T 66600 57300 5 10 0 0 0 0 1
net=PE3/BTN2:1
T 67500 57300 5 10 1 1 0 0 1
value=PE3/BTN2
}
C 66600 56900 1 0 0 output-1.sym
{
T 66700 57200 5 10 0 0 0 0 1
device=OUTPUT
T 66600 56900 5 10 0 0 0 0 1
net=PE2/BTN3:1
T 67500 56900 5 10 1 1 0 0 1
value=PE2/BTN3
}
C 66600 56500 1 0 0 output-1.sym
{
T 66700 56800 5 10 0 0 0 0 1
device=OUTPUT
T 66600 56500 5 10 0 0 0 0 1
net=PE0/BTN4:1
T 67500 56500 5 10 1 1 0 0 1
value=PE0/BTN4
}
C 66600 56100 1 0 0 output-1.sym
{
T 66700 56400 5 10 0 0 0 0 1
device=OUTPUT
T 66600 56100 5 10 0 0 0 0 1
net=PD7/BTN5:1
T 67500 56100 5 10 1 1 0 0 1
value=PD7/BTN5
}
C 66600 55700 1 0 0 output-1.sym
{
T 66700 56000 5 10 0 0 0 0 1
device=OUTPUT
T 66600 55700 5 10 0 0 0 0 1
net=PD3/BTN6:1
T 67500 55700 5 10 1 1 0 0 1
value=PD3/BTN6
}
C 57500 54500 1 180 0 input-1.sym
{
T 57500 54200 5 10 0 0 180 0 1
device=INPUT
T 57500 54500 5 10 0 0 180 0 1
net=PE0/BTN4:1
T 57600 54300 5 10 1 1 0 0 1
value=PE0/BTN4
}
C 57500 54100 1 180 0 input-1.sym
{
T 57500 53800 5 10 0 0 180 0 1
device=INPUT
T 57500 54100 5 10 0 0 180 0 1
net=PE1/VFD_SBUSY:1
T 57600 53900 5 10 1 1 0 0 1
value=PE1/VFD_SBUSY
}
C 57500 53700 1 180 0 input-1.sym
{
T 57500 53400 5 10 0 0 180 0 1
device=INPUT
T 57500 53700 5 10 0 0 180 0 1
net=PE2/BTN3:1
T 57600 53500 5 10 1 1 0 0 1
value=PE2/BTN3
}
C 57500 53300 1 180 0 input-1.sym
{
T 57500 53000 5 10 0 0 180 0 1
device=INPUT
T 57500 53300 5 10 0 0 180 0 1
net=PE3/BTN2:1
T 57600 53100 5 10 1 1 0 0 1
value=PE3/BTN2
}
C 57500 52900 1 180 0 input-1.sym
{
T 57500 52600 5 10 0 0 180 0 1
device=INPUT
T 57500 52900 5 10 0 0 180 0 1
net=PE4/BTN1:1
T 57600 52700 5 10 1 1 0 0 1
value=PE4/BTN1
}
C 57500 58500 1 180 0 input-1.sym
{
T 57500 58200 5 10 0 0 180 0 1
device=INPUT
T 57500 58500 5 10 0 0 180 0 1
net=PD7/BTN5:1
T 57600 58300 5 10 1 1 0 0 1
value=PD7/BTN5
}
C 43400 48900 1 180 1 input-1.sym
{
T 43400 48600 5 10 0 0 180 6 1
device=INPUT
T 43400 48900 5 10 0 0 180 6 1
net=PB14/SPI2_MISO:1
T 43300 48700 5 10 1 1 0 6 1
value=PB14/SPI2_MISO
}
C 44200 48300 1 0 1 output-1.sym
{
T 44100 48600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 48300 5 10 0 0 0 6 1
net=PB15/SPI2_MOSI:1
T 43300 48300 5 10 1 1 0 6 1
value=PB15/SPI2_MOSI
}
C 44200 46700 1 0 1 output-1.sym
{
T 44100 47000 5 10 0 0 0 6 1
device=OUTPUT
T 44200 46700 5 10 0 0 0 6 1
net=PC2/ETH_RESET:1
T 43300 46700 5 10 1 1 0 6 1
value=PC2/ETH_RESET
}
C 44200 46300 1 0 1 output-1.sym
{
T 44100 46600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 46300 5 10 0 0 0 6 1
net=PC3/ETH_RMII_MDINT:1
T 43300 46300 5 10 1 1 0 6 1
value=PC3/ETH_RMII_MDINT
}
N 26600 52100 32200 52100 4
N 26600 50900 32200 50900 4
C 36500 57800 1 180 1 output-1.sym
{
T 36600 57500 5 10 0 0 180 6 1
device=OUTPUT
T 36500 57800 5 10 0 0 180 6 1
net=PC4/RMII_RXD0:1
T 37400 57600 5 10 1 1 0 0 1
value=PC4/RMII_RXD0
}
C 36500 57400 1 180 1 output-1.sym
{
T 36600 57100 5 10 0 0 180 6 1
device=OUTPUT
T 36500 57400 5 10 0 0 180 6 1
net=PC5/RMII_RXD1:1
T 37400 57200 5 10 1 1 0 0 1
value=PC5/RMII_RXD1
}
C 36500 52600 1 180 1 output-1.sym
{
T 36600 52300 5 10 0 0 180 6 1
device=OUTPUT
T 36500 52600 5 10 0 0 180 6 1
net=PA7/RMII_CRSDV:1
T 37400 52400 5 10 1 1 0 0 1
value=PA7/RMII_CRSDV
}
N 36500 57700 36300 57700 4
N 36500 57300 36300 57300 4
N 36500 52500 36300 52500 4
C 31200 54200 1 180 1 input-1.sym
{
T 31200 53900 5 10 0 0 180 6 1
device=INPUT
T 31200 54200 5 10 0 0 180 6 1
net=PA1/RMII_REFCLK:1
T 31100 54000 5 10 1 1 0 6 1
value=PA1/RMII_REFCLK
}
N 32000 54100 32200 54100 4
C 37300 61000 1 180 0 input-1.sym
{
T 37300 60700 5 10 0 0 180 0 1
device=INPUT
T 37300 61000 5 10 0 0 180 0 1
net=PB12/RMII_TXD0:1
T 37400 60800 5 10 1 1 0 0 1
value=PB12/RMII_TXD0
}
C 37300 60600 1 180 0 input-1.sym
{
T 37300 60300 5 10 0 0 180 0 1
device=INPUT
T 37300 60600 5 10 0 0 180 0 1
net=PB13/RMII_TXD1:1
T 37400 60400 5 10 1 1 0 0 1
value=PB13/RMII_TXD1
}
C 37300 59000 1 180 0 input-1.sym
{
T 37300 58700 5 10 0 0 180 0 1
device=INPUT
T 37300 59000 5 10 0 0 180 0 1
net=PB11/RMII_TXEN:1
T 37400 58800 5 10 1 1 0 0 1
value=PB11/RMII_TXEN
}
C 37300 54600 1 180 0 input-1.sym
{
T 37300 54300 5 10 0 0 180 0 1
device=INPUT
T 37300 54600 5 10 0 0 180 0 1
net=PC1/RMII_MDC:1
T 37400 54400 5 10 1 1 0 0 1
value=PC1/RMII_MDC
}
C 36500 54000 1 0 0 io-1.sym
{
T 37400 54200 5 10 0 0 0 0 1
net=PA2/RMII_MDIO:1
T 36700 54600 5 10 0 0 0 0 1
device=none
T 37400 54100 5 10 1 1 0 1 1
value=PA2/RMII_MDIO
}
N 36500 54500 36300 54500 4
N 36500 54100 36300 54100 4
C 32000 53200 1 0 1 resistor-2.sym
{
T 31600 53550 5 10 0 0 0 6 1
device=RESISTOR
T 32000 53200 5 10 0 1 0 6 1
footprint=0603
T 31600 53200 5 10 1 1 180 6 1
refdes=R15
T 31200 53200 5 10 1 1 180 6 1
value=330
}
N 32000 53300 32200 53300 4
C 32000 52800 1 0 1 resistor-2.sym
{
T 31600 53150 5 10 0 0 0 6 1
device=RESISTOR
T 32000 52800 5 10 0 1 0 6 1
footprint=0603
T 31900 52600 5 10 1 1 0 6 1
refdes=R3
T 31500 52600 5 10 1 1 0 6 1
value=330
}
N 32000 52900 32200 52900 4
C 30900 53200 1 0 1 output-1.sym
{
T 30800 53500 5 10 0 0 0 6 1
device=OUTPUT
T 30900 53200 5 10 0 0 0 6 1
net=LED1:1
T 30000 53200 5 10 1 1 0 6 1
value=LED1
}
N 30900 53300 31100 53300 4
N 30900 52900 31100 52900 4
C 37300 52200 1 180 0 input-1.sym
{
T 37300 51900 5 10 0 0 180 0 1
device=INPUT
T 37300 52200 5 10 0 0 180 0 1
net=PC2/ETH_RESET:1
T 37400 52000 5 10 1 1 0 0 1
value=PC2/ETH_RESET
}
C 37400 51600 1 0 1 resistor-2.sym
{
T 37000 51950 5 10 0 0 0 6 1
device=RESISTOR
T 37400 51600 5 10 0 1 0 6 1
footprint=0603
T 36900 51800 5 10 1 1 0 6 1
refdes=R4
T 37300 51800 5 10 1 1 0 6 1
value=10k
}
C 37700 51700 1 0 0 vcc.sym
{
T 37700 53400 5 8 0 0 0 0 1
footprint=none
T 37700 53200 5 8 0 0 0 0 1
symversion=1.0
T 37700 51700 5 10 0 0 0 0 1
net=3V3:1
T 37900 51700 5 10 1 1 0 0 1
value=3V3
}
N 37800 51700 37400 51700 4
N 36500 51300 36500 52100 4
N 36300 51700 36500 51700 4
C 37400 51500 1 180 0 capacitor-1.sym
{
T 37200 50800 5 10 0 0 180 0 1
device=CAPACITOR
T 37200 50600 5 10 0 0 180 0 1
symversion=0.1
T 37400 51500 5 10 0 1 90 0 1
footprint=0603
T 36900 51500 5 10 1 1 180 0 1
refdes=C13
T 37400 51500 5 10 1 1 180 0 1
value=100n
}
C 37800 51200 1 90 0 agnd.sym
N 37600 51300 37400 51300 4
C 37400 50800 1 0 1 resistor-2.sym
{
T 37000 51150 5 10 0 0 0 6 1
device=RESISTOR
T 37400 50800 5 10 0 1 0 6 1
footprint=0603
T 36600 50800 5 10 1 1 180 6 1
refdes=R16
T 37000 50800 5 10 1 1 180 6 1
value=12.1k/1%
}
N 36500 50900 36300 50900 4
C 37800 50800 1 90 0 agnd.sym
N 37600 50900 37400 50900 4
C 37400 56800 1 0 1 resistor-2.sym
{
T 37000 57150 5 10 0 0 0 6 1
device=RESISTOR
T 37400 56800 5 10 0 1 0 6 1
footprint=0603
T 36600 56800 5 10 1 1 180 6 1
refdes=R17
T 37000 56800 5 10 1 1 180 6 1
value=4.7k
}
N 36500 56900 36300 56900 4
C 37500 56900 1 0 0 vcc.sym
{
T 37500 58600 5 8 0 0 0 0 1
footprint=none
T 37500 58400 5 8 0 0 0 0 1
symversion=1.0
T 37500 56900 5 10 0 0 0 0 1
net=3V3:1
T 37700 56900 5 10 1 1 0 0 1
value=3V3
}
N 37600 56900 37400 56900 4
C 36700 55200 1 90 0 agnd.sym
N 36500 55300 36300 55300 4
C 36700 55600 1 90 0 agnd.sym
N 36500 55700 36300 55700 4
C 36700 56400 1 90 0 agnd.sym
N 36500 56500 36300 56500 4
C 37400 59200 1 0 1 resistor-2.sym
{
T 37000 59550 5 10 0 0 0 6 1
device=RESISTOR
T 37400 59200 5 10 0 1 0 6 1
footprint=0603
T 36900 59400 5 10 1 1 0 6 1
refdes=R18
T 37300 59400 5 10 1 1 0 6 1
value=150
}
C 38700 59500 1 0 1 resistor-2.sym
{
T 38300 59850 5 10 0 0 0 6 1
device=RESISTOR
T 38700 59500 5 10 0 1 0 6 1
footprint=0603
T 38200 59700 5 10 1 1 0 6 1
refdes=R19
T 38600 59700 5 10 1 1 0 6 1
value=2.2k
}
N 37400 59300 37800 59300 4
N 37600 59300 37600 59600 4
N 37600 59600 37800 59600 4
C 38800 59600 1 0 0 vcc.sym
{
T 38800 61300 5 8 0 0 0 0 1
footprint=none
T 38800 61100 5 8 0 0 0 0 1
symversion=1.0
T 38800 59600 5 10 0 0 0 0 1
net=3V3:1
T 39000 59600 5 10 1 1 0 0 1
value=3V3
}
N 38900 59600 38700 59600 4
C 37800 59400 1 180 1 output-1.sym
{
T 37900 59100 5 10 0 0 180 6 1
device=OUTPUT
T 37800 59400 5 10 0 0 180 6 1
net=PC3/ETH_RMII_MDINT:1
T 38700 59200 5 10 1 1 0 0 1
value=PC3/ETH_RMII_MDINT
}
C 36700 59600 1 90 0 agnd.sym
N 36500 59700 36300 59700 4
C 25200 60900 1 0 1 vcc.sym
{
T 25200 62600 5 8 0 0 0 6 1
footprint=none
T 25200 62400 5 8 0 0 0 6 1
symversion=1.0
T 25200 60900 5 10 0 0 0 6 1
net=3V3:1
T 25000 60900 5 10 1 1 0 6 1
value=3V3
}
N 25100 60900 32200 60900 4
C 30600 60400 1 0 0 capacitor-1.sym
{
T 30800 61100 5 10 0 0 0 0 1
device=CAPACITOR
T 30800 61300 5 10 0 0 0 0 1
symversion=0.1
T 30600 60400 5 10 0 1 270 0 1
footprint=0603
T 30900 60800 5 10 1 1 180 0 1
refdes=C1
T 31500 60800 5 10 1 1 180 0 1
value=100n
}
N 32000 60900 32000 60600 4
N 32000 60600 31500 60600 4
C 30200 60700 1 270 0 agnd.sym
N 30400 60600 30600 60600 4
N 25400 60900 25400 59700 4
N 32000 58600 32000 59700 4
N 32000 58900 32200 58900 4
C 31900 57200 1 90 0 capacitor-1.sym
{
T 31200 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 31000 57400 5 10 0 0 90 0 1
symversion=0.1
T 31900 57200 5 10 0 1 0 0 1
footprint=0603
T 32100 57900 5 10 1 1 180 0 1
refdes=C6
T 31800 57400 5 10 1 1 0 0 1
value=100n
}
C 31200 57200 1 90 0 capacitor-1.sym
{
T 30500 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 30300 57400 5 10 0 0 90 0 1
symversion=0.1
T 31200 57200 5 10 0 1 0 0 1
footprint=0603
T 31400 57900 5 10 1 1 180 0 1
refdes=C5
T 31100 57400 5 10 1 1 0 0 1
value=1u
}
N 32200 58100 31000 58100 4
N 31000 56100 32200 56100 4
N 31700 56100 31700 57200 4
N 31000 57200 31000 56100 4
C 26900 57200 1 90 0 resistor-2.sym
{
T 26550 57600 5 10 0 0 90 0 1
device=RESISTOR
T 27100 57800 5 10 1 1 90 0 1
refdes=R1
T 27100 57000 5 10 1 1 90 0 1
value=49.9/1%
T 26900 57200 5 10 0 1 0 0 1
footprint=0603
}
C 27400 57200 1 90 0 resistor-2.sym
{
T 27050 57600 5 10 0 0 90 0 1
device=RESISTOR
T 27600 57800 5 10 1 1 90 0 1
refdes=R2
T 27600 57000 5 10 1 1 90 0 1
value=49.9/1%
T 27400 57200 5 10 0 1 0 0 1
footprint=0603
}
C 27900 57200 1 90 0 resistor-2.sym
{
T 27550 57600 5 10 0 0 90 0 1
device=RESISTOR
T 28100 57800 5 10 1 1 90 0 1
refdes=R20
T 28100 57000 5 10 1 1 90 0 1
value=49.9/1%
T 27900 57200 5 10 0 1 0 0 1
footprint=0603
}
C 28400 57200 1 90 0 resistor-2.sym
{
T 28050 57600 5 10 0 0 90 0 1
device=RESISTOR
T 28600 57800 5 10 1 1 90 0 1
refdes=R21
T 28600 57000 5 10 1 1 90 0 1
value=49.9/1%
T 28400 57200 5 10 0 1 0 0 1
footprint=0603
}
N 26800 57200 26800 52100 4
N 27300 57200 27300 51700 4
N 27800 57200 27800 51300 4
N 28300 57200 28300 50900 4
N 28300 58100 28300 59700 4
N 27800 58100 27800 59700 4
N 27300 58100 27300 59700 4
N 26800 58100 26800 59700 4
C 30100 52800 1 0 0 input-1.sym
{
T 30100 53100 5 10 0 0 0 0 1
device=INPUT
T 30100 52800 5 10 0 0 0 0 1
net=LED2:1
T 30000 52800 5 10 1 1 0 6 1
value=LED2
}
C 25100 48000 1 0 0 output-1.sym
{
T 25200 48300 5 10 0 0 0 0 1
device=OUTPUT
T 25100 48000 5 10 0 0 0 0 1
net=LED2:1
T 26000 48000 5 10 1 1 0 0 1
value=LED2
}
C 25200 48500 1 0 1 vcc.sym
{
T 25200 50200 5 8 0 0 0 6 1
footprint=none
T 25200 50000 5 8 0 0 0 6 1
symversion=1.0
T 25200 48500 5 10 0 0 0 6 1
net=3V3:1
T 25500 48500 5 10 1 1 0 6 1
value=3V3
}
N 25100 48500 24900 48500 4
N 25100 49300 24900 49300 4
C 25300 48800 1 90 0 agnd.sym
N 25100 48900 24900 48900 4
N 25100 52100 24900 52100 4
N 26200 52100 26000 52100 4
C 26000 51100 1 180 0 capacitor-1.sym
{
T 25800 50400 5 10 0 0 180 0 1
device=CAPACITOR
T 25800 50200 5 10 0 0 180 0 1
symversion=0.1
T 26000 51100 5 10 0 1 90 0 1
footprint=0603
T 25400 51100 5 10 1 1 180 0 1
refdes=C7
T 26000 51100 5 10 1 1 180 0 1
value=100n
}
N 25100 50900 24900 50900 4
N 26200 50900 26000 50900 4
N 26600 52500 26600 52100 4
N 26600 50500 26600 50900 4
C 35800 46900 1 0 1 vcc.sym
{
T 35800 48600 5 8 0 0 0 6 1
footprint=none
T 35800 48400 5 8 0 0 0 6 1
symversion=1.0
T 35800 46900 5 10 0 0 0 6 1
net=5V:1
T 36000 46900 5 10 1 1 0 6 1
value=5V
}
C 35900 46000 1 90 0 capacitor-1.sym
{
T 35200 46200 5 10 0 0 90 0 1
device=CAPACITOR
T 35000 46200 5 10 0 0 90 0 1
symversion=0.1
T 35900 46000 5 10 0 1 0 0 1
footprint=0603
T 35700 46500 5 10 1 1 0 0 1
refdes=C16
T 35700 46200 5 10 1 1 0 0 1
value=1u
}
C 35600 45800 1 0 0 agnd.sym
N 32000 45400 33200 45400 4
C 32100 50400 1 0 0 LAN8710.sym
{
T 36000 61400 5 10 1 1 0 6 1
refdes=U2
T 32500 61600 5 10 0 0 0 0 1
device=LAN8710
T 32500 61800 5 10 0 0 0 0 1
footprint=QFN32_5_EP
T 32100 50400 5 10 0 0 0 0 1
value=LAN8710AI
}
N 36500 58900 36300 58900 4
N 36500 60900 36300 60900 4
N 36500 60500 36300 60500 4
C 36700 60000 1 90 0 agnd.sym
N 36500 60100 36300 60100 4
N 36500 59300 36300 59300 4
C 30900 58400 1 0 0 capacitor-1.sym
{
T 31100 59100 5 10 0 0 0 0 1
device=CAPACITOR
T 31100 59300 5 10 0 0 0 0 1
symversion=0.1
T 30900 58400 5 10 0 1 270 0 1
footprint=0603
T 31200 58800 5 10 1 1 180 0 1
refdes=C3
T 31800 58800 5 10 1 1 180 0 1
value=100n
}
N 32000 58600 31800 58600 4
C 30500 58700 1 270 0 agnd.sym
N 30700 58600 30900 58600 4
C 30900 59200 1 0 0 capacitor-1.sym
{
T 31100 59900 5 10 0 0 0 0 1
device=CAPACITOR
T 31100 60100 5 10 0 0 0 0 1
symversion=0.1
T 30900 59200 5 10 0 1 270 0 1
footprint=0603
T 31200 59600 5 10 1 1 180 0 1
refdes=C2
T 31800 59600 5 10 1 1 180 0 1
value=100n
}
N 32000 59400 31800 59400 4
C 30500 59500 1 270 0 agnd.sym
N 30700 59400 30900 59400 4
C 28600 59500 1 0 0 fb.sym
{
T 29000 60000 5 10 1 1 0 4 1
refdes=FB1
T 28600 61200 5 10 0 0 0 0 1
device=FB
T 28600 59500 5 10 0 1 0 0 1
footprint=1206
T 28600 59500 5 10 0 0 0 0 1
value=BLM31PG121SN1L
}
N 29400 59700 32200 59700 4
N 28600 59700 25400 59700 4
C 30900 55900 1 0 0 agnd.sym
C 39900 47000 1 180 1 output-1.sym
{
T 40000 46700 5 10 0 0 180 6 1
device=OUTPUT
T 39900 47000 5 10 0 0 180 6 1
net=3V3:1
T 40800 47000 5 10 1 1 180 6 1
value=3V3
}
C 37100 48900 1 90 0 agnd.sym
C 45600 62900 1 0 0 vcc.sym
{
T 45600 64600 5 8 0 0 0 0 1
footprint=none
T 45600 64400 5 8 0 0 0 0 1
symversion=1.0
T 45600 62900 5 10 0 0 0 0 1
net=3V3:1
T 45800 63000 5 10 1 1 0 0 1
value=3V3
}
C 46400 62000 1 90 0 capacitor-1.sym
{
T 45700 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 45500 62200 5 10 0 0 90 0 1
symversion=0.1
T 46400 62000 5 10 0 1 0 0 1
footprint=0603
T 46100 62700 5 10 1 1 180 0 1
refdes=C9
T 46200 62300 5 10 1 1 180 0 1
value=100n
}
C 46900 62000 1 90 0 capacitor-1.sym
{
T 46200 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 46000 62200 5 10 0 0 90 0 1
symversion=0.1
T 46900 62000 5 10 0 1 0 0 1
footprint=0603
T 46600 62700 5 10 1 1 180 0 1
refdes=C10
T 46700 62300 5 10 1 1 180 0 1
value=100n
}
C 47400 62000 1 90 0 capacitor-1.sym
{
T 46700 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 46500 62200 5 10 0 0 90 0 1
symversion=0.1
T 47400 62000 5 10 0 1 0 0 1
footprint=0603
T 47100 62700 5 10 1 1 180 0 1
refdes=C11
T 47200 62300 5 10 1 1 180 0 1
value=100n
}
C 47900 62000 1 90 0 capacitor-1.sym
{
T 47200 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 47000 62200 5 10 0 0 90 0 1
symversion=0.1
T 47900 62000 5 10 0 1 0 0 1
footprint=0603
T 47700 62700 5 10 1 1 180 0 1
refdes=C12
T 47700 62300 5 10 1 1 180 0 1
value=100n
}
C 48400 62000 1 90 0 capacitor-1.sym
{
T 47700 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 47500 62200 5 10 0 0 90 0 1
symversion=0.1
T 48400 62000 5 10 0 1 0 0 1
footprint=0603
T 48200 62700 5 10 1 1 180 0 1
refdes=C14
T 48200 62300 5 10 1 1 180 0 1
value=100n
}
C 45900 62000 1 90 0 capacitor-1.sym
{
T 45200 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 45000 62200 5 10 0 0 90 0 1
symversion=0.1
T 45900 62000 5 10 0 1 0 0 1
footprint=0603
T 45600 62700 5 10 1 1 180 0 1
refdes=C8
T 45700 62300 5 10 1 1 180 0 1
value=100n
}
N 45700 62000 48200 62000 4
N 45700 62900 50700 62900 4
N 48700 62900 48700 61900 4
N 49100 62900 49100 61900 4
N 49500 62900 49500 61900 4
N 49900 62900 49900 61900 4
N 50300 62900 50300 61900 4
N 50700 62900 50700 61900 4
C 45600 61800 1 0 0 agnd.sym
C 56700 59900 1 0 0 output-1.sym
{
T 56800 60200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 59900 5 10 0 0 0 0 1
net=PD3/BTN6:1
T 57600 59900 5 10 1 1 0 0 1
value=PD3/BTN6
}
N 66600 45800 66400 45800 4
N 64800 45800 65000 45800 4
C 64000 47900 1 180 1 input-1.sym
{
T 64000 47600 5 10 0 0 180 6 1
device=INPUT
T 64000 47900 5 10 0 0 180 6 1
net=PD2/SDIO_CMD:1
T 63900 47700 5 10 1 1 0 6 1
value=PD2/SDIO_CMD
}
C 64800 47300 1 0 1 io-1.sym
{
T 63900 47500 5 10 0 0 0 6 1
net=PC8/SDIO_D0:1
T 64600 47900 5 10 0 0 0 6 1
device=none
T 63900 47400 5 10 1 1 0 7 1
value=PC8/SDIO_D0
}
C 64800 46900 1 0 1 io-1.sym
{
T 63900 47100 5 10 0 0 0 6 1
net=PC10/SDIO_D2:1
T 64600 47500 5 10 0 0 0 6 1
device=none
T 63900 47000 5 10 1 1 0 7 1
value=PC10/SDIO_D2
}
C 64800 46500 1 0 1 io-1.sym
{
T 63900 46700 5 10 0 0 0 6 1
net=PB8/SDIO_D4:1
T 64600 47100 5 10 0 0 0 6 1
device=none
T 63900 46600 5 10 1 1 0 7 1
value=PB8/SDIO_D4
}
C 64800 46100 1 0 1 io-1.sym
{
T 63900 46300 5 10 0 0 0 6 1
net=PC6/SDIO_D6:1
T 64600 46700 5 10 0 0 0 6 1
device=none
T 63900 46200 5 10 1 1 0 7 1
value=PC6/SDIO_D6
}
C 67400 47900 1 180 0 input-1.sym
{
T 67400 47600 5 10 0 0 180 0 1
device=INPUT
T 67400 47900 5 10 0 0 180 0 1
net=PC12/SDIO_CK:1
T 67500 47700 5 10 1 1 0 0 1
value=PC12/SDIO_CK
}
C 66600 47300 1 0 0 io-1.sym
{
T 67500 47500 5 10 0 0 0 0 1
net=PC9/SDIO_D1:1
T 66800 47900 5 10 0 0 0 0 1
device=none
T 67500 47400 5 10 1 1 0 1 1
value=PC9/SDIO_D1
}
C 66600 46900 1 0 0 io-1.sym
{
T 67500 47100 5 10 0 0 0 0 1
net=PC11/SDIO_D3:1
T 66800 47500 5 10 0 0 0 0 1
device=none
T 67500 47000 5 10 1 1 0 1 1
value=PC11/SDIO_D3
}
C 66600 46500 1 0 0 io-1.sym
{
T 67500 46700 5 10 0 0 0 0 1
net=PB9/SDIO_D5:1
T 66800 47100 5 10 0 0 0 0 1
device=none
T 67500 46600 5 10 1 1 0 1 1
value=PB9/SDIO_D5
}
C 66600 46100 1 0 0 io-1.sym
{
T 67500 46300 5 10 0 0 0 0 1
net=PC7/SDIO_D7:1
T 66800 46700 5 10 0 0 0 0 1
device=none
T 67500 46200 5 10 1 1 0 1 1
value=PC7/SDIO_D7
}
C 64800 45700 1 0 1 output-1.sym
{
T 64700 46000 5 10 0 0 0 6 1
device=OUTPUT
T 64800 45700 5 10 0 0 0 6 1
net=PD12/TIM4_CH1:1
T 63900 45700 5 10 1 1 0 6 1
value=PD12/TIM4_CH1
}
C 64800 45300 1 0 1 output-1.sym
{
T 64700 45600 5 10 0 0 0 6 1
device=OUTPUT
T 64800 45300 5 10 0 0 0 6 1
net=PD14/TIM4_CH3:1
T 63900 45300 5 10 1 1 0 6 1
value=PD14/TIM4_CH3
}
C 66600 45700 1 0 0 output-1.sym
{
T 66700 46000 5 10 0 0 0 0 1
device=OUTPUT
T 66600 45700 5 10 0 0 0 0 1
net=PD13/TIM4_CH2:1
T 67500 45700 5 10 1 1 0 0 1
value=PD13/TIM4_CH2
}
C 66600 45300 1 0 0 output-1.sym
{
T 66700 45600 5 10 0 0 0 0 1
device=OUTPUT
T 66600 45300 5 10 0 0 0 0 1
net=PD15/TIM4_CH4:1
T 67500 45300 5 10 1 1 0 0 1
value=PD15/TIM4_CH4
}
C 67400 43500 1 180 0 input-1.sym
{
T 67400 43200 5 10 0 0 180 0 1
device=INPUT
T 67400 43500 5 10 0 0 180 0 1
net=PA3/ADC1_IN3:1
T 67500 43300 5 10 1 1 0 0 1
value=PA3/ADC1_IN3
}
C 67400 43100 1 180 0 input-1.sym
{
T 67400 42800 5 10 0 0 180 0 1
device=INPUT
T 67400 43100 5 10 0 0 180 0 1
net=PB0/ADC1_IN8:1
T 67500 42900 5 10 1 1 0 0 1
value=PB0/ADC1_IN8
}
C 67400 42700 1 180 0 input-1.sym
{
T 67400 42400 5 10 0 0 180 0 1
device=INPUT
T 67400 42700 5 10 0 0 180 0 1
net=PC0/ADC1_IN10:1
T 67500 42500 5 10 1 1 0 0 1
value=PC0/ADC1_IN10
}
C 64000 43100 1 180 1 input-1.sym
{
T 64000 42800 5 10 0 0 180 6 1
device=INPUT
T 64000 43100 5 10 0 0 180 6 1
net=PA6/ADC1_IN6:1
T 63900 42900 5 10 1 1 0 6 1
value=PA6/ADC1_IN6
}
C 64000 42700 1 180 1 input-1.sym
{
T 64000 42400 5 10 0 0 180 6 1
device=INPUT
T 64000 42700 5 10 0 0 180 6 1
net=PB1/ADC1_IN9:1
T 63900 42500 5 10 1 1 0 6 1
value=PB1/ADC1_IN9
}
C 64800 42100 1 0 1 output-1.sym
{
T 64700 42400 5 10 0 0 0 6 1
device=OUTPUT
T 64800 42100 5 10 0 0 0 6 1
net=PA4/DAC1_OUT:1
T 63900 42100 5 10 1 1 0 6 1
value=PA4/DAC1_OUT
}
C 66600 42100 1 0 0 output-1.sym
{
T 66700 42400 5 10 0 0 0 0 1
device=OUTPUT
T 66600 42100 5 10 0 0 0 0 1
net=PA5/DAC2_OUT:1
T 67500 42100 5 10 1 1 0 0 1
value=PA5/DAC2_OUT
}
C 66600 44900 1 0 0 output-1.sym
{
T 66700 45200 5 10 0 0 0 0 1
device=OUTPUT
T 66600 44900 5 10 0 0 0 0 1
net=PE15/TIM1_BKIN:1
T 67500 44900 5 10 1 1 0 0 1
value=PE15/TIM1_BKIN
}
C 64800 44900 1 0 1 output-1.sym
{
T 64700 45200 5 10 0 0 0 6 1
device=OUTPUT
T 64800 44900 5 10 0 0 0 6 1
net=PE14/TIM1_CH4:1
T 63900 44900 5 10 1 1 0 6 1
value=PE14/TIM1_CH4
}
C 66600 44500 1 0 0 output-1.sym
{
T 66700 44800 5 10 0 0 0 0 1
device=OUTPUT
T 66600 44500 5 10 0 0 0 0 1
net=PE13/TIM1_CH3:1
T 67500 44500 5 10 1 1 0 0 1
value=PE13/TIM1_CH3
}
C 66600 43700 1 0 0 output-1.sym
{
T 66700 44000 5 10 0 0 0 0 1
device=OUTPUT
T 66600 43700 5 10 0 0 0 0 1
net=PE9/TIM1_CH1:1
T 67500 43700 5 10 1 1 0 0 1
value=PE9/TIM1_CH1
}
C 64800 44500 1 0 1 output-1.sym
{
T 64700 44800 5 10 0 0 0 6 1
device=OUTPUT
T 64800 44500 5 10 0 0 0 6 1
net=PE12/PE13/TIM1_CH3N:1
T 63900 44500 5 10 1 1 0 6 1
value=PE12/PE13/TIM1_CH3N
}
C 66600 44100 1 0 0 output-1.sym
{
T 66700 44400 5 10 0 0 0 0 1
device=OUTPUT
T 66600 44100 5 10 0 0 0 0 1
net=PE11/TIM1_CH2:1
T 67500 44100 5 10 1 1 0 0 1
value=PE11/TIM1_CH2
}
C 64800 44100 1 0 1 output-1.sym
{
T 64700 44400 5 10 0 0 0 6 1
device=OUTPUT
T 64800 44100 5 10 0 0 0 6 1
net=PE10/PE11/TIM1_CH2N:1
T 63900 44100 5 10 1 1 0 6 1
value=PE10/PE11/TIM1_CH2N
}
C 64800 43900 1 180 0 output-1.sym
{
T 64700 43600 5 10 0 0 180 0 1
device=OUTPUT
T 64800 43900 5 10 0 0 180 0 1
net=PE8/PE9/TIM1_CH1N:1
T 63900 43700 5 10 1 1 0 6 1
value=PE8/PE9/TIM1_CH1N
}
C 64000 43500 1 180 1 input-1.sym
{
T 64000 43200 5 10 0 0 180 6 1
device=INPUT
T 64000 43500 5 10 0 0 180 6 1
net=PE7/TIM1_ETR:1
T 63900 43300 5 10 1 1 0 6 1
value=PE7/TIM1_ETR
}
C 56700 56700 1 0 0 led-2.sym
{
T 56800 57300 5 10 0 0 0 0 1
device=LED
T 56700 56700 5 10 0 1 90 0 1
footprint=0603
T 57300 56600 5 10 1 1 180 8 1
refdes=D3
T 56700 56700 5 10 0 0 0 0 1
value=BLHKB36A
}
C 58700 56900 1 180 0 resistor-2.sym
{
T 58300 56550 5 10 0 0 180 0 1
device=RESISTOR
T 58700 56900 5 10 0 1 90 0 1
footprint=0603
T 58200 56700 5 10 1 1 180 0 1
refdes=R9
T 58600 56700 5 10 1 1 180 0 1
value=3k3
}
N 57800 56800 57600 56800 4
C 59100 56900 1 90 1 agnd.sym
N 58900 56800 58700 56800 4
C 56700 57100 1 0 0 output-1.sym
{
T 56800 57400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 57100 5 10 0 0 0 0 1
net=PD10/UEXT_CS:1
T 57600 57100 5 10 1 1 0 0 1
value=PD10/UEXT_CS
}
C 44200 61100 1 0 1 output-1.sym
{
T 44100 61400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 61100 5 10 0 0 0 6 1
net=PA0/UART4_TX/VFD_SIN:1
T 43300 61100 5 10 1 1 0 6 1
value=PA0/UART4_TX/VFD_SIN
}
C 65000 54800 1 0 0 header16-1.sym
{
T 65050 53750 5 10 0 1 0 0 1
device=CONNECTOR
T 65300 54600 5 10 1 1 0 0 1
comment=VFD_BTN
T 65000 54800 5 10 0 0 0 0 1
footprint=HEADER16_2
T 65200 54600 5 10 0 1 0 0 1
value=BH-16
T 65600 58100 5 10 1 1 0 0 1
refdes=J8
}
C 66800 55100 1 90 1 agnd.sym
N 66600 55000 66400 55000 4
C 64800 55300 1 0 1 output-1.sym
{
T 64700 55600 5 10 0 0 0 6 1
device=OUTPUT
T 64800 55300 5 10 0 0 0 6 1
net=PE5/TIM9_CH1:1
T 63900 55300 5 10 1 1 0 6 1
value=PE5/TIM9_CH1
}
C 64800 55100 1 180 0 output-1.sym
{
T 64700 54800 5 10 0 0 180 0 1
device=OUTPUT
T 64800 55100 5 10 0 0 180 0 1
net=PE6/TIM9_CH2:1
T 63900 55100 5 10 1 1 180 0 1
value=PE6/TIM9_CH2
}
N 64800 55000 65000 55000 4
C 66600 48900 1 0 0 output-1.sym
{
T 66700 49200 5 10 0 0 0 0 1
device=OUTPUT
T 66600 48900 5 10 0 0 0 0 1
net=PA8/MCO1:1
T 67500 48900 5 10 1 1 0 0 1
value=PA8/MCO1
}
C 64800 49100 1 180 0 io-1.sym
{
T 63900 48900 5 10 0 0 180 0 1
net=PA10/OTG_FS_ID:1
T 64600 48500 5 10 0 0 180 0 1
device=none
T 63900 49000 5 10 1 1 180 1 1
value=PA10/OTG_FS_ID
}
C 62100 61000 1 0 0 USBUFxxW6-1.sym
{
T 63800 62300 5 10 1 1 0 6 1
refdes=U7
T 62400 62600 5 10 0 0 0 0 1
device=USBUF
T 62400 62800 5 10 0 0 0 0 1
footprint=SOT323-6L
T 62100 61000 5 10 0 1 0 0 1
value=USBUFxxW6
}
C 67400 62200 1 0 1 io-1.sym
{
T 66500 62400 5 10 0 0 0 6 1
net=PA9/OTG_FS_VBUS:1
T 67200 62800 5 10 0 0 0 6 1
device=none
T 66500 62300 5 10 1 1 0 7 1
value=PA9/OTG_FS_VBUS
}
N 67400 62300 67600 62300 4
N 65600 61500 67600 61500 4
N 67400 61100 67600 61100 4
C 67200 61200 1 270 0 agnd.sym
N 64100 61900 67600 61900 4
C 67600 60900 1 0 0 jumper4.sym
{
T 68600 61500 5 8 0 0 0 0 1
device=CONNECTOR
T 68600 61300 5 8 0 0 0 0 1
footprint=USB_B
T 67900 62600 5 10 1 1 0 0 1
refdes=J6
T 67900 60700 5 10 1 1 0 0 1
value=USB
}
C 63100 58700 1 0 0 jumper4.sym
{
T 64100 59300 5 8 0 0 0 0 1
device=CONNECTOR
T 64100 59100 5 8 0 0 0 0 1
footprint=JUMPER4
T 63400 60400 5 10 1 1 0 0 1
refdes=J5
T 63100 58700 5 10 0 0 0 0 1
value=JUMPER4
T 63400 58500 5 10 1 1 0 0 1
comment=SWD
}
C 63000 60100 1 0 1 vcc.sym
{
T 63000 61800 5 8 0 0 0 6 1
footprint=none
T 63000 61600 5 8 0 0 0 6 1
symversion=1.0
T 63000 60100 5 10 0 0 0 6 1
net=3V3:1
T 62500 60100 5 10 1 1 0 0 1
value=3V3
}
N 62900 60100 63100 60100 4
C 62900 59200 1 0 1 io-1.sym
{
T 62000 59400 5 10 0 0 0 6 1
net=PA13/SWDIO:1
T 62700 59800 5 10 0 0 0 6 1
device=none
T 62000 59300 5 10 1 1 180 1 1
value=PA13/SWDIO
}
N 62900 59300 63100 59300 4
C 62900 59800 1 180 0 output-1.sym
{
T 62800 59500 5 10 0 0 180 0 1
device=OUTPUT
T 62900 59800 5 10 0 0 180 0 1
net=PA14/SWCLK:1
T 62000 59600 5 10 1 1 0 6 1
value=PA14/SWCLK
}
N 62900 59700 63100 59700 4
C 66500 58900 1 0 0 jumper3.sym
{
T 67500 59100 5 8 0 0 0 0 1
device=CONNECTOR
T 67500 58900 5 8 0 0 0 0 1
footprint=JUMPER3
T 66800 60200 5 10 1 1 0 0 1
refdes=J7
T 66500 58900 5 10 0 0 0 0 1
value=JUMPER3
T 66800 58700 5 10 1 1 0 0 1
comment=CAN
}
C 65500 60000 1 180 1 input-1.sym
{
T 65500 59700 5 10 0 0 180 6 1
device=INPUT
T 65500 60000 5 10 0 0 180 6 1
net=PD1/CAN_TX:1
T 65400 59800 5 10 1 1 0 6 1
value=PD1/CAN_TX
}
N 66300 59900 66500 59900 4
C 66300 59000 1 0 1 output-1.sym
{
T 66200 59300 5 10 0 0 0 6 1
device=OUTPUT
T 66300 59000 5 10 0 0 0 6 1
net=PD0/CAN_RX:1
T 65400 59000 5 10 1 1 0 6 1
value=PD0/CAN_RX
}
N 66300 59100 66500 59100 4
C 66100 59600 1 270 0 agnd.sym
N 66300 59500 66500 59500 4
C 62700 59000 1 270 0 agnd.sym
N 62900 58900 63100 58900 4
C 61900 61800 1 0 1 io-1.sym
{
T 61000 62000 5 10 0 0 0 6 1
net=PA11/OTG_FS_DM:1
T 61700 62400 5 10 0 0 0 6 1
device=none
T 61000 61900 5 10 1 1 0 7 1
value=PA11/OTG_FS_DM
}
N 61900 61900 62100 61900 4
C 61900 61200 1 0 1 io-1.sym
{
T 61000 61400 5 10 0 0 0 6 1
net=PA12/OTG_FS_DP:1
T 61700 61800 5 10 0 0 0 6 1
device=none
T 61000 61300 5 10 1 1 0 7 1
value=PA12/OTG_FS_DP
}
N 61900 61300 62100 61300 4
N 64300 61600 64100 61600 4
C 61700 61700 1 270 0 agnd.sym
N 61900 61600 62100 61600 4
N 65600 61500 65600 61300 4
N 65600 61300 64100 61300 4
C 35300 46900 1 0 0 testpt-1.sym
{
T 35400 47300 5 10 1 1 0 0 1
refdes=TP1
T 35700 47800 5 10 0 0 0 0 1
device=TESTPOINT
T 35700 47600 5 10 0 0 0 0 1
footprint=JUMPER1
T 35300 46900 5 10 0 0 0 0 1
value=JUMPER1
}
C 39100 46900 1 0 0 testpt-1.sym
{
T 39200 47300 5 10 1 1 0 0 1
refdes=TP2
T 39500 47800 5 10 0 0 0 0 1
device=TESTPOINT
T 39500 47600 5 10 0 0 0 0 1
footprint=JUMPER1
T 39100 46900 5 10 0 0 0 0 1
value=JUMPER1
}
C 40500 45600 1 0 0 testpt-1.sym
{
T 40600 46000 5 10 1 1 0 0 1
refdes=TP3
T 40900 46500 5 10 0 0 0 0 1
device=TESTPOINT
T 40900 46300 5 10 0 0 0 0 1
footprint=JUMPER1
T 40500 45600 5 10 0 0 0 0 1
value=JUMPER1
}
C 40500 45400 1 0 0 agnd.sym
C 65100 61600 1 0 0 vcc.sym
{
T 65100 63300 5 8 0 0 0 0 1
footprint=none
T 65100 63100 5 8 0 0 0 0 1
symversion=1.0
T 65100 61600 5 10 0 0 0 0 1
net=3V3:1
T 65600 61600 5 10 1 1 0 6 1
value=3V3
}
C 64300 61500 1 0 0 resistor-2.sym
{
T 64700 61850 5 10 0 0 0 0 1
device=RESISTOR
T 64400 61700 5 10 1 1 0 0 1
refdes=R14
T 64800 61700 5 10 1 1 0 0 1
value=0
T 64300 61500 5 10 0 1 0 0 1
footprint=0603
}
C 60200 46500 1 180 1 resistor-2.sym
{
T 60600 46150 5 10 0 0 180 6 1
device=RESISTOR
T 60300 46700 5 10 1 1 180 6 1
refdes=R22
T 60700 46700 5 10 1 1 180 6 1
value=10k
T 60200 46500 5 10 0 1 0 0 1
footprint=0603
}
N 61100 46400 61700 46400 4
N 60200 46400 57900 46400 4
C 44300 40800 1 0 0 STM32F407VXTY.sym
{
T 56200 61700 5 10 1 1 0 6 1
refdes=U1
T 50250 51600 5 10 0 0 0 0 1
device=MCU
T 50250 51800 5 10 0 0 0 0 1
footprint=LQFP100_14
T 44300 40800 5 10 0 0 0 0 1
value=STM32F407VGT6
}
C 24900 48000 1 0 1 HR911105A.sym
{
T 22550 49500 5 10 1 1 0 7 1
pinlabel=J8
T 24505 52700 5 10 0 1 0 6 1
device=CONNECTOR
T 22305 52700 5 10 1 1 0 6 1
refdes=J1
T 24505 53000 5 10 0 1 0 6 1
footprint=HR911105A
T 22800 47800 5 10 1 1 0 0 1
comment=ETH
T 24900 48000 5 10 0 0 0 0 1
value=HR911105A
}
C 59400 43600 1 0 1 vcc.sym
{
T 59400 45300 5 8 0 0 0 6 1
footprint=none
T 59400 45100 5 8 0 0 0 6 1
symversion=1.0
T 59400 43600 5 10 0 0 0 6 1
net=3V3:1
T 59700 43700 5 10 1 1 0 6 1
value=3V3
}
C 59400 41000 1 0 1 agnd.sym
N 59000 42800 56500 42800 4
C 42600 41300 1 90 0 crystal-1.sym
{
T 42100 41500 5 10 0 0 90 0 1
device=XTAL
T 41900 41500 5 10 0 0 90 0 1
symversion=0.1
T 42600 41300 5 10 0 1 0 6 1
footprint=SSG
T 42300 41700 5 10 1 1 0 8 1
refdes=U8
T 42600 41300 5 10 0 0 0 0 1
value=32k
}
N 43800 41600 43800 41300 4
N 43800 41300 41900 41300 4
C 41000 42200 1 180 1 capacitor-1.sym
{
T 41200 41500 5 10 0 0 180 6 1
device=CAPACITOR
T 41200 41300 5 10 0 0 180 6 1
symversion=0.1
T 41000 42200 5 10 0 1 90 2 1
footprint=0603
T 41600 42200 5 10 1 1 180 6 1
refdes=C29
T 41100 42200 5 10 1 1 180 6 1
value=15p
}
C 41000 41500 1 180 1 capacitor-1.sym
{
T 41200 40800 5 10 0 0 180 6 1
device=CAPACITOR
T 41200 40600 5 10 0 0 180 6 1
symversion=0.1
T 41000 41500 5 10 0 1 90 2 1
footprint=0603
T 41600 41500 5 10 1 1 180 6 1
refdes=C30
T 41100 41500 5 10 1 1 180 6 1
value=15p
}
C 40600 41100 1 0 0 agnd.sym
N 41000 42000 40700 42000 4
N 40700 42000 40700 41300 4
N 40700 41300 41000 41300 4
C 59000 42000 1 0 0 schottky-dual-cathode-1.sym
{
T 59000 45000 5 8 0 0 0 0 1
footprint=SOT23
T 59400 42800 5 10 1 1 0 1 1
refdes=D1
T 59000 42000 5 10 0 1 0 0 1
device=DIODE
T 59000 42000 5 10 0 0 0 0 1
value=BAT54C
}
C 59500 41200 1 0 0 jumper2.sym
{
T 60500 41000 5 8 0 0 0 0 1
device=CONNECTOR
T 59900 42100 5 10 1 1 0 0 1
refdes=J12
T 60500 40800 5 8 0 0 0 0 1
footprint=JUMPER2
T 59500 41200 5 10 0 1 0 0 1
value=JUMPER2
T 59800 41000 5 10 1 1 0 0 1
comment=BAT
}
N 59300 42000 59300 41800 4
N 59300 41800 59500 41800 4
N 59500 41400 59300 41400 4
N 59300 41400 59300 41200 4
C 40600 53400 1 0 1 jumper2.sym
{
T 39600 53200 5 8 0 0 0 6 1
device=CONNECTOR
T 40200 54300 5 10 1 1 0 6 1
refdes=J3
T 39600 53000 5 8 0 0 0 6 1
footprint=JUMPER2
T 40600 53400 5 10 0 0 0 0 1
value=JUMPER2
T 39700 53200 5 10 1 1 0 0 1
comment=BOOT1
}
C 40900 52500 1 90 0 resistor-2.sym
{
T 40550 52900 5 10 0 0 90 0 1
device=RESISTOR
T 40600 53200 5 10 1 1 180 0 1
refdes=R8
T 40600 52800 5 10 1 1 180 0 1
value=4.7k
T 40900 52500 5 10 0 1 90 0 1
footprint=0603
}
N 40800 54000 40600 54000 4
N 40800 53600 40800 53400 4
C 58900 47200 1 0 0 jumper2.sym
{
T 59900 47000 5 8 0 0 0 0 1
device=CONNECTOR
T 59300 48100 5 10 1 1 0 0 1
refdes=J9
T 59900 46800 5 8 0 0 0 0 1
footprint=JUMPER2
T 59100 47000 5 10 1 1 0 0 1
comment=BOOT0
T 58900 47200 5 10 0 1 0 0 1
value=JUMPER2
}
C 58500 47000 1 0 1 resistor-2.sym
{
T 58100 47350 5 10 0 0 0 6 1
device=RESISTOR
T 57700 46900 5 10 1 1 180 6 1
refdes=R10
T 58100 46900 5 10 1 1 180 6 1
value=4.7k
T 58500 47000 5 10 0 1 0 0 1
footprint=0603
}
N 58700 47800 58900 47800 4
N 58700 47400 58700 47100 4
N 58700 47100 58500 47100 4
C 35000 48500 1 0 0 KXO-97.sym
{
T 36400 49900 5 10 1 1 0 6 1
refdes=U9
T 35400 50100 5 10 0 0 0 0 1
device=XTAL
T 35400 50300 5 10 0 0 0 0 1
footprint=KXO-97
T 35000 48500 5 10 0 0 0 0 1
value=50M
}
N 36900 49000 36700 49000 4
C 34400 48300 1 0 0 agnd.sym
