$date
	Thu Oct 09 23:41:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module binary2hex_tb $end
$var wire 64 ! hex_str [63:0] $end
$var parameter 32 " N $end
$var reg 32 # bin_num [31:0] $end
$scope module uut $end
$var wire 32 $ bin_num [31:0] $end
$var parameter 32 % N $end
$var reg 64 & hex_str [63:0] $end
$var reg 4 ' nibble [3:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 %
b100000 "
$end
#0
$dumpvars
b1000 (
b0 '
b11000000110000001100000011000000110000001100000011000000110000 &
b0 $
b0 #
b11000000110000001100000011000000110000001100000011000000110000 !
$end
#20000
b1111 '
b1000 (
b100011001000110010001100100011001000110010001100100011001000110 !
b100011001000110010001100100011001000110010001100100011001000110 &
b11111111111111111111111111111111 #
b11111111111111111111111111111111 $
#40000
b1010 '
b1000 (
b100000101000001010000010100000101000001010000010100000101000001 !
b100000101000001010000010100000101000001010000010100000101000001 &
b10101010101010101010101010101010 #
b10101010101010101010101010101010 $
#60000
b111 '
b1000 (
b100001101000001010001100011000000110001001100110011010100110111 !
b100001101000001010001100011000000110001001100110011010100110111 &
b11001010111100000001001101010111 #
b11001010111100000001001101010111 $
#80000
