# MIPS Multicycle
 This is the verilog description of MIPS processor with the muli-cycle methodology. The pipelining is not yet applied and a subset of instructions are available in this description.
