
*** Running vivado
    with args -log MIPS_System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_System.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MIPS_System.tcl -notrace
Command: synth_design -top MIPS_System -part xc7a75tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 965.777 ; gain = 233.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_System' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_System.v:10]
	Parameter MIF_HEX bound to: code.hex - type: string 
	Parameter RESET_PC bound to: 65536 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MIPS_cpu' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v:1]
	Parameter RESET_PC bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IF_ID_pipe_reg' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/IF_ID_pipe_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_pipe_reg' (1#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/IF_ID_pipe_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_EXE_pipe_reg' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ID_EXE_pipe_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EXE_pipe_reg' (2#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ID_EXE_pipe_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'EXE_MEM_pipe_reg' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/EXE_MEM_pipe_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXE_MEM_pipe_reg' (3#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/EXE_MEM_pipe_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_pipe_reg' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MEM_WB_pipe_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_pipe_reg' (4#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MEM_WB_pipe_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/control_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'next_pc_logic_pipe' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/next_pc_logic_pipe.v:1]
	Parameter RESET_PC bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ripple_carry_adder' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ripple_carry_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (6#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ripple_carry_adder' (7#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ripple_carry_adder.v:1]
WARNING: [Synth 8-6104] Input port 'PCBranchD' has an internal driver [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/next_pc_logic_pipe.v:36]
INFO: [Synth 8-6155] done synthesizing module 'next_pc_logic_pipe' (8#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/next_pc_logic_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file_async' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:1]
	Parameter DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register mem_reg[1] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[2] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[3] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[4] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[5] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[6] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[7] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[8] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[9] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[10] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[11] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[12] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[13] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[14] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[15] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[16] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[17] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[18] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[19] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[20] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[21] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[22] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[23] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[24] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[25] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[26] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[27] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[28] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[29] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[30] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
WARNING: [Synth 8-5788] Register mem_reg[31] in module reg_file_async is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg_file_async' (9#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/reg_file_async.v:1]
INFO: [Synth 8-6157] synthesizing module 'sign_extension' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/sign_extension.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sign_extension' (10#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/sign_extension.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu_32bit' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/alu_32bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_32bit' (11#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/alu_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'write_back_data' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/write_back_data.v:1]
INFO: [Synth 8-6155] done synthesizing module 'write_back_data' (12#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/write_back_data.v:1]
INFO: [Synth 8-6157] synthesizing module 'write_back_address' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/write_back_address.v:1]
INFO: [Synth 8-6155] done synthesizing module 'write_back_address' (13#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/write_back_address.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (14#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/hazard_unit.v:1]
WARNING: [Synth 8-689] width (2) of port connection 'ForwardAD' does not match port width (1) of module 'hazard_unit' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v:284]
WARNING: [Synth 8-689] width (2) of port connection 'ForwardBD' does not match port width (1) of module 'hazard_unit' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v:285]
WARNING: [Synth 8-3848] Net PCBranchD in module/entity MIPS_cpu does not have driver. [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_cpu' (15#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'ASYNC_RAM_DP' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ASYNC_RAM_DP.v:1]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MIF_HEX bound to: code.hex - type: string 
	Parameter MIF_BIN bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ASYNC_RAM_DP.v:14]
INFO: [Synth 8-3876] $readmem data file 'code.hex' is read successfully [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ASYNC_RAM_DP.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ASYNC_RAM_DP' (16#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ASYNC_RAM_DP.v:1]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/GPIO.v:17]
INFO: [Synth 8-6157] synthesizing module 'SEG7_LUT' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/SEG7_LUT.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SEG7_LUT' (17#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/SEG7_LUT.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/clock_divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (18#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg7driver' [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/seg7driver.v:3]
INFO: [Synth 8-226] default block is never used [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/seg7driver.v:18]
INFO: [Synth 8-6155] done synthesizing module 'seg7driver' (19#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/seg7driver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (20#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/GPIO.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_System' (21#1) [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_System.v:10]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[31]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[30]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[29]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[28]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[27]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[26]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[25]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[24]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[23]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[22]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[21]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[10]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[9]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[8]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[7]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[6]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[5]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[4]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[3]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[2]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[1]
WARNING: [Synth 8-3331] design write_back_address has unconnected port instr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1038.945 ; gain = 306.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.945 ; gain = 306.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.945 ; gain = 306.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1038.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/xdc/FPGA_Starter_Kit_III.xdc]
Finished Parsing XDC File [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/xdc/FPGA_Starter_Kit_III.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/xdc/FPGA_Starter_Kit_III.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1152.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1152.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1152.656 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1152.656 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1152.656 ; gain = 420.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_G" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1152.656 ; gain = 420.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 194   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 51    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
	   6 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_System 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IF_ID_pipe_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ID_EXE_pipe_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module EXE_MEM_pipe_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MEM_WB_pipe_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module next_pc_logic_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module reg_file_async 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module alu_32bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module write_back_data 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_back_address 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module hazard_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module MIPS_cpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module seg7driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GPIO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element imem/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[14]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[14]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[15]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[11]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[11]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[12]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[12]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[13]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_GPIO/\u_seg7driver/data_to_display_reg[31] )
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[16]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[17]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[18]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[19]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[20]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[21]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[22]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[23]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[24]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[25]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[26]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[27]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[28]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[29]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[30]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[31]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[6]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[6]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[7]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[7]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[8]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[8]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[9]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[9]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[10]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[0]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[0]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[1]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[1]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[2]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[2]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[3]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[3]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[4]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[4]'
INFO: [Synth 8-3886] merging instance 'icpu/u_ID_EXE_pipe_reg/o_inst_reg[5]' (FDC) to 'icpu/u_ID_EXE_pipe_reg/o_signimm_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_GPIO/u_seg7driver/data_to_display_reg[31]' (FD) to 'u_GPIO/u_seg7driver/data_to_display_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_GPIO/\u_seg7driver/data_to_display_reg[23] )
INFO: [Synth 8-3886] merging instance 'u_GPIO/u_seg7driver/data_to_display_reg[23]' (FD) to 'u_GPIO/u_seg7driver/data_to_display_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_GPIO/\u_seg7driver/data_to_display_reg[15] )
INFO: [Synth 8-3886] merging instance 'u_GPIO/u_seg7driver/data_to_display_reg[15]' (FD) to 'u_GPIO/u_seg7driver/data_to_display_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_GPIO/\u_seg7driver/data_to_display_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1152.656 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+--------------+----------------+----------------------+-------------------+
|Module Name | RTL Object   | Inference      | Size (Depth x Width) | Primitives        | 
+------------+--------------+----------------+----------------------+-------------------+
|MIPS_System | imem/mem_reg | User Attribute | 4 K x 32             | RAM128X1D x 1024	 | 
+------------+--------------+----------------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1152.656 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1356.000 ; gain = 623.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+--------------+----------------+----------------------+-------------------+
|Module Name | RTL Object   | Inference      | Size (Depth x Width) | Primitives        | 
+------------+--------------+----------------+----------------------+-------------------+
|MIPS_System | imem/mem_reg | User Attribute | 4 K x 32             | RAM128X1D x 1024	 | 
+------------+--------------+----------------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1357.023 ; gain = 624.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1357.023 ; gain = 624.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1357.023 ; gain = 624.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1357.023 ; gain = 624.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1357.023 ; gain = 624.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1357.023 ; gain = 624.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1357.023 ; gain = 624.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |     4|
|3     |LUT1      |     4|
|4     |LUT2      |    27|
|5     |LUT3      |   106|
|6     |LUT4      |    39|
|7     |LUT5      |   197|
|8     |LUT6      |  1789|
|9     |MUXF7     |   640|
|10    |MUXF8     |   128|
|11    |RAM128X1D |  1024|
|12    |FDCE      |   603|
|13    |FDPE      |    26|
|14    |FDRE      |  1027|
|15    |FDSE      |     1|
|16    |IBUF      |     2|
|17    |OBUF      |    22|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |  5641|
|2     |  icpu                   |MIPS_cpu           |  3556|
|3     |    rf                   |reg_file_async     |  2304|
|4     |    u_EXE_MEM_pipe_reg   |EXE_MEM_pipe_reg   |   412|
|5     |    u_ID_EXE_pipe_reg    |ID_EXE_pipe_reg    |   479|
|6     |    u_IF_ID_pipe_reg     |IF_ID_pipe_reg     |   115|
|7     |    u_MEM_WB_pipe_reg    |MEM_WB_pipe_reg    |   179|
|8     |    u_next_pc_logic_pipe |next_pc_logic_pipe |    67|
|9     |  imem                   |ASYNC_RAM_DP       |  1922|
|10    |  u_GPIO                 |GPIO               |   135|
|11    |    u4_SEG7_LUT          |SEG7_LUT           |     7|
|12    |    u_clock_divider      |clock_divider      |    42|
|13    |    u_seg7driver         |seg7driver         |    60|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1357.023 ; gain = 624.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1357.023 ; gain = 510.930
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1357.023 ; gain = 624.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1368.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1796 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1368.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1368.918 ; gain = 944.188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1368.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl/MIPS_System_SEG_impl.runs/synth_1/MIPS_System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_System_utilization_synth.rpt -pb MIPS_System_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 17:14:30 2024...
