# Computer Architecture  
# Floating Point Adder  

## Objective
Design a **32-bit Floating Point Adder Circuit** that takes two floating-point numbers and outputs their sum. This project adheres to the IEEE 754 standard and utilizes modular design principles for improved clarity and functionality.

## Project Specifications

- **Floating Point Format (IEEE 754)**:
  - **Sign Bit**: 1 bit
  - **Exponent**: 9 bits
  - **Fraction**: 22 bits
