{
  "module_name": "dcn30_mpc.c",
  "hash_id": "052ebf01057ad6f9d9a6348ef9d2d31dbd268be2d49d8484c049dd17b73c5bed",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_mpc.c",
  "human_readable_source": " \n\n#include \"reg_helper.h\"\n#include \"dcn30_mpc.h\"\n#include \"dcn30_cm_common.h\"\n#include \"basics/conversion.h\"\n#include \"dcn10/dcn10_cm_common.h\"\n#include \"dc.h\"\n\n#define REG(reg)\\\n\tmpc30->mpc_regs->reg\n\n#define CTX \\\n\tmpc30->base.ctx\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\tmpc30->mpc_shift->field_name, mpc30->mpc_mask->field_name\n\n\n#define NUM_ELEMENTS(a) (sizeof(a) / sizeof((a)[0]))\n\n\nbool mpc3_is_dwb_idle(\n\tstruct mpc *mpc,\n\tint dwb_id)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tunsigned int status;\n\n\tREG_GET(DWB_MUX[dwb_id], MPC_DWB0_MUX_STATUS, &status);\n\n\tif (status == 0xf)\n\t\treturn true;\n\telse\n\t\treturn false;\n}\n\nvoid mpc3_set_dwb_mux(\n\tstruct mpc *mpc,\n\tint dwb_id,\n\tint mpcc_id)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_SET(DWB_MUX[dwb_id], 0,\n\t\tMPC_DWB0_MUX, mpcc_id);\n}\n\nvoid mpc3_disable_dwb_mux(\n\tstruct mpc *mpc,\n\tint dwb_id)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_SET(DWB_MUX[dwb_id], 0,\n\t\tMPC_DWB0_MUX, 0xf);\n}\n\nvoid mpc3_set_out_rate_control(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tbool enable,\n\tbool rate_2x_mode,\n\tstruct mpc_dwb_flow_control *flow_control)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_UPDATE_2(MUX[opp_id],\n\t\t\tMPC_OUT_RATE_CONTROL_DISABLE, !enable,\n\t\t\tMPC_OUT_RATE_CONTROL, rate_2x_mode);\n\n\tif (flow_control)\n\t\tREG_UPDATE_2(MUX[opp_id],\n\t\t\tMPC_OUT_FLOW_CONTROL_MODE, flow_control->flow_ctrl_mode,\n\t\t\tMPC_OUT_FLOW_CONTROL_COUNT, flow_control->flow_ctrl_cnt1);\n}\n\nenum dc_lut_mode mpc3_get_ogam_current(struct mpc *mpc, int mpcc_id)\n{\n\t \n\tenum dc_lut_mode mode;\n\tuint32_t state_mode;\n\tuint32_t state_ram_lut_in_use;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_GET_2(MPCC_OGAM_CONTROL[mpcc_id], MPCC_OGAM_MODE_CURRENT, &state_mode,\n\t\t  MPCC_OGAM_SELECT_CURRENT, &state_ram_lut_in_use);\n\n\tswitch (state_mode) {\n\tcase 0:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\tcase 2:\n\t\tswitch (state_ram_lut_in_use) {\n\t\tcase 0:\n\t\t\tmode = LUT_RAM_A;\n\t\t\tbreak;\n\t\tcase 1:\n\t\t\tmode = LUT_RAM_B;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tmode = LUT_BYPASS;\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\t}\n\n\treturn mode;\n}\n\nvoid mpc3_power_on_ogam_lut(\n\t\tstruct mpc *mpc, int mpcc_id,\n\t\tbool power_on)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\t \n\tREG_UPDATE(MPCC_MEM_PWR_CTRL[mpcc_id],\n\t\t   MPCC_OGAM_MEM_PWR_DIS, power_on != 0);\n\n\t \n\tif (power_on)\n\t\tREG_WAIT(MPCC_MEM_PWR_CTRL[mpcc_id], MPCC_OGAM_MEM_PWR_STATE, 0, 10, 10);\n}\n\nstatic void mpc3_configure_ogam_lut(\n\t\tstruct mpc *mpc, int mpcc_id,\n\t\tbool is_ram_a)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_UPDATE_2(MPCC_OGAM_LUT_CONTROL[mpcc_id],\n\t\t\tMPCC_OGAM_LUT_WRITE_COLOR_MASK, 7,\n\t\t\tMPCC_OGAM_LUT_HOST_SEL, is_ram_a == true ? 0:1);\n\n\tREG_SET(MPCC_OGAM_LUT_INDEX[mpcc_id], 0, MPCC_OGAM_LUT_INDEX, 0);\n}\n\nstatic void mpc3_ogam_get_reg_field(\n\t\tstruct mpc *mpc,\n\t\tstruct dcn3_xfer_func_reg *reg)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\treg->shifts.field_region_start_base = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B;\n\treg->masks.field_region_start_base = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B;\n\treg->shifts.field_offset = mpc30->mpc_shift->MPCC_OGAM_RAMA_OFFSET_B;\n\treg->masks.field_offset = mpc30->mpc_mask->MPCC_OGAM_RAMA_OFFSET_B;\n\n\treg->shifts.exp_region0_lut_offset = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET;\n\treg->masks.exp_region0_lut_offset = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET;\n\treg->shifts.exp_region0_num_segments = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS;\n\treg->masks.exp_region0_num_segments = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS;\n\treg->shifts.exp_region1_lut_offset = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET;\n\treg->masks.exp_region1_lut_offset = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET;\n\treg->shifts.exp_region1_num_segments = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS;\n\treg->masks.exp_region1_num_segments = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS;\n\n\treg->shifts.field_region_end = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_END_B;\n\treg->masks.field_region_end = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_END_B;\n\treg->shifts.field_region_end_slope = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B;\n\treg->masks.field_region_end_slope = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B;\n\treg->shifts.field_region_end_base = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B;\n\treg->masks.field_region_end_base = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B;\n\treg->shifts.field_region_linear_slope = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B;\n\treg->masks.field_region_linear_slope = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B;\n\treg->shifts.exp_region_start = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_START_B;\n\treg->masks.exp_region_start = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_START_B;\n\treg->shifts.exp_resion_start_segment = mpc30->mpc_shift->MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B;\n\treg->masks.exp_resion_start_segment = mpc30->mpc_mask->MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B;\n}\n\nstatic void mpc3_program_luta(struct mpc *mpc, int mpcc_id,\n\t\tconst struct pwl_params *params)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tstruct dcn3_xfer_func_reg gam_regs;\n\n\tmpc3_ogam_get_reg_field(mpc, &gam_regs);\n\n\tgam_regs.start_cntl_b = REG(MPCC_OGAM_RAMA_START_CNTL_B[mpcc_id]);\n\tgam_regs.start_cntl_g = REG(MPCC_OGAM_RAMA_START_CNTL_G[mpcc_id]);\n\tgam_regs.start_cntl_r = REG(MPCC_OGAM_RAMA_START_CNTL_R[mpcc_id]);\n\tgam_regs.start_slope_cntl_b = REG(MPCC_OGAM_RAMA_START_SLOPE_CNTL_B[mpcc_id]);\n\tgam_regs.start_slope_cntl_g = REG(MPCC_OGAM_RAMA_START_SLOPE_CNTL_G[mpcc_id]);\n\tgam_regs.start_slope_cntl_r = REG(MPCC_OGAM_RAMA_START_SLOPE_CNTL_R[mpcc_id]);\n\tgam_regs.start_end_cntl1_b = REG(MPCC_OGAM_RAMA_END_CNTL1_B[mpcc_id]);\n\tgam_regs.start_end_cntl2_b = REG(MPCC_OGAM_RAMA_END_CNTL2_B[mpcc_id]);\n\tgam_regs.start_end_cntl1_g = REG(MPCC_OGAM_RAMA_END_CNTL1_G[mpcc_id]);\n\tgam_regs.start_end_cntl2_g = REG(MPCC_OGAM_RAMA_END_CNTL2_G[mpcc_id]);\n\tgam_regs.start_end_cntl1_r = REG(MPCC_OGAM_RAMA_END_CNTL1_R[mpcc_id]);\n\tgam_regs.start_end_cntl2_r = REG(MPCC_OGAM_RAMA_END_CNTL2_R[mpcc_id]);\n\tgam_regs.region_start = REG(MPCC_OGAM_RAMA_REGION_0_1[mpcc_id]);\n\tgam_regs.region_end = REG(MPCC_OGAM_RAMA_REGION_32_33[mpcc_id]);\n\t \n\tgam_regs.offset_b =  REG(MPCC_OGAM_RAMA_OFFSET_B[mpcc_id]);\n\tgam_regs.offset_g =  REG(MPCC_OGAM_RAMA_OFFSET_G[mpcc_id]);\n\tgam_regs.offset_r =  REG(MPCC_OGAM_RAMA_OFFSET_R[mpcc_id]);\n\tgam_regs.start_base_cntl_b = REG(MPCC_OGAM_RAMA_START_BASE_CNTL_B[mpcc_id]);\n\tgam_regs.start_base_cntl_g = REG(MPCC_OGAM_RAMA_START_BASE_CNTL_G[mpcc_id]);\n\tgam_regs.start_base_cntl_r = REG(MPCC_OGAM_RAMA_START_BASE_CNTL_R[mpcc_id]);\n\n\tcm_helper_program_gamcor_xfer_func(mpc30->base.ctx, params, &gam_regs);\n}\n\nstatic void mpc3_program_lutb(struct mpc *mpc, int mpcc_id,\n\t\tconst struct pwl_params *params)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tstruct dcn3_xfer_func_reg gam_regs;\n\n\tmpc3_ogam_get_reg_field(mpc, &gam_regs);\n\n\tgam_regs.start_cntl_b = REG(MPCC_OGAM_RAMB_START_CNTL_B[mpcc_id]);\n\tgam_regs.start_cntl_g = REG(MPCC_OGAM_RAMB_START_CNTL_G[mpcc_id]);\n\tgam_regs.start_cntl_r = REG(MPCC_OGAM_RAMB_START_CNTL_R[mpcc_id]);\n\tgam_regs.start_slope_cntl_b = REG(MPCC_OGAM_RAMB_START_SLOPE_CNTL_B[mpcc_id]);\n\tgam_regs.start_slope_cntl_g = REG(MPCC_OGAM_RAMB_START_SLOPE_CNTL_G[mpcc_id]);\n\tgam_regs.start_slope_cntl_r = REG(MPCC_OGAM_RAMB_START_SLOPE_CNTL_R[mpcc_id]);\n\tgam_regs.start_end_cntl1_b = REG(MPCC_OGAM_RAMB_END_CNTL1_B[mpcc_id]);\n\tgam_regs.start_end_cntl2_b = REG(MPCC_OGAM_RAMB_END_CNTL2_B[mpcc_id]);\n\tgam_regs.start_end_cntl1_g = REG(MPCC_OGAM_RAMB_END_CNTL1_G[mpcc_id]);\n\tgam_regs.start_end_cntl2_g = REG(MPCC_OGAM_RAMB_END_CNTL2_G[mpcc_id]);\n\tgam_regs.start_end_cntl1_r = REG(MPCC_OGAM_RAMB_END_CNTL1_R[mpcc_id]);\n\tgam_regs.start_end_cntl2_r = REG(MPCC_OGAM_RAMB_END_CNTL2_R[mpcc_id]);\n\tgam_regs.region_start = REG(MPCC_OGAM_RAMB_REGION_0_1[mpcc_id]);\n\tgam_regs.region_end = REG(MPCC_OGAM_RAMB_REGION_32_33[mpcc_id]);\n\t \n\tgam_regs.offset_b =  REG(MPCC_OGAM_RAMB_OFFSET_B[mpcc_id]);\n\tgam_regs.offset_g =  REG(MPCC_OGAM_RAMB_OFFSET_G[mpcc_id]);\n\tgam_regs.offset_r =  REG(MPCC_OGAM_RAMB_OFFSET_R[mpcc_id]);\n\tgam_regs.start_base_cntl_b = REG(MPCC_OGAM_RAMB_START_BASE_CNTL_B[mpcc_id]);\n\tgam_regs.start_base_cntl_g = REG(MPCC_OGAM_RAMB_START_BASE_CNTL_G[mpcc_id]);\n\tgam_regs.start_base_cntl_r = REG(MPCC_OGAM_RAMB_START_BASE_CNTL_R[mpcc_id]);\n\n\tcm_helper_program_gamcor_xfer_func(mpc30->base.ctx, params, &gam_regs);\n}\n\n\nstatic void mpc3_program_ogam_pwl(\n\t\tstruct mpc *mpc, int mpcc_id,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num)\n{\n\tuint32_t i;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tuint32_t last_base_value_red = rgb[num-1].red_reg + rgb[num-1].delta_red_reg;\n\tuint32_t last_base_value_green = rgb[num-1].green_reg + rgb[num-1].delta_green_reg;\n\tuint32_t last_base_value_blue = rgb[num-1].blue_reg + rgb[num-1].delta_blue_reg;\n\n\t \n\n\tif (is_rgb_equal(rgb,  num)) {\n\t\tfor (i = 0 ; i < num; i++)\n\t\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, rgb[i].red_reg);\n\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, last_base_value_red);\n\n\t} else {\n\n\t\tREG_UPDATE(MPCC_OGAM_LUT_CONTROL[mpcc_id],\n\t\t\t\tMPCC_OGAM_LUT_WRITE_COLOR_MASK, 4);\n\n\t\tfor (i = 0 ; i < num; i++)\n\t\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, rgb[i].red_reg);\n\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, last_base_value_red);\n\n\t\tREG_SET(MPCC_OGAM_LUT_INDEX[mpcc_id], 0, MPCC_OGAM_LUT_INDEX, 0);\n\n\t\tREG_UPDATE(MPCC_OGAM_LUT_CONTROL[mpcc_id],\n\t\t\t\tMPCC_OGAM_LUT_WRITE_COLOR_MASK, 2);\n\n\t\tfor (i = 0 ; i < num; i++)\n\t\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, rgb[i].green_reg);\n\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, last_base_value_green);\n\n\t\tREG_SET(MPCC_OGAM_LUT_INDEX[mpcc_id], 0, MPCC_OGAM_LUT_INDEX, 0);\n\n\t\tREG_UPDATE(MPCC_OGAM_LUT_CONTROL[mpcc_id],\n\t\t\t\tMPCC_OGAM_LUT_WRITE_COLOR_MASK, 1);\n\n\t\tfor (i = 0 ; i < num; i++)\n\t\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, rgb[i].blue_reg);\n\n\t\tREG_SET(MPCC_OGAM_LUT_DATA[mpcc_id], 0, MPCC_OGAM_LUT_DATA, last_base_value_blue);\n\t}\n\n}\n\nvoid mpc3_set_output_gamma(\n\t\tstruct mpc *mpc,\n\t\tint mpcc_id,\n\t\tconst struct pwl_params *params)\n{\n\tenum dc_lut_mode current_mode;\n\tenum dc_lut_mode next_mode;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tif (mpc->ctx->dc->debug.cm_in_bypass) {\n\t\tREG_SET(MPCC_OGAM_MODE[mpcc_id], 0, MPCC_OGAM_MODE, 0);\n\t\treturn;\n\t}\n\n\tif (params == NULL) {  \n\t\tREG_SET(MPCC_OGAM_CONTROL[mpcc_id], 0, MPCC_OGAM_MODE, 0);\n\t\treturn;\n\t}\n\t \n\tREG_SET(MPCC_OGAM_CONTROL[mpcc_id], 0, MPCC_OGAM_MODE, 2);\n\n\tcurrent_mode = mpc3_get_ogam_current(mpc, mpcc_id);\n\tif (current_mode == LUT_BYPASS)\n\t\tnext_mode = LUT_RAM_A;\n\telse if (current_mode == LUT_RAM_A)\n\t\tnext_mode = LUT_RAM_B;\n\telse\n\t\tnext_mode = LUT_RAM_A;\n\n\tmpc3_power_on_ogam_lut(mpc, mpcc_id, true);\n\tmpc3_configure_ogam_lut(mpc, mpcc_id, next_mode == LUT_RAM_A);\n\n\tif (next_mode == LUT_RAM_A)\n\t\tmpc3_program_luta(mpc, mpcc_id, params);\n\telse\n\t\tmpc3_program_lutb(mpc, mpcc_id, params);\n\n\tmpc3_program_ogam_pwl(\n\t\t\tmpc, mpcc_id, params->rgb_resulted, params->hw_points_num);\n\n\t \n\tREG_UPDATE(MPCC_OGAM_CONTROL[mpcc_id],\n\t\t\tMPCC_OGAM_SELECT, next_mode == LUT_RAM_A ? 0:1);\n\n\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc)\n\t\tmpc3_power_on_ogam_lut(mpc, mpcc_id, false);\n}\n\nvoid mpc3_set_denorm(\n\t\tstruct mpc *mpc,\n\t\tint opp_id,\n\t\tenum dc_color_depth output_depth)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\t \n\tint denorm_mode = 0;\n\n\tswitch (output_depth) {\n\tcase COLOR_DEPTH_666:\n\t\tdenorm_mode = 1;\n\t\tbreak;\n\tcase COLOR_DEPTH_888:\n\t\tdenorm_mode = 2;\n\t\tbreak;\n\tcase COLOR_DEPTH_999:\n\t\tdenorm_mode = 3;\n\t\tbreak;\n\tcase COLOR_DEPTH_101010:\n\t\tdenorm_mode = 4;\n\t\tbreak;\n\tcase COLOR_DEPTH_111111:\n\t\tdenorm_mode = 5;\n\t\tbreak;\n\tcase COLOR_DEPTH_121212:\n\t\tdenorm_mode = 6;\n\t\tbreak;\n\tcase COLOR_DEPTH_141414:\n\tcase COLOR_DEPTH_161616:\n\tdefault:\n\t\t \n\t\tbreak;\n\t}\n\n\tREG_UPDATE(DENORM_CONTROL[opp_id],\n\t\t\tMPC_OUT_DENORM_MODE, denorm_mode);\n}\n\nvoid mpc3_set_denorm_clamp(\n\t\tstruct mpc *mpc,\n\t\tint opp_id,\n\t\tstruct mpc_denorm_clamp denorm_clamp)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\t \n\tREG_UPDATE_2(DENORM_CONTROL[opp_id],\n\t\t\tMPC_OUT_DENORM_CLAMP_MAX_R_CR, denorm_clamp.clamp_max_r_cr,\n\t\t\tMPC_OUT_DENORM_CLAMP_MIN_R_CR, denorm_clamp.clamp_min_r_cr);\n\tREG_UPDATE_2(DENORM_CLAMP_G_Y[opp_id],\n\t\t\tMPC_OUT_DENORM_CLAMP_MAX_G_Y, denorm_clamp.clamp_max_g_y,\n\t\t\tMPC_OUT_DENORM_CLAMP_MIN_G_Y, denorm_clamp.clamp_min_g_y);\n\tREG_UPDATE_2(DENORM_CLAMP_B_CB[opp_id],\n\t\t\tMPC_OUT_DENORM_CLAMP_MAX_B_CB, denorm_clamp.clamp_max_b_cb,\n\t\t\tMPC_OUT_DENORM_CLAMP_MIN_B_CB, denorm_clamp.clamp_min_b_cb);\n}\n\nstatic enum dc_lut_mode mpc3_get_shaper_current(struct mpc *mpc, uint32_t rmu_idx)\n{\n\tenum dc_lut_mode mode;\n\tuint32_t state_mode;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_GET(SHAPER_CONTROL[rmu_idx], MPC_RMU_SHAPER_LUT_MODE_CURRENT, &state_mode);\n\n\tswitch (state_mode) {\n\tcase 0:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\tcase 1:\n\t\tmode = LUT_RAM_A;\n\t\tbreak;\n\tcase 2:\n\t\tmode = LUT_RAM_B;\n\t\tbreak;\n\tdefault:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\t}\n\n\treturn mode;\n}\n\nstatic void mpc3_configure_shaper_lut(\n\t\tstruct mpc *mpc,\n\t\tbool is_ram_a,\n\t\tuint32_t rmu_idx)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_UPDATE(SHAPER_LUT_WRITE_EN_MASK[rmu_idx],\n\t\t\tMPC_RMU_SHAPER_LUT_WRITE_EN_MASK, 7);\n\tREG_UPDATE(SHAPER_LUT_WRITE_EN_MASK[rmu_idx],\n\t\t\tMPC_RMU_SHAPER_LUT_WRITE_SEL, is_ram_a == true ? 0:1);\n\tREG_SET(SHAPER_LUT_INDEX[rmu_idx], 0, MPC_RMU_SHAPER_LUT_INDEX, 0);\n}\n\nstatic void mpc3_program_shaper_luta_settings(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t rmu_idx)\n{\n\tconst struct gamma_curve *curve;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_SET_2(SHAPER_RAMA_START_CNTL_B[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].blue.custom_float_x,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\tREG_SET_2(SHAPER_RAMA_START_CNTL_G[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].green.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\tREG_SET_2(SHAPER_RAMA_START_CNTL_R[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].red.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\n\tREG_SET_2(SHAPER_RAMA_END_CNTL_B[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].blue.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].blue.custom_float_y);\n\tREG_SET_2(SHAPER_RAMA_END_CNTL_G[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].green.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].green.custom_float_y);\n\tREG_SET_2(SHAPER_RAMA_END_CNTL_R[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].red.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].red.custom_float_y);\n\n\tcurve = params->arr_curve_points;\n\tREG_SET_4(SHAPER_RAMA_REGION_0_1[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_2_3[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_4_5[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_6_7[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_8_9[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_10_11[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_12_13[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_14_15[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_16_17[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_18_19[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_20_21[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_22_23[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_24_25[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_26_27[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_28_29[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_30_31[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMA_REGION_32_33[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n}\n\nstatic void mpc3_program_shaper_lutb_settings(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t rmu_idx)\n{\n\tconst struct gamma_curve *curve;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_SET_2(SHAPER_RAMB_START_CNTL_B[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].blue.custom_float_x,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\tREG_SET_2(SHAPER_RAMB_START_CNTL_G[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].green.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\tREG_SET_2(SHAPER_RAMB_START_CNTL_R[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].red.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\n\tREG_SET_2(SHAPER_RAMB_END_CNTL_B[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].blue.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].blue.custom_float_y);\n\tREG_SET_2(SHAPER_RAMB_END_CNTL_G[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].green.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].green.custom_float_y);\n\tREG_SET_2(SHAPER_RAMB_END_CNTL_R[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].red.custom_float_x,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].red.custom_float_y);\n\n\tcurve = params->arr_curve_points;\n\tREG_SET_4(SHAPER_RAMB_REGION_0_1[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_2_3[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_4_5[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_6_7[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_8_9[rmu_idx], 0,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_10_11[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_12_13[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_14_15[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_16_17[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_18_19[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_20_21[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_22_23[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_24_25[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_26_27[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_28_29[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_30_31[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(SHAPER_RAMB_REGION_32_33[rmu_idx], 0,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n}\n\n\nstatic void mpc3_program_shaper_lut(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num,\n\t\tuint32_t rmu_idx)\n{\n\tuint32_t i, red, green, blue;\n\tuint32_t  red_delta, green_delta, blue_delta;\n\tuint32_t  red_value, green_value, blue_value;\n\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tfor (i = 0 ; i < num; i++) {\n\n\t\tred   = rgb[i].red_reg;\n\t\tgreen = rgb[i].green_reg;\n\t\tblue  = rgb[i].blue_reg;\n\n\t\tred_delta   = rgb[i].delta_red_reg;\n\t\tgreen_delta = rgb[i].delta_green_reg;\n\t\tblue_delta  = rgb[i].delta_blue_reg;\n\n\t\tred_value   = ((red_delta   & 0x3ff) << 14) | (red   & 0x3fff);\n\t\tgreen_value = ((green_delta & 0x3ff) << 14) | (green & 0x3fff);\n\t\tblue_value  = ((blue_delta  & 0x3ff) << 14) | (blue  & 0x3fff);\n\n\t\tREG_SET(SHAPER_LUT_DATA[rmu_idx], 0, MPC_RMU_SHAPER_LUT_DATA, red_value);\n\t\tREG_SET(SHAPER_LUT_DATA[rmu_idx], 0, MPC_RMU_SHAPER_LUT_DATA, green_value);\n\t\tREG_SET(SHAPER_LUT_DATA[rmu_idx], 0, MPC_RMU_SHAPER_LUT_DATA, blue_value);\n\t}\n\n}\n\nstatic void mpc3_power_on_shaper_3dlut(\n\t\tstruct mpc *mpc,\n\t\tuint32_t rmu_idx,\n\tbool power_on)\n{\n\tuint32_t power_status_shaper = 2;\n\tuint32_t power_status_3dlut  = 2;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tint max_retries = 10;\n\n\tif (rmu_idx == 0) {\n\t\tREG_SET(MPC_RMU_MEM_PWR_CTRL, 0,\n\t\t\tMPC_RMU0_MEM_PWR_DIS, power_on == true ? 1:0);\n\t\t \n\t\tif (power_on && mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc) {\n\t\t\tREG_WAIT(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_SHAPER_MEM_PWR_STATE, 0, 1, max_retries);\n\t\t\tREG_WAIT(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_3DLUT_MEM_PWR_STATE, 0, 1, max_retries);\n\t\t}\n\n\t\t \n\t\tREG_GET(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_SHAPER_MEM_PWR_STATE, &power_status_shaper);\n\t\tREG_GET(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_3DLUT_MEM_PWR_STATE, &power_status_3dlut);\n\t} else if (rmu_idx == 1) {\n\t\tREG_SET(MPC_RMU_MEM_PWR_CTRL, 0,\n\t\t\tMPC_RMU1_MEM_PWR_DIS, power_on == true ? 1:0);\n\t\tif (power_on && mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc) {\n\t\t\tREG_WAIT(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_SHAPER_MEM_PWR_STATE, 0, 1, max_retries);\n\t\t\tREG_WAIT(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_3DLUT_MEM_PWR_STATE, 0, 1, max_retries);\n\t\t}\n\n\t\tREG_GET(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_SHAPER_MEM_PWR_STATE, &power_status_shaper);\n\t\tREG_GET(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_3DLUT_MEM_PWR_STATE, &power_status_3dlut);\n\t}\n\t \n\tif (power_status_shaper != 0 && power_on == true)\n\t\tBREAK_TO_DEBUGGER();\n\n\tif (power_status_3dlut != 0 && power_on == true)\n\t\tBREAK_TO_DEBUGGER();\n}\n\n\n\nbool mpc3_program_shaper(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t rmu_idx)\n{\n\tenum dc_lut_mode current_mode;\n\tenum dc_lut_mode next_mode;\n\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tif (params == NULL) {\n\t\tREG_SET(SHAPER_CONTROL[rmu_idx], 0, MPC_RMU_SHAPER_LUT_MODE, 0);\n\t\treturn false;\n\t}\n\n\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc)\n\t\tmpc3_power_on_shaper_3dlut(mpc, rmu_idx, true);\n\n\tcurrent_mode = mpc3_get_shaper_current(mpc, rmu_idx);\n\n\tif (current_mode == LUT_BYPASS || current_mode == LUT_RAM_A)\n\t\tnext_mode = LUT_RAM_B;\n\telse\n\t\tnext_mode = LUT_RAM_A;\n\n\tmpc3_configure_shaper_lut(mpc, next_mode == LUT_RAM_A, rmu_idx);\n\n\tif (next_mode == LUT_RAM_A)\n\t\tmpc3_program_shaper_luta_settings(mpc, params, rmu_idx);\n\telse\n\t\tmpc3_program_shaper_lutb_settings(mpc, params, rmu_idx);\n\n\tmpc3_program_shaper_lut(\n\t\t\tmpc, params->rgb_resulted, params->hw_points_num, rmu_idx);\n\n\tREG_SET(SHAPER_CONTROL[rmu_idx], 0, MPC_RMU_SHAPER_LUT_MODE, next_mode == LUT_RAM_A ? 1:2);\n\tmpc3_power_on_shaper_3dlut(mpc, rmu_idx, false);\n\n\treturn true;\n}\n\nstatic void mpc3_set_3dlut_mode(\n\t\tstruct mpc *mpc,\n\t\tenum dc_lut_mode mode,\n\t\tbool is_color_channel_12bits,\n\t\tbool is_lut_size17x17x17,\n\t\tuint32_t rmu_idx)\n{\n\tuint32_t lut_mode;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tif (mode == LUT_BYPASS)\n\t\tlut_mode = 0;\n\telse if (mode == LUT_RAM_A)\n\t\tlut_mode = 1;\n\telse\n\t\tlut_mode = 2;\n\n\tREG_UPDATE_2(RMU_3DLUT_MODE[rmu_idx],\n\t\t\tMPC_RMU_3DLUT_MODE, lut_mode,\n\t\t\tMPC_RMU_3DLUT_SIZE, is_lut_size17x17x17 == true ? 0 : 1);\n}\n\nstatic enum dc_lut_mode get3dlut_config(\n\t\t\tstruct mpc *mpc,\n\t\t\tbool *is_17x17x17,\n\t\t\tbool *is_12bits_color_channel,\n\t\t\tint rmu_idx)\n{\n\tuint32_t i_mode, i_enable_10bits, lut_size;\n\tenum dc_lut_mode mode;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_GET(RMU_3DLUT_MODE[rmu_idx],\n\t\t\tMPC_RMU_3DLUT_MODE_CURRENT,  &i_mode);\n\n\tREG_GET(RMU_3DLUT_READ_WRITE_CONTROL[rmu_idx],\n\t\t\tMPC_RMU_3DLUT_30BIT_EN, &i_enable_10bits);\n\n\tswitch (i_mode) {\n\tcase 0:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\tcase 1:\n\t\tmode = LUT_RAM_A;\n\t\tbreak;\n\tcase 2:\n\t\tmode = LUT_RAM_B;\n\t\tbreak;\n\tdefault:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\t}\n\tif (i_enable_10bits > 0)\n\t\t*is_12bits_color_channel = false;\n\telse\n\t\t*is_12bits_color_channel = true;\n\n\tREG_GET(RMU_3DLUT_MODE[rmu_idx], MPC_RMU_3DLUT_SIZE, &lut_size);\n\n\tif (lut_size == 0)\n\t\t*is_17x17x17 = true;\n\telse\n\t\t*is_17x17x17 = false;\n\n\treturn mode;\n}\n\nstatic void mpc3_select_3dlut_ram(\n\t\tstruct mpc *mpc,\n\t\tenum dc_lut_mode mode,\n\t\tbool is_color_channel_12bits,\n\t\tuint32_t rmu_idx)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_UPDATE_2(RMU_3DLUT_READ_WRITE_CONTROL[rmu_idx],\n\t\tMPC_RMU_3DLUT_RAM_SEL, mode == LUT_RAM_A ? 0 : 1,\n\t\tMPC_RMU_3DLUT_30BIT_EN, is_color_channel_12bits == true ? 0:1);\n}\n\nstatic void mpc3_select_3dlut_ram_mask(\n\t\tstruct mpc *mpc,\n\t\tuint32_t ram_selection_mask,\n\t\tuint32_t rmu_idx)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_UPDATE(RMU_3DLUT_READ_WRITE_CONTROL[rmu_idx], MPC_RMU_3DLUT_WRITE_EN_MASK,\n\t\t\tram_selection_mask);\n\tREG_SET(RMU_3DLUT_INDEX[rmu_idx], 0, MPC_RMU_3DLUT_INDEX, 0);\n}\n\nstatic void mpc3_set3dlut_ram12(\n\t\tstruct mpc *mpc,\n\t\tconst struct dc_rgb *lut,\n\t\tuint32_t entries,\n\t\tuint32_t rmu_idx)\n{\n\tuint32_t i, red, green, blue, red1, green1, blue1;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tfor (i = 0 ; i < entries; i += 2) {\n\t\tred   = lut[i].red<<4;\n\t\tgreen = lut[i].green<<4;\n\t\tblue  = lut[i].blue<<4;\n\t\tred1   = lut[i+1].red<<4;\n\t\tgreen1 = lut[i+1].green<<4;\n\t\tblue1  = lut[i+1].blue<<4;\n\n\t\tREG_SET_2(RMU_3DLUT_DATA[rmu_idx], 0,\n\t\t\t\tMPC_RMU_3DLUT_DATA0, red,\n\t\t\t\tMPC_RMU_3DLUT_DATA1, red1);\n\n\t\tREG_SET_2(RMU_3DLUT_DATA[rmu_idx], 0,\n\t\t\t\tMPC_RMU_3DLUT_DATA0, green,\n\t\t\t\tMPC_RMU_3DLUT_DATA1, green1);\n\n\t\tREG_SET_2(RMU_3DLUT_DATA[rmu_idx], 0,\n\t\t\t\tMPC_RMU_3DLUT_DATA0, blue,\n\t\t\t\tMPC_RMU_3DLUT_DATA1, blue1);\n\t}\n}\n\nstatic void mpc3_set3dlut_ram10(\n\t\tstruct mpc *mpc,\n\t\tconst struct dc_rgb *lut,\n\t\tuint32_t entries,\n\t\tuint32_t rmu_idx)\n{\n\tuint32_t i, red, green, blue, value;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tfor (i = 0; i < entries; i++) {\n\t\tred   = lut[i].red;\n\t\tgreen = lut[i].green;\n\t\tblue  = lut[i].blue;\n\t\t \n\t\tvalue = (red<<20) | (green<<10) | blue;\n\n\t\tREG_SET(RMU_3DLUT_DATA_30BIT[rmu_idx], 0, MPC_RMU_3DLUT_DATA_30BIT, value);\n\t}\n\n}\n\n\nvoid mpc3_init_mpcc(struct mpcc *mpcc, int mpcc_inst)\n{\n\tmpcc->mpcc_id = mpcc_inst;\n\tmpcc->dpp_id = 0xf;\n\tmpcc->mpcc_bot = NULL;\n\tmpcc->blnd_cfg.overlap_only = false;\n\tmpcc->blnd_cfg.global_alpha = 0xff;\n\tmpcc->blnd_cfg.global_gain = 0xff;\n\tmpcc->blnd_cfg.background_color_bpc = 4;\n\tmpcc->blnd_cfg.bottom_gain_mode = 0;\n\tmpcc->blnd_cfg.top_gain = 0x1f000;\n\tmpcc->blnd_cfg.bottom_inside_gain = 0x1f000;\n\tmpcc->blnd_cfg.bottom_outside_gain = 0x1f000;\n\tmpcc->sm_cfg.enable = false;\n\tmpcc->shared_bottom = false;\n}\n\nstatic void program_gamut_remap(\n\t\tstruct dcn30_mpc *mpc30,\n\t\tint mpcc_id,\n\t\tconst uint16_t *regval,\n\t\tint select)\n{\n\tuint16_t selection = 0;\n\tstruct color_matrices_reg gam_regs;\n\n\tif (regval == NULL || select == GAMUT_REMAP_BYPASS) {\n\t\tREG_SET(MPCC_GAMUT_REMAP_MODE[mpcc_id], 0,\n\t\t\t\tMPCC_GAMUT_REMAP_MODE, GAMUT_REMAP_BYPASS);\n\t\treturn;\n\t}\n\tswitch (select) {\n\tcase GAMUT_REMAP_COEFF:\n\t\tselection = 1;\n\t\tbreak;\n\t\t \n\tcase GAMUT_REMAP_COMA_COEFF:\n\t\tselection = 2;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tgam_regs.shifts.csc_c11 = mpc30->mpc_shift->MPCC_GAMUT_REMAP_C11_A;\n\tgam_regs.masks.csc_c11  = mpc30->mpc_mask->MPCC_GAMUT_REMAP_C11_A;\n\tgam_regs.shifts.csc_c12 = mpc30->mpc_shift->MPCC_GAMUT_REMAP_C12_A;\n\tgam_regs.masks.csc_c12 = mpc30->mpc_mask->MPCC_GAMUT_REMAP_C12_A;\n\n\n\tif (select == GAMUT_REMAP_COEFF) {\n\t\tgam_regs.csc_c11_c12 = REG(MPC_GAMUT_REMAP_C11_C12_A[mpcc_id]);\n\t\tgam_regs.csc_c33_c34 = REG(MPC_GAMUT_REMAP_C33_C34_A[mpcc_id]);\n\n\t\tcm_helper_program_color_matrices(\n\t\t\t\tmpc30->base.ctx,\n\t\t\t\tregval,\n\t\t\t\t&gam_regs);\n\n\t} else  if (select == GAMUT_REMAP_COMA_COEFF) {\n\n\t\tgam_regs.csc_c11_c12 = REG(MPC_GAMUT_REMAP_C11_C12_B[mpcc_id]);\n\t\tgam_regs.csc_c33_c34 = REG(MPC_GAMUT_REMAP_C33_C34_B[mpcc_id]);\n\n\t\tcm_helper_program_color_matrices(\n\t\t\t\tmpc30->base.ctx,\n\t\t\t\tregval,\n\t\t\t\t&gam_regs);\n\n\t}\n\t\n\tREG_SET(MPCC_GAMUT_REMAP_MODE[mpcc_id], 0,\n\t\t\t\t\tMPCC_GAMUT_REMAP_MODE, selection);\n}\n\nvoid mpc3_set_gamut_remap(\n\t\tstruct mpc *mpc,\n\t\tint mpcc_id,\n\t\tconst struct mpc_grph_gamut_adjustment *adjust)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tint i = 0;\n\tint gamut_mode;\n\n\tif (adjust->gamut_adjust_type != GRAPHICS_GAMUT_ADJUST_TYPE_SW)\n\t\tprogram_gamut_remap(mpc30, mpcc_id, NULL, GAMUT_REMAP_BYPASS);\n\telse {\n\t\tstruct fixed31_32 arr_matrix[12];\n\t\tuint16_t arr_reg_val[12];\n\n\t\tfor (i = 0; i < 12; i++)\n\t\t\tarr_matrix[i] = adjust->temperature_matrix[i];\n\n\t\tconvert_float_matrix(\n\t\t\tarr_reg_val, arr_matrix, 12);\n\n\t\t\n\t\tREG_GET(MPCC_GAMUT_REMAP_MODE[mpcc_id], MPCC_GAMUT_REMAP_MODE_CURRENT, &gamut_mode);\n\n\t\tif (gamut_mode == 0)\n\t\t\tgamut_mode = 1; \n\t\telse if (gamut_mode == 1)\n\t\t\tgamut_mode = 2;\n\t\telse\n\t\t\tgamut_mode = 1;\n\n\t\tprogram_gamut_remap(mpc30, mpcc_id, arr_reg_val, gamut_mode);\n\t}\n}\n\nbool mpc3_program_3dlut(\n\t\tstruct mpc *mpc,\n\t\tconst struct tetrahedral_params *params,\n\t\tint rmu_idx)\n{\n\tenum dc_lut_mode mode;\n\tbool is_17x17x17;\n\tbool is_12bits_color_channel;\n\tconst struct dc_rgb *lut0;\n\tconst struct dc_rgb *lut1;\n\tconst struct dc_rgb *lut2;\n\tconst struct dc_rgb *lut3;\n\tint lut_size0;\n\tint lut_size;\n\n\tif (params == NULL) {\n\t\tmpc3_set_3dlut_mode(mpc, LUT_BYPASS, false, false, rmu_idx);\n\t\treturn false;\n\t}\n\tmpc3_power_on_shaper_3dlut(mpc, rmu_idx, true);\n\n\tmode = get3dlut_config(mpc, &is_17x17x17, &is_12bits_color_channel, rmu_idx);\n\n\tif (mode == LUT_BYPASS || mode == LUT_RAM_B)\n\t\tmode = LUT_RAM_A;\n\telse\n\t\tmode = LUT_RAM_B;\n\n\tis_17x17x17 = !params->use_tetrahedral_9;\n\tis_12bits_color_channel = params->use_12bits;\n\tif (is_17x17x17) {\n\t\tlut0 = params->tetrahedral_17.lut0;\n\t\tlut1 = params->tetrahedral_17.lut1;\n\t\tlut2 = params->tetrahedral_17.lut2;\n\t\tlut3 = params->tetrahedral_17.lut3;\n\t\tlut_size0 = sizeof(params->tetrahedral_17.lut0)/\n\t\t\t\t\tsizeof(params->tetrahedral_17.lut0[0]);\n\t\tlut_size  = sizeof(params->tetrahedral_17.lut1)/\n\t\t\t\t\tsizeof(params->tetrahedral_17.lut1[0]);\n\t} else {\n\t\tlut0 = params->tetrahedral_9.lut0;\n\t\tlut1 = params->tetrahedral_9.lut1;\n\t\tlut2 = params->tetrahedral_9.lut2;\n\t\tlut3 = params->tetrahedral_9.lut3;\n\t\tlut_size0 = sizeof(params->tetrahedral_9.lut0)/\n\t\t\t\tsizeof(params->tetrahedral_9.lut0[0]);\n\t\tlut_size  = sizeof(params->tetrahedral_9.lut1)/\n\t\t\t\tsizeof(params->tetrahedral_9.lut1[0]);\n\t\t}\n\n\tmpc3_select_3dlut_ram(mpc, mode,\n\t\t\t\tis_12bits_color_channel, rmu_idx);\n\tmpc3_select_3dlut_ram_mask(mpc, 0x1, rmu_idx);\n\tif (is_12bits_color_channel)\n\t\tmpc3_set3dlut_ram12(mpc, lut0, lut_size0, rmu_idx);\n\telse\n\t\tmpc3_set3dlut_ram10(mpc, lut0, lut_size0, rmu_idx);\n\n\tmpc3_select_3dlut_ram_mask(mpc, 0x2, rmu_idx);\n\tif (is_12bits_color_channel)\n\t\tmpc3_set3dlut_ram12(mpc, lut1, lut_size, rmu_idx);\n\telse\n\t\tmpc3_set3dlut_ram10(mpc, lut1, lut_size, rmu_idx);\n\n\tmpc3_select_3dlut_ram_mask(mpc, 0x4, rmu_idx);\n\tif (is_12bits_color_channel)\n\t\tmpc3_set3dlut_ram12(mpc, lut2, lut_size, rmu_idx);\n\telse\n\t\tmpc3_set3dlut_ram10(mpc, lut2, lut_size, rmu_idx);\n\n\tmpc3_select_3dlut_ram_mask(mpc, 0x8, rmu_idx);\n\tif (is_12bits_color_channel)\n\t\tmpc3_set3dlut_ram12(mpc, lut3, lut_size, rmu_idx);\n\telse\n\t\tmpc3_set3dlut_ram10(mpc, lut3, lut_size, rmu_idx);\n\n\tmpc3_set_3dlut_mode(mpc, mode, is_12bits_color_channel,\n\t\t\t\t\tis_17x17x17, rmu_idx);\n\n\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc)\n\t\tmpc3_power_on_shaper_3dlut(mpc, rmu_idx, false);\n\n\treturn true;\n}\n\nvoid mpc3_set_output_csc(\n\t\tstruct mpc *mpc,\n\t\tint opp_id,\n\t\tconst uint16_t *regval,\n\t\tenum mpc_output_csc_mode ocsc_mode)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tstruct color_matrices_reg ocsc_regs;\n\n\tREG_WRITE(MPC_OUT_CSC_COEF_FORMAT, 0);\n\n\tREG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode);\n\n\tif (ocsc_mode == MPC_OUTPUT_CSC_DISABLE)\n\t\treturn;\n\n\tif (regval == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn;\n\t}\n\n\tocsc_regs.shifts.csc_c11 = mpc30->mpc_shift->MPC_OCSC_C11_A;\n\tocsc_regs.masks.csc_c11  = mpc30->mpc_mask->MPC_OCSC_C11_A;\n\tocsc_regs.shifts.csc_c12 = mpc30->mpc_shift->MPC_OCSC_C12_A;\n\tocsc_regs.masks.csc_c12 = mpc30->mpc_mask->MPC_OCSC_C12_A;\n\n\tif (ocsc_mode == MPC_OUTPUT_CSC_COEF_A) {\n\t\tocsc_regs.csc_c11_c12 = REG(CSC_C11_C12_A[opp_id]);\n\t\tocsc_regs.csc_c33_c34 = REG(CSC_C33_C34_A[opp_id]);\n\t} else {\n\t\tocsc_regs.csc_c11_c12 = REG(CSC_C11_C12_B[opp_id]);\n\t\tocsc_regs.csc_c33_c34 = REG(CSC_C33_C34_B[opp_id]);\n\t}\n\tcm_helper_program_color_matrices(\n\t\t\tmpc30->base.ctx,\n\t\t\tregval,\n\t\t\t&ocsc_regs);\n}\n\nvoid mpc3_set_ocsc_default(\n\t\tstruct mpc *mpc,\n\t\tint opp_id,\n\t\tenum dc_color_space color_space,\n\t\tenum mpc_output_csc_mode ocsc_mode)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tuint32_t arr_size;\n\tstruct color_matrices_reg ocsc_regs;\n\tconst uint16_t *regval = NULL;\n\n\tREG_WRITE(MPC_OUT_CSC_COEF_FORMAT, 0);\n\n\tREG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode);\n\tif (ocsc_mode == MPC_OUTPUT_CSC_DISABLE)\n\t\treturn;\n\n\tregval = find_color_matrix(color_space, &arr_size);\n\n\tif (regval == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn;\n\t}\n\n\tocsc_regs.shifts.csc_c11 = mpc30->mpc_shift->MPC_OCSC_C11_A;\n\tocsc_regs.masks.csc_c11  = mpc30->mpc_mask->MPC_OCSC_C11_A;\n\tocsc_regs.shifts.csc_c12 = mpc30->mpc_shift->MPC_OCSC_C12_A;\n\tocsc_regs.masks.csc_c12 = mpc30->mpc_mask->MPC_OCSC_C12_A;\n\n\n\tif (ocsc_mode == MPC_OUTPUT_CSC_COEF_A) {\n\t\tocsc_regs.csc_c11_c12 = REG(CSC_C11_C12_A[opp_id]);\n\t\tocsc_regs.csc_c33_c34 = REG(CSC_C33_C34_A[opp_id]);\n\t} else {\n\t\tocsc_regs.csc_c11_c12 = REG(CSC_C11_C12_B[opp_id]);\n\t\tocsc_regs.csc_c33_c34 = REG(CSC_C33_C34_B[opp_id]);\n\t}\n\n\tcm_helper_program_color_matrices(\n\t\t\tmpc30->base.ctx,\n\t\t\tregval,\n\t\t\t&ocsc_regs);\n}\n\nvoid mpc3_set_rmu_mux(\n\tstruct mpc *mpc,\n\tint rmu_idx,\n\tint value)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tif (rmu_idx == 0)\n\t\tREG_UPDATE(MPC_RMU_CONTROL, MPC_RMU0_MUX, value);\n\telse if (rmu_idx == 1)\n\t\tREG_UPDATE(MPC_RMU_CONTROL, MPC_RMU1_MUX, value);\n\n}\n\nuint32_t mpc3_get_rmu_mux_status(\n\tstruct mpc *mpc,\n\tint rmu_idx)\n{\n\tuint32_t status = 0xf;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tif (rmu_idx == 0)\n\t\tREG_GET(MPC_RMU_CONTROL, MPC_RMU0_MUX_STATUS, &status);\n\telse if (rmu_idx == 1)\n\t\tREG_GET(MPC_RMU_CONTROL, MPC_RMU1_MUX_STATUS, &status);\n\n\treturn status;\n}\n\nuint32_t mpcc3_acquire_rmu(struct mpc *mpc, int mpcc_id, int rmu_idx)\n{\n\tuint32_t rmu_status;\n\n\t\n\trmu_status = mpc3_get_rmu_mux_status(mpc, rmu_idx);\n\tif (rmu_status == mpcc_id)\n\t\t\n\t\treturn rmu_idx;\n\n\tif (rmu_status == 0xf) {\n\t\tmpc3_set_rmu_mux(mpc, rmu_idx, mpcc_id);\n\t\treturn rmu_idx;\n\t}\n\n\t\n\treturn -1;\n}\n\nstatic int mpcc3_release_rmu(struct mpc *mpc, int mpcc_id)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tint rmu_idx;\n\tuint32_t rmu_status;\n\tint released_rmu = -1;\n\n\tfor (rmu_idx = 0; rmu_idx < mpc30->num_rmu; rmu_idx++) {\n\t\trmu_status = mpc3_get_rmu_mux_status(mpc, rmu_idx);\n\t\tif (rmu_status == mpcc_id) {\n\t\t\tmpc3_set_rmu_mux(mpc, rmu_idx, 0xf);\n\t\t\treleased_rmu = rmu_idx;\n\t\t\tbreak;\n\t\t}\n\t}\n\treturn released_rmu;\n\n}\n\nstatic void mpc3_set_mpc_mem_lp_mode(struct mpc *mpc)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tint mpcc_id;\n\n\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc) {\n\t\tif (mpc30->mpc_mask->MPC_RMU0_MEM_LOW_PWR_MODE && mpc30->mpc_mask->MPC_RMU1_MEM_LOW_PWR_MODE) {\n\t\t\tREG_UPDATE(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_LOW_PWR_MODE, 3);\n\t\t\tREG_UPDATE(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_MEM_LOW_PWR_MODE, 3);\n\t\t}\n\n\t\tif (mpc30->mpc_mask->MPCC_OGAM_MEM_LOW_PWR_MODE) {\n\t\t\tfor (mpcc_id = 0; mpcc_id < mpc30->num_mpcc; mpcc_id++)\n\t\t\t\tREG_UPDATE(MPCC_MEM_PWR_CTRL[mpcc_id], MPCC_OGAM_MEM_LOW_PWR_MODE, 3);\n\t\t}\n\t}\n}\n\nstatic const struct mpc_funcs dcn30_mpc_funcs = {\n\t.read_mpcc_state = mpc1_read_mpcc_state,\n\t.insert_plane = mpc1_insert_plane,\n\t.remove_mpcc = mpc1_remove_mpcc,\n\t.mpc_init = mpc1_mpc_init,\n\t.mpc_init_single_inst = mpc1_mpc_init_single_inst,\n\t.update_blending = mpc2_update_blending,\n\t.cursor_lock = mpc1_cursor_lock,\n\t.get_mpcc_for_dpp = mpc1_get_mpcc_for_dpp,\n\t.wait_for_idle = mpc2_assert_idle_mpcc,\n\t.assert_mpcc_idle_before_connect = mpc2_assert_mpcc_idle_before_connect,\n\t.init_mpcc_list_from_hw = mpc1_init_mpcc_list_from_hw,\n\t.set_denorm =  mpc3_set_denorm,\n\t.set_denorm_clamp = mpc3_set_denorm_clamp,\n\t.set_output_csc = mpc3_set_output_csc,\n\t.set_ocsc_default = mpc3_set_ocsc_default,\n\t.set_output_gamma = mpc3_set_output_gamma,\n\t.insert_plane_to_secondary = NULL,\n\t.remove_mpcc_from_secondary =  NULL,\n\t.set_dwb_mux = mpc3_set_dwb_mux,\n\t.disable_dwb_mux = mpc3_disable_dwb_mux,\n\t.is_dwb_idle = mpc3_is_dwb_idle,\n\t.set_out_rate_control = mpc3_set_out_rate_control,\n\t.set_gamut_remap = mpc3_set_gamut_remap,\n\t.program_shaper = mpc3_program_shaper,\n\t.acquire_rmu = mpcc3_acquire_rmu,\n\t.program_3dlut = mpc3_program_3dlut,\n\t.release_rmu = mpcc3_release_rmu,\n\t.power_on_mpc_mem_pwr = mpc3_power_on_ogam_lut,\n\t.get_mpc_out_mux = mpc1_get_mpc_out_mux,\n\t.set_bg_color = mpc1_set_bg_color,\n\t.set_mpc_mem_lp_mode = mpc3_set_mpc_mem_lp_mode,\n};\n\nvoid dcn30_mpc_construct(struct dcn30_mpc *mpc30,\n\tstruct dc_context *ctx,\n\tconst struct dcn30_mpc_registers *mpc_regs,\n\tconst struct dcn30_mpc_shift *mpc_shift,\n\tconst struct dcn30_mpc_mask *mpc_mask,\n\tint num_mpcc,\n\tint num_rmu)\n{\n\tint i;\n\n\tmpc30->base.ctx = ctx;\n\n\tmpc30->base.funcs = &dcn30_mpc_funcs;\n\n\tmpc30->mpc_regs = mpc_regs;\n\tmpc30->mpc_shift = mpc_shift;\n\tmpc30->mpc_mask = mpc_mask;\n\n\tmpc30->mpcc_in_use_mask = 0;\n\tmpc30->num_mpcc = num_mpcc;\n\tmpc30->num_rmu = num_rmu;\n\n\tfor (i = 0; i < MAX_MPCC; i++)\n\t\tmpc3_init_mpcc(&mpc30->base.mpcc_array[i], i);\n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}