2:45:55 PM - ARM Physical IP, Inc.
2:45:55 PM - Linux VLSILAB-PLAT1 3.10.0-693.21.1.el7.x86_64 #1 SMP Wed Mar 7 19:03:37 UTC 2018 x86_64 x86_64 x86_64 GNU/Linux
2:45:55 PM - Version 2007Q4V2
2:45:55 PM - GUI version 5.6.5
2:45:55 PM - 
2:45:55 PM - CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
2:45:55 PM - 
2:45:55 PM - Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
2:45:55 PM - 
2:45:55 PM - Use of this Software is subject to the terms and conditions of the
2:45:55 PM - applicable license agreement with ARM Physical IP, Inc. 
2:45:55 PM - In addition, this Software is protected by patents, copyright law 
2:45:55 PM - and international treaties.
2:45:55 PM - 
2:45:55 PM - The copyright notice(s) in this Software does not indicate actual or
2:45:55 PM - intended publication of this Software.
2:45:55 PM - 
2:45:55 PM - Advantage Single-Port SRAM Generator, TSMC 90nm CLN90G Process
2:45:55 PM - 
2:45:55 PM - Log file is ACI.log
2:45:55 PM - 
2:46:32 PM - ASCII Datatable updated
2:46:38 PM - command: /usr/cad/synopsys/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Memory/sram_sp_adv/bin/sram_sp_adv verilog -instname "SRAM_SP_2048" -words 2048 -bits 64 -frequency 200 -ring_width 2.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-9" -power_type rings -horiz met3 -vert met4 -redundancy off -rcols 2 -rrows 2 -bmux off -ser none -ema on -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,VSS:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type VSS -drive 6 -asvm off -corners ff_1.1_-40.0,ff_1.1_.0,tt_1.0_25.0,ss_0.9_125.0
2:46:38 PM - Verilog Model generator succeeded, created:
2:46:38 PM -    SRAM_SP_2048.v
2:47:10 PM - command: /usr/cad/synopsys/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Memory/sram_sp_adv/bin/sram_sp_adv synopsys -instname "SRAM_SP_2048" -words 2048 -bits 64 -frequency 200 -ring_width 2.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-9" -power_type rings -horiz met3 -vert met4 -redundancy off -rcols 2 -rrows 2 -bmux off -ser none -ema on -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,VSS:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type VSS -drive 6 -asvm off -libname "SRAM_SP_2048" -corners ff_1.1_-40.0,ff_1.1_.0,tt_1.0_25.0,ss_0.9_125.0
2:47:12 PM - Synopsys Model generator succeeded, created:
2:47:12 PM -    SRAM_SP_2048_ff_1.1_-40.0_syn.lib
2:47:12 PM -    SRAM_SP_2048_ff_1.1_.0_syn.lib
2:47:12 PM -    SRAM_SP_2048_tt_1.0_25.0_syn.lib
2:47:12 PM -    SRAM_SP_2048_ss_0.9_125.0_syn.lib
