-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ts_s30xl_pileupflag_trigger_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    timestamp_in : IN STD_LOGIC_VECTOR (69 downto 0);
    bc0_in : IN STD_LOGIC_VECTOR (0 downto 0);
    timestamp_out : OUT STD_LOGIC_VECTOR (69 downto 0);
    bc0_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    bc0_out_ap_vld : OUT STD_LOGIC;
    dataReady_in : IN STD_LOGIC_VECTOR (0 downto 0);
    dataReady_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    FIFO_0 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_1 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_2 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_3 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_4 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_5 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_6 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_7 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_8 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_9 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_10 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_11 : IN STD_LOGIC_VECTOR (13 downto 0);
    onflag_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    amplitude_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_2 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_3 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_4 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_5 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_6 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_7 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_8 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_9 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_10 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_11 : OUT STD_LOGIC_VECTOR (16 downto 0);
    pileup_out_0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_2 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_3 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_4 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_5 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_6 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_7 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_8 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_9 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_10 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pileup_out_11 : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of ts_s30xl_pileupflag_trigger_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ts_s30xl_pileupflag_trigger_hw_ts_s30xl_pileupflag_trigger_hw,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgc2104-1-e,HLS_INPUT_CLOCK=5.384000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.627854,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=15041,HLS_SYN_LUT=10763,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_4024000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000100100000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_403E000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000111110000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_404E000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000001001110000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_4056800000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000001010110100000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv14_24 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal ready_V_reg_6980 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ready_V_reg_6980_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6980_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_48_fu_1460_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_48_reg_7021 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_49_fu_1541_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_49_reg_7041 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_50_fu_1622_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_50_reg_7061 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_51_fu_1703_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_51_reg_7081 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_52_fu_1784_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_52_reg_7101 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_53_fu_1865_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_53_reg_7121 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_54_fu_1946_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_54_reg_7141 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_55_fu_2027_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_55_reg_7161 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_56_fu_2108_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_56_reg_7181 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_57_fu_2189_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_57_reg_7201 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_58_fu_2270_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_58_reg_7221 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_59_fu_2351_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_59_reg_7241 : STD_LOGIC_VECTOR (5 downto 0);
    signal timestamp_in_read_reg_7261 : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter1_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter2_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter3_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter4_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter5_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter6_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter7_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter8_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter9_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter10_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter11_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter12_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter13_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter14_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_7261_pp0_iter15_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal bc0_in_read_reg_7266 : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bc0_in_read_reg_7266_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal edges_load_reg_7281 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_7281_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_7286 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_7286_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_7286_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_1_reg_7301 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_7301_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_2_reg_7306 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_7306_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_7306_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_7321 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_7321_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_4_reg_7326 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_7326_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_7326_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_7341 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_7341_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_6_reg_7346 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_7346_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_7346_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_7361 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_7361_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_8_reg_7366 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_7366_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_7366_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_7381 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_7381_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_s_reg_7386 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_7386_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_7386_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_7401 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_7401_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_1_reg_7406 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_7406_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_7406_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_7421 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_7421_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_3_reg_7426 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_7426_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_7426_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_7441 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_7441_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_5_reg_7446 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_7446_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_7446_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_7461 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_7461_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_7_reg_7466 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_7466_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_7466_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_7481 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_7481_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_9_reg_7486 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_7486_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_7486_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_7501 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_7501_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_10_reg_7506 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_7506_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_7506_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_2_fu_2726_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_2_reg_7511 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_3_fu_2743_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_3_reg_7516 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_6_fu_2767_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_6_reg_7521 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_7_fu_2784_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_7_reg_7526 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_10_fu_2808_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_10_reg_7531 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_fu_2825_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_reg_7536 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_fu_2849_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_reg_7541 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_15_fu_2866_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_15_reg_7546 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_18_fu_2890_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_18_reg_7551 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_19_fu_2907_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_19_reg_7556 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_22_fu_2931_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_22_reg_7561 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_fu_2948_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_reg_7566 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_fu_2972_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_reg_7571 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_27_fu_2989_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_27_reg_7576 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_30_fu_3013_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_30_reg_7581 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_31_fu_3030_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_31_reg_7586 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_34_fu_3054_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_34_reg_7591 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_fu_3071_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_reg_7596 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_38_fu_3095_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_38_reg_7601 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_39_fu_3112_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_39_reg_7606 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_42_fu_3136_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_42_reg_7611 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_43_fu_3153_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_43_reg_7616 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_46_fu_3177_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_46_reg_7621 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_47_fu_3194_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_47_reg_7626 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1388_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_reg_7751 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_7756 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_1_reg_7761 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1397_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_1_reg_7766 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1400_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_2_reg_7771 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_2_reg_7776 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1406_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_3_reg_7781 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_3_reg_7786 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_4_reg_7791 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_4_reg_7796 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1418_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_5_reg_7801 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_5_reg_7806 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_6_reg_7811 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_6_reg_7816 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_7_reg_7821 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_7_reg_7826 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_8_reg_7831 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_8_reg_7836 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_9_reg_7841 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_9_reg_7846 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_s_reg_7851 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_s_reg_7856 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1454_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i150_10_reg_7861 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_10_reg_7866 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1028_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i1_reg_7871 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1033_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_7880 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1038_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_1_reg_7885 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1043_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_7894 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1048_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_2_reg_7899 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1053_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_2_reg_7908 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1058_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_3_reg_7913 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1063_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_3_reg_7922 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1068_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_4_reg_7927 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1073_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_4_reg_7936 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1078_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_5_reg_7941 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1083_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_5_reg_7950 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1088_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_6_reg_7955 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1093_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_6_reg_7964 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1098_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_7_reg_7969 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1103_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_7978 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1108_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_8_reg_7983 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1113_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_8_reg_7992 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1118_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_9_reg_7997 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1123_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_9_reg_8006 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1128_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_s_reg_8011 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1133_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_10_reg_8020 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1138_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i151_10_reg_8025 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1143_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_11_reg_8034 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln102_fu_3325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_reg_8039 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_8047 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_fu_3364_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_reg_8052 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_fu_3380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_reg_8058 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_fu_3392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_reg_8063 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_fu_3398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_reg_8068 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_3410_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_8073 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_fu_3434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_reg_8079 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_fu_3458_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_reg_8084 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_1_fu_3495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_1_reg_8089 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_8097 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_1_fu_3534_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_1_reg_8102 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_1_fu_3550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_1_reg_8108 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_fu_3562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_reg_8113 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_fu_3568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_reg_8118 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_3580_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_8123 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_1_fu_3604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_1_reg_8129 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_1_fu_3628_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_1_reg_8134 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_2_fu_3665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_2_reg_8139 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_8147 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_2_fu_3704_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_2_reg_8152 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_2_fu_3720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_2_reg_8158 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_fu_3732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_reg_8163 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_fu_3738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_reg_8168 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_5_fu_3750_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_5_reg_8173 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_2_fu_3774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_2_reg_8179 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_2_fu_3798_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_2_reg_8184 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_3_fu_3835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_3_reg_8189 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_reg_8197 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_3_fu_3874_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_3_reg_8202 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_3_fu_3890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_3_reg_8208 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_fu_3902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_reg_8213 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_fu_3908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_reg_8218 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_7_fu_3920_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_reg_8223 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_3_fu_3944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_3_reg_8229 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_3_fu_3968_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_3_reg_8234 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_4_fu_4005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_4_reg_8239 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_8247 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_4_fu_4044_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_4_reg_8252 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_4_fu_4060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_4_reg_8258 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_fu_4072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_reg_8263 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_fu_4078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_reg_8268 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_9_fu_4090_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_9_reg_8273 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_4_fu_4114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_4_reg_8279 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_4_fu_4138_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_4_reg_8284 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_5_fu_4175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_5_reg_8289 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_8297 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_5_fu_4214_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_5_reg_8302 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_5_fu_4230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_5_reg_8308 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_fu_4242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_reg_8313 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_fu_4248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_reg_8318 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_11_fu_4260_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_11_reg_8323 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_5_fu_4284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_5_reg_8329 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_5_fu_4308_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_5_reg_8334 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_6_fu_4345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_6_reg_8339 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_8347 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_6_fu_4384_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_6_reg_8352 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_6_fu_4400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_6_reg_8358 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_fu_4412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_reg_8363 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_fu_4418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_reg_8368 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_13_fu_4430_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_13_reg_8373 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_6_fu_4454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_6_reg_8379 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_6_fu_4478_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_6_reg_8384 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_7_fu_4515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_7_reg_8389 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_reg_8397 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_7_fu_4554_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_7_reg_8402 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_7_fu_4570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_7_reg_8408 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_fu_4582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_reg_8413 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_fu_4588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_reg_8418 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_15_fu_4600_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_15_reg_8423 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_7_fu_4624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_7_reg_8429 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_7_fu_4648_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_7_reg_8434 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_8_fu_4685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_8_reg_8439 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_reg_8447 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_8_fu_4724_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_8_reg_8452 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_8_fu_4740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_8_reg_8458 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_fu_4752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_reg_8463 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_fu_4758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_reg_8468 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_17_fu_4770_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_17_reg_8473 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_8_fu_4794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_8_reg_8479 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_8_fu_4818_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_8_reg_8484 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_9_fu_4855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_9_reg_8489 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_reg_8497 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_9_fu_4894_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_9_reg_8502 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_9_fu_4910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_9_reg_8508 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_fu_4922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_reg_8513 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_fu_4928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_reg_8518 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_19_fu_4940_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_19_reg_8523 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_9_fu_4964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_9_reg_8529 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_9_fu_4988_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_9_reg_8534 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_10_fu_5025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_10_reg_8539 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_reg_8547 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_10_fu_5064_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_10_reg_8552 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_10_fu_5080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_10_reg_8558 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_fu_5092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_reg_8563 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_fu_5098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_reg_8568 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_21_fu_5110_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_21_reg_8573 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_10_fu_5134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_10_reg_8579 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_10_fu_5158_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_10_reg_8584 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_11_fu_5195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_11_reg_8589 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_8597 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_11_fu_5234_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_11_reg_8602 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_11_fu_5250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_11_reg_8608 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_fu_5262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_reg_8613 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_fu_5268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_reg_8618 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_23_fu_5280_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_23_reg_8623 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_11_fu_5304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_11_reg_8629 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_11_fu_5328_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_11_reg_8634 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal zext_ln541_fu_1536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln541_12_fu_1530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_1_fu_1617_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_13_fu_1611_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_1698_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_14_fu_1692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_1779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_15_fu_1773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_1860_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_fu_1854_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_1941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_17_fu_1935_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_6_fu_2022_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_18_fu_2016_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_7_fu_2103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_19_fu_2097_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_8_fu_2184_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_20_fu_2178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_9_fu_2265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_21_fu_2259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_10_fu_2346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_22_fu_2340_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_11_fu_2427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_23_fu_2421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1388_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1391_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1394_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1397_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1400_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1403_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1406_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1409_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1412_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1415_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1418_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1421_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1424_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1427_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1430_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1433_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1436_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1439_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1442_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1445_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1448_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1451_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1454_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1457_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1035_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_fu_1476_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_1_fu_1486_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_fu_1500_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_fu_1496_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1_fu_1512_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_fu_1506_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_fu_1522_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_3_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_4_fu_1561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_2_fu_1557_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_3_fu_1567_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_4_fu_1581_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_4_fu_1577_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_1_fu_1593_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_1_fu_1587_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_4_fu_1603_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_6_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_8_fu_1652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_4_fu_1638_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_5_fu_1648_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_8_fu_1662_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_8_fu_1658_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_2_fu_1674_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_2_fu_1668_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_8_fu_1684_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_9_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_10_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_11_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_6_fu_1719_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_7_fu_1729_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_12_fu_1743_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_12_fu_1739_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_3_fu_1755_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_3_fu_1749_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1765_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_12_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_13_fu_1804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_14_fu_1814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_8_fu_1800_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_9_fu_1810_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_16_fu_1824_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_16_fu_1820_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_4_fu_1836_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_4_fu_1830_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_17_fu_1846_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_15_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_16_fu_1885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_17_fu_1895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_10_fu_1881_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_11_fu_1891_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_20_fu_1905_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_20_fu_1901_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_5_fu_1917_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_5_fu_1911_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_21_fu_1927_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_18_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_19_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_20_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_12_fu_1962_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_13_fu_1972_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_24_fu_1986_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_24_fu_1982_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_6_fu_1998_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_6_fu_1992_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_25_fu_2008_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_21_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_22_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_23_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_14_fu_2043_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_15_fu_2053_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_28_fu_2067_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_28_fu_2063_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_7_fu_2079_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_7_fu_2073_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_29_fu_2089_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_24_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_25_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_26_fu_2138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_16_fu_2124_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_17_fu_2134_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_32_fu_2148_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_32_fu_2144_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_8_fu_2160_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_8_fu_2154_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_33_fu_2170_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_27_fu_2199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_28_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_29_fu_2219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_18_fu_2205_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_19_fu_2215_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_36_fu_2229_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_36_fu_2225_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_9_fu_2241_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_9_fu_2235_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_37_fu_2251_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_30_fu_2280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_31_fu_2290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_32_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_20_fu_2286_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_21_fu_2296_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_40_fu_2310_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_40_fu_2306_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_s_fu_2322_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_10_fu_2316_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_41_fu_2332_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_33_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_34_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_35_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_22_fu_2367_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_23_fu_2377_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_44_fu_2391_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_44_fu_2387_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_10_fu_2403_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_11_fu_2397_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_45_fu_2413_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1514_fu_2432_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_fu_2435_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_2445_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_1_fu_2455_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_1_fu_2458_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_2_fu_2468_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_2_fu_2478_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_2_fu_2481_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_4_fu_2491_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_3_fu_2501_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_3_fu_2504_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_6_fu_2514_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_4_fu_2524_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_4_fu_2527_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_8_fu_2537_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_5_fu_2547_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_5_fu_2550_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_s_fu_2560_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_6_fu_2570_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_6_fu_2573_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_1_fu_2583_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_7_fu_2593_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_7_fu_2596_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_3_fu_2606_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_8_fu_2616_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_8_fu_2619_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_5_fu_2629_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_9_fu_2639_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_9_fu_2642_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_7_fu_2652_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_10_fu_2662_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_10_fu_2665_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_9_fu_2675_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_11_fu_2685_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_11_fu_2688_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_10_fu_2698_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln186_fu_2708_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_1_fu_2711_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2717_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6884_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2717_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_V_fu_2717_p2 : signal is "no";
    signal zext_ln1496_fu_2722_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_1_fu_2732_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_1_fu_2739_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_1_fu_2749_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_4_fu_2752_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2758_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6892_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2758_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_2_fu_2758_p2 : signal is "no";
    signal zext_ln1496_2_fu_2763_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_3_fu_2773_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_3_fu_2780_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_2_fu_2790_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_7_fu_2793_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2799_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6900_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2799_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_4_fu_2799_p2 : signal is "no";
    signal zext_ln1496_4_fu_2804_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_5_fu_2814_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_5_fu_2821_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_3_fu_2831_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_10_fu_2834_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2840_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6908_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2840_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_6_fu_2840_p2 : signal is "no";
    signal zext_ln1496_6_fu_2845_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_7_fu_2855_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_7_fu_2862_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_4_fu_2872_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_13_fu_2875_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2881_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6916_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2881_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_8_fu_2881_p2 : signal is "no";
    signal zext_ln1496_8_fu_2886_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_9_fu_2896_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_9_fu_2903_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_5_fu_2913_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_16_fu_2916_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2922_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6924_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2922_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_10_fu_2922_p2 : signal is "no";
    signal zext_ln1496_10_fu_2927_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_11_fu_2937_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_11_fu_2944_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_6_fu_2954_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_19_fu_2957_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_12_fu_2963_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6932_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_12_fu_2963_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_12_fu_2963_p2 : signal is "no";
    signal zext_ln1496_12_fu_2968_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_13_fu_2978_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_13_fu_2985_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_7_fu_2995_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_22_fu_2998_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_14_fu_3004_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6940_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_14_fu_3004_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_14_fu_3004_p2 : signal is "no";
    signal zext_ln1496_14_fu_3009_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_15_fu_3019_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_15_fu_3026_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_8_fu_3036_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_25_fu_3039_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_16_fu_3045_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6948_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_16_fu_3045_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_16_fu_3045_p2 : signal is "no";
    signal zext_ln1496_16_fu_3050_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_17_fu_3060_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_17_fu_3067_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_9_fu_3077_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_28_fu_3080_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_18_fu_3086_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6956_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_18_fu_3086_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_18_fu_3086_p2 : signal is "no";
    signal zext_ln1496_18_fu_3091_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_19_fu_3101_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_19_fu_3108_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_10_fu_3118_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_31_fu_3121_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_20_fu_3127_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6964_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_20_fu_3127_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_20_fu_3127_p2 : signal is "no";
    signal zext_ln1496_20_fu_3132_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_21_fu_3142_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_21_fu_3149_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_11_fu_3159_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_34_fu_3162_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_22_fu_3168_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6972_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_22_fu_3168_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_22_fu_3168_p2 : signal is "no";
    signal zext_ln1496_22_fu_3173_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_23_fu_3183_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_23_fu_3190_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal bitcast_ln102_fu_3296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_3299_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_fu_3309_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_1_fu_3319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_fu_3313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_fu_3331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_fu_3346_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_fu_3360_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_3368_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_fu_3334_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_fu_3356_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_3386_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_fu_3416_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_fu_3376_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_fu_3420_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_fu_3424_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_fu_3404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_fu_3440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_fu_3446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_1_fu_3452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_fu_3430_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_1_fu_3466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_3469_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_1_fu_3479_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_3_fu_3489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_2_fu_3483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1_fu_3501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_1_fu_3516_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_1_fu_3530_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_3_fu_3538_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_1_fu_3504_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_1_fu_3526_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_fu_3556_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_1_fu_3586_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_1_fu_3546_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_1_fu_3590_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_1_fu_3594_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_1_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_1_fu_3610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_2_fu_3616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_3_fu_3622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_1_fu_3600_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_2_fu_3636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_3639_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_2_fu_3649_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_5_fu_3659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_4_fu_3653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2_fu_3671_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_2_fu_3686_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_2_fu_3700_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_5_fu_3708_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_2_fu_3674_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_2_fu_3696_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_fu_3726_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_2_fu_3756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_2_fu_3716_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_2_fu_3760_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_2_fu_3764_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_2_fu_3744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_2_fu_3780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_4_fu_3786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_5_fu_3792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_2_fu_3770_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_3_fu_3806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_3809_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_3_fu_3819_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_7_fu_3829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_6_fu_3823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_3_fu_3841_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_3_fu_3856_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_3_fu_3870_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_7_fu_3878_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_3_fu_3844_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_3_fu_3866_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_6_fu_3896_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_3_fu_3926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_3_fu_3886_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_3_fu_3930_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_3_fu_3934_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_3_fu_3914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_3_fu_3950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_6_fu_3956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_7_fu_3962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_3_fu_3940_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_4_fu_3976_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_3979_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_4_fu_3989_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_9_fu_3999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_8_fu_3993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_4_fu_4011_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_4_fu_4026_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_4_fu_4040_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_9_fu_4048_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_4_fu_4014_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_4_fu_4036_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_8_fu_4066_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_4_fu_4096_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_4_fu_4056_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_4_fu_4100_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_4_fu_4104_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_4_fu_4084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_4_fu_4120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_8_fu_4126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_9_fu_4132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_4_fu_4110_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_5_fu_4146_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_fu_4149_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_5_fu_4159_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_11_fu_4169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_10_fu_4163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_5_fu_4181_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_5_fu_4196_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_5_fu_4210_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_11_fu_4218_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_5_fu_4184_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_5_fu_4206_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_10_fu_4236_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_5_fu_4266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_5_fu_4226_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_5_fu_4270_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_5_fu_4274_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_5_fu_4254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_5_fu_4290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_10_fu_4296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_11_fu_4302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_5_fu_4280_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_6_fu_4316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_fu_4319_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_6_fu_4329_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_13_fu_4339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_12_fu_4333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_6_fu_4351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_6_fu_4366_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_6_fu_4380_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_13_fu_4388_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_6_fu_4354_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_6_fu_4376_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_12_fu_4406_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_6_fu_4436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_6_fu_4396_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_6_fu_4440_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_6_fu_4444_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_6_fu_4424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_6_fu_4460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_12_fu_4466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_13_fu_4472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_6_fu_4450_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_7_fu_4486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_34_fu_4489_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_7_fu_4499_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_15_fu_4509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_14_fu_4503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_7_fu_4521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_7_fu_4536_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_7_fu_4550_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_15_fu_4558_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_7_fu_4524_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_7_fu_4546_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_14_fu_4576_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_7_fu_4606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_7_fu_4566_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_7_fu_4610_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_7_fu_4614_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_7_fu_4594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_7_fu_4630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_14_fu_4636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_15_fu_4642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_7_fu_4620_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_8_fu_4656_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_39_fu_4659_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_8_fu_4669_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_17_fu_4679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_16_fu_4673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_8_fu_4691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_8_fu_4706_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_8_fu_4720_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_17_fu_4728_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_8_fu_4694_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_8_fu_4716_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_16_fu_4746_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_8_fu_4776_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_8_fu_4736_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_8_fu_4780_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_8_fu_4784_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_8_fu_4764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_8_fu_4800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_16_fu_4806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_17_fu_4812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_8_fu_4790_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_9_fu_4826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_44_fu_4829_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_9_fu_4839_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_19_fu_4849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_18_fu_4843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_9_fu_4861_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_9_fu_4876_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_9_fu_4890_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_19_fu_4898_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_9_fu_4864_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_9_fu_4886_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_18_fu_4916_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_9_fu_4946_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_9_fu_4906_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_9_fu_4950_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_9_fu_4954_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_9_fu_4934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_9_fu_4970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_18_fu_4976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_19_fu_4982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_9_fu_4960_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_10_fu_4996_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_49_fu_4999_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_10_fu_5009_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_21_fu_5019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_20_fu_5013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_10_fu_5031_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_10_fu_5046_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_10_fu_5060_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_21_fu_5068_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_10_fu_5034_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_10_fu_5056_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_20_fu_5086_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_10_fu_5116_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_10_fu_5076_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_10_fu_5120_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_10_fu_5124_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_10_fu_5104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_10_fu_5140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_20_fu_5146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_21_fu_5152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_10_fu_5130_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_11_fu_5166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_54_fu_5169_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_11_fu_5179_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_23_fu_5189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_22_fu_5183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_11_fu_5201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_11_fu_5216_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_11_fu_5230_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_23_fu_5238_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_11_fu_5204_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_11_fu_5226_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_22_fu_5256_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_11_fu_5286_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_11_fu_5246_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_11_fu_5290_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_11_fu_5294_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_11_fu_5274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_11_fu_5310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_22_fu_5316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_23_fu_5322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_11_fu_5300_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_fu_5341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_1_fu_5350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_2_fu_5359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_1_fu_5346_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_2_fu_5355_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_2_fu_5368_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_3_fu_5364_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_fu_5336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_fu_5374_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_fu_5394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311cast_fu_5402_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_fu_5411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_fu_5397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_fu_5415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_fu_5421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_fu_5406_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_fu_5434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_fu_5439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_fu_5427_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_fu_5444_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_fu_5451_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_3_fu_5470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_4_fu_5479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_5_fu_5488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_5_fu_5475_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_6_fu_5484_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_6_fu_5497_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_7_fu_5493_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_2_fu_5465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_2_fu_5503_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_1_fu_5523_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_1cast_fu_5531_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_1_fu_5540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_1_fu_5526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_1_fu_5544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_1_fu_5550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_1_fu_5535_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_1_fu_5563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_1_fu_5568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_1_fu_5556_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_1_fu_5573_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_1_fu_5580_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_6_fu_5599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_7_fu_5608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_8_fu_5617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_9_fu_5604_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_10_fu_5613_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_10_fu_5626_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_11_fu_5622_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_4_fu_5594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_4_fu_5632_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_2_fu_5652_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_2cast_fu_5660_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_2_fu_5669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_2_fu_5655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_2_fu_5673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_2_fu_5679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_2_fu_5664_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_2_fu_5692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_2_fu_5697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_2_fu_5685_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_2_fu_5702_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_2_fu_5709_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_9_fu_5728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_10_fu_5737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_11_fu_5746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_13_fu_5733_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_14_fu_5742_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_14_fu_5755_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_15_fu_5751_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_6_fu_5723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_6_fu_5761_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_3_fu_5781_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_3cast_fu_5789_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_3_fu_5798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_3_fu_5784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_3_fu_5802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_3_fu_5808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_3_fu_5793_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_3_fu_5821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_3_fu_5826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_3_fu_5814_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_3_fu_5831_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_3_fu_5838_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_12_fu_5857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_13_fu_5866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_14_fu_5875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_17_fu_5862_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_18_fu_5871_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_18_fu_5884_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_19_fu_5880_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_8_fu_5852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_8_fu_5890_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_4_fu_5910_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_4cast_fu_5918_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_4_fu_5927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_4_fu_5913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_4_fu_5931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_4_fu_5937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_4_fu_5922_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_4_fu_5950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_4_fu_5955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_4_fu_5943_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_4_fu_5960_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_4_fu_5967_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_15_fu_5986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_16_fu_5995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_17_fu_6004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_21_fu_5991_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_22_fu_6000_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_22_fu_6013_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_23_fu_6009_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_10_fu_5981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_10_fu_6019_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_5_fu_6039_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_5cast_fu_6047_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_5_fu_6056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_5_fu_6042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_5_fu_6060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_5_fu_6066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_5_fu_6051_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_5_fu_6079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_5_fu_6084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_5_fu_6072_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_5_fu_6089_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_5_fu_6096_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_18_fu_6115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_19_fu_6124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_20_fu_6133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_25_fu_6120_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_26_fu_6129_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_26_fu_6142_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_27_fu_6138_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_12_fu_6110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_12_fu_6148_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_6_fu_6168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_6cast_fu_6176_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_6_fu_6185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_6_fu_6171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_6_fu_6189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_6_fu_6195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_6_fu_6180_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_6_fu_6208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_6_fu_6213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_6_fu_6201_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_6_fu_6218_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_6_fu_6225_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_21_fu_6244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_22_fu_6253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_23_fu_6262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_29_fu_6249_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_30_fu_6258_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_30_fu_6271_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_31_fu_6267_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_14_fu_6239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_14_fu_6277_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_7_fu_6297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_7cast_fu_6305_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_7_fu_6314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_7_fu_6300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_7_fu_6318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_7_fu_6324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_7_fu_6309_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_7_fu_6337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_7_fu_6342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_7_fu_6330_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_7_fu_6347_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_7_fu_6354_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_24_fu_6373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_25_fu_6382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_26_fu_6391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_33_fu_6378_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_34_fu_6387_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_34_fu_6400_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_35_fu_6396_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_16_fu_6368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_16_fu_6406_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_8_fu_6426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_8cast_fu_6434_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_8_fu_6443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_8_fu_6429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_8_fu_6447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_8_fu_6453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_8_fu_6438_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_8_fu_6466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_8_fu_6471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_8_fu_6459_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_8_fu_6476_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_8_fu_6483_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_27_fu_6502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_28_fu_6511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_29_fu_6520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_37_fu_6507_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_38_fu_6516_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_38_fu_6529_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_39_fu_6525_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_18_fu_6497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_18_fu_6535_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_9_fu_6555_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_9cast_fu_6563_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_9_fu_6572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_9_fu_6558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_9_fu_6576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_9_fu_6582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_9_fu_6567_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_9_fu_6595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_9_fu_6600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_9_fu_6588_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_9_fu_6605_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_9_fu_6612_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_30_fu_6631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_31_fu_6640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_32_fu_6649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_41_fu_6636_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_42_fu_6645_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_42_fu_6658_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_43_fu_6654_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_20_fu_6626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_20_fu_6664_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_10_fu_6684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_10cast_fu_6692_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_10_fu_6701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_10_fu_6687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_10_fu_6705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_10_fu_6711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_10_fu_6696_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_10_fu_6724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_10_fu_6729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_10_fu_6717_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_10_fu_6734_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_10_fu_6741_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_33_fu_6760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_34_fu_6769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_35_fu_6778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_45_fu_6765_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_46_fu_6774_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_46_fu_6787_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_47_fu_6783_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal helper_V_22_fu_6755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_V_22_fu_6793_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln311_11_fu_6813_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_11cast_fu_6821_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_11_fu_6830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_11_fu_6816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_11_fu_6834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_11_fu_6840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_11_fu_6825_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_11_fu_6853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_11_fu_6858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_11_fu_6846_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_11_fu_6863_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_11_fu_6870_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    nbins_s_U : component ts_s30xl_pileupflag_trigger_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component ts_s30xl_pileupflag_trigger_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component ts_s30xl_pileupflag_trigger_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_6_max_dsp_1_U1 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i1_reg_7751,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1028_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U2 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_7756,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1033_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U3 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_1_reg_7761,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1038_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U4 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_1_reg_7766,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1043_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U5 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_2_reg_7771,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1048_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U6 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_2_reg_7776,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1053_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U7 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_3_reg_7781,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1058_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U8 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_3_reg_7786,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1063_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U9 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_4_reg_7791,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1068_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U10 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_4_reg_7796,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1073_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U11 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_5_reg_7801,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1078_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U12 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_5_reg_7806,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1083_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U13 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_6_reg_7811,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1088_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U14 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_6_reg_7816,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1093_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U15 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_7_reg_7821,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1098_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U16 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_7_reg_7826,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1103_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U17 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_8_reg_7831,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1108_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U18 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_8_reg_7836,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1113_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U19 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_9_reg_7841,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1118_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U20 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_9_reg_7846,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1123_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U21 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_s_reg_7851,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1128_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U22 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_s_reg_7856,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1133_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U23 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i150_10_reg_7861,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1138_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U24 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_10_reg_7866,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1143_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U25 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i1_reg_7871,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1148_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U26 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i1_reg_7871,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1153_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U27 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i1_reg_7871,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1158_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U28 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i1_reg_7871,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1163_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U29 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_1_reg_7885,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1168_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U30 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_1_reg_7885,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1173_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U31 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_1_reg_7885,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1178_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U32 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_1_reg_7885,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1183_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U33 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_2_reg_7899,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1188_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U34 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_2_reg_7899,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1193_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U35 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_2_reg_7899,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1198_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U36 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_2_reg_7899,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1203_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U37 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_3_reg_7913,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1208_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U38 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_3_reg_7913,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1213_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U39 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_3_reg_7913,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1218_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U40 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_3_reg_7913,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1223_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U41 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_4_reg_7927,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1228_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U42 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_4_reg_7927,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1233_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U43 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_4_reg_7927,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1238_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U44 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_4_reg_7927,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1243_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U45 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_5_reg_7941,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1248_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U46 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_5_reg_7941,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1253_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U47 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_5_reg_7941,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1258_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U48 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_5_reg_7941,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1263_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U49 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_6_reg_7955,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1268_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U50 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_6_reg_7955,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1273_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U51 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_6_reg_7955,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1278_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U52 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_6_reg_7955,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1283_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U53 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_7_reg_7969,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1288_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U54 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_7_reg_7969,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1293_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U55 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_7_reg_7969,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1298_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U56 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_7_reg_7969,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1303_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U57 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_8_reg_7983,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1308_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U58 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_8_reg_7983,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1313_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U59 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_8_reg_7983,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1318_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U60 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_8_reg_7983,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1323_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U61 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_9_reg_7997,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1328_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U62 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_9_reg_7997,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1333_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U63 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_9_reg_7997,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1338_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U64 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_9_reg_7997,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1343_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U65 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_s_reg_8011,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1348_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U66 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_s_reg_8011,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1353_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U67 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_s_reg_8011,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1358_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U68 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_s_reg_8011,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1363_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U69 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_10_reg_8025,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1368_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U70 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_10_reg_8025,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1373_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U71 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_10_reg_8025,
        din1 => ap_const_lv64_404E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1378_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U72 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i151_10_reg_8025,
        din1 => ap_const_lv64_4056800000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1383_p2);

    sitodp_32s_64_4_no_dsp_1_U73 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1388_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1388_p1);

    sitodp_32s_64_4_no_dsp_1_U74 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1391_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1391_p1);

    sitodp_32s_64_4_no_dsp_1_U75 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1394_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1394_p1);

    sitodp_32s_64_4_no_dsp_1_U76 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1397_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1397_p1);

    sitodp_32s_64_4_no_dsp_1_U77 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1400_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1400_p1);

    sitodp_32s_64_4_no_dsp_1_U78 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1403_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1403_p1);

    sitodp_32s_64_4_no_dsp_1_U79 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1406_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1406_p1);

    sitodp_32s_64_4_no_dsp_1_U80 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1409_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1409_p1);

    sitodp_32s_64_4_no_dsp_1_U81 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1412_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1412_p1);

    sitodp_32s_64_4_no_dsp_1_U82 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1415_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1415_p1);

    sitodp_32s_64_4_no_dsp_1_U83 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1418_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1418_p1);

    sitodp_32s_64_4_no_dsp_1_U84 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1421_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1421_p1);

    sitodp_32s_64_4_no_dsp_1_U85 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1424_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1424_p1);

    sitodp_32s_64_4_no_dsp_1_U86 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1427_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1427_p1);

    sitodp_32s_64_4_no_dsp_1_U87 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1430_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1430_p1);

    sitodp_32s_64_4_no_dsp_1_U88 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1433_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1433_p1);

    sitodp_32s_64_4_no_dsp_1_U89 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1436_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1436_p1);

    sitodp_32s_64_4_no_dsp_1_U90 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1439_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1439_p1);

    sitodp_32s_64_4_no_dsp_1_U91 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1442_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1442_p1);

    sitodp_32s_64_4_no_dsp_1_U92 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1445_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1445_p1);

    sitodp_32s_64_4_no_dsp_1_U93 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1448_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1448_p1);

    sitodp_32s_64_4_no_dsp_1_U94 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1451_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1451_p1);

    sitodp_32s_64_4_no_dsp_1_U95 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1454_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1454_p1);

    sitodp_32s_64_4_no_dsp_1_U96 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1457_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1457_p1);

    mac_muladd_14s_7s_14ns_14_4_1_U97 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q11,
        din1 => sub_ln186_fu_2435_p2,
        din2 => edges_load_reg_7281_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6884_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U98 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q10,
        din1 => sub_ln186_1_fu_2458_p2,
        din2 => edges_load_1_reg_7301_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6892_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U99 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q9,
        din1 => sub_ln186_2_fu_2481_p2,
        din2 => edges_load_2_reg_7321_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6900_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U100 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q8,
        din1 => sub_ln186_3_fu_2504_p2,
        din2 => edges_load_3_reg_7341_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6908_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U101 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q7,
        din1 => sub_ln186_4_fu_2527_p2,
        din2 => edges_load_4_reg_7361_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6916_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U102 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q6,
        din1 => sub_ln186_5_fu_2550_p2,
        din2 => edges_load_5_reg_7381_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6924_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U103 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q5,
        din1 => sub_ln186_6_fu_2573_p2,
        din2 => edges_load_6_reg_7401_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6932_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U104 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q4,
        din1 => sub_ln186_7_fu_2596_p2,
        din2 => edges_load_7_reg_7421_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6940_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U105 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q3,
        din1 => sub_ln186_8_fu_2619_p2,
        din2 => edges_load_8_reg_7441_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6948_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U106 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q2,
        din1 => sub_ln186_9_fu_2642_p2,
        din2 => edges_load_9_reg_7461_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6956_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U107 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q1,
        din1 => sub_ln186_10_fu_2665_p2,
        din2 => edges_load_10_reg_7481_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6964_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U108 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q0,
        din1 => sub_ln186_11_fu_2688_p2,
        din2 => edges_load_11_reg_7501_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6972_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bc0_in_read_reg_7266 <= bc0_in;
                bc0_in_read_reg_7266_pp0_iter1_reg <= bc0_in_read_reg_7266;
                lshr_ln186_10_reg_7506 <= lshr_ln186_10_fu_2698_p1(13 downto 1);
                lshr_ln186_1_reg_7406 <= lshr_ln186_1_fu_2583_p1(13 downto 1);
                lshr_ln186_2_reg_7306 <= lshr_ln186_2_fu_2468_p1(13 downto 1);
                lshr_ln186_3_reg_7426 <= lshr_ln186_3_fu_2606_p1(13 downto 1);
                lshr_ln186_4_reg_7326 <= lshr_ln186_4_fu_2491_p1(13 downto 1);
                lshr_ln186_5_reg_7446 <= lshr_ln186_5_fu_2629_p1(13 downto 1);
                lshr_ln186_6_reg_7346 <= lshr_ln186_6_fu_2514_p1(13 downto 1);
                lshr_ln186_7_reg_7466 <= lshr_ln186_7_fu_2652_p1(13 downto 1);
                lshr_ln186_8_reg_7366 <= lshr_ln186_8_fu_2537_p1(13 downto 1);
                lshr_ln186_9_reg_7486 <= lshr_ln186_9_fu_2675_p1(13 downto 1);
                lshr_ln186_s_reg_7386 <= lshr_ln186_s_fu_2560_p1(13 downto 1);
                lshr_ln_reg_7286 <= lshr_ln_fu_2445_p1(13 downto 1);
                ready_V_reg_6980 <= dataReady_in;
                ready_V_reg_6980_pp0_iter1_reg <= ready_V_reg_6980;
                ret_V_48_reg_7021 <= FIFO_0(11 downto 6);
                ret_V_49_reg_7041 <= FIFO_1(11 downto 6);
                ret_V_50_reg_7061 <= FIFO_2(11 downto 6);
                ret_V_51_reg_7081 <= FIFO_3(11 downto 6);
                ret_V_52_reg_7101 <= FIFO_4(11 downto 6);
                ret_V_53_reg_7121 <= FIFO_5(11 downto 6);
                ret_V_54_reg_7141 <= FIFO_6(11 downto 6);
                ret_V_55_reg_7161 <= FIFO_7(11 downto 6);
                ret_V_56_reg_7181 <= FIFO_8(11 downto 6);
                ret_V_57_reg_7201 <= FIFO_9(11 downto 6);
                ret_V_58_reg_7221 <= FIFO_10(11 downto 6);
                ret_V_59_reg_7241 <= FIFO_11(11 downto 6);
                timestamp_in_read_reg_7261 <= timestamp_in;
                timestamp_in_read_reg_7261_pp0_iter1_reg <= timestamp_in_read_reg_7261;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                bc0_in_read_reg_7266_pp0_iter10_reg <= bc0_in_read_reg_7266_pp0_iter9_reg;
                bc0_in_read_reg_7266_pp0_iter11_reg <= bc0_in_read_reg_7266_pp0_iter10_reg;
                bc0_in_read_reg_7266_pp0_iter12_reg <= bc0_in_read_reg_7266_pp0_iter11_reg;
                bc0_in_read_reg_7266_pp0_iter13_reg <= bc0_in_read_reg_7266_pp0_iter12_reg;
                bc0_in_read_reg_7266_pp0_iter14_reg <= bc0_in_read_reg_7266_pp0_iter13_reg;
                bc0_in_read_reg_7266_pp0_iter15_reg <= bc0_in_read_reg_7266_pp0_iter14_reg;
                bc0_in_read_reg_7266_pp0_iter2_reg <= bc0_in_read_reg_7266_pp0_iter1_reg;
                bc0_in_read_reg_7266_pp0_iter3_reg <= bc0_in_read_reg_7266_pp0_iter2_reg;
                bc0_in_read_reg_7266_pp0_iter4_reg <= bc0_in_read_reg_7266_pp0_iter3_reg;
                bc0_in_read_reg_7266_pp0_iter5_reg <= bc0_in_read_reg_7266_pp0_iter4_reg;
                bc0_in_read_reg_7266_pp0_iter6_reg <= bc0_in_read_reg_7266_pp0_iter5_reg;
                bc0_in_read_reg_7266_pp0_iter7_reg <= bc0_in_read_reg_7266_pp0_iter6_reg;
                bc0_in_read_reg_7266_pp0_iter8_reg <= bc0_in_read_reg_7266_pp0_iter7_reg;
                bc0_in_read_reg_7266_pp0_iter9_reg <= bc0_in_read_reg_7266_pp0_iter8_reg;
                conv_i150_10_reg_7861 <= grp_fu_1454_p1;
                conv_i150_1_reg_7761 <= grp_fu_1394_p1;
                conv_i150_2_reg_7771 <= grp_fu_1400_p1;
                conv_i150_3_reg_7781 <= grp_fu_1406_p1;
                conv_i150_4_reg_7791 <= grp_fu_1412_p1;
                conv_i150_5_reg_7801 <= grp_fu_1418_p1;
                conv_i150_6_reg_7811 <= grp_fu_1424_p1;
                conv_i150_7_reg_7821 <= grp_fu_1430_p1;
                conv_i150_8_reg_7831 <= grp_fu_1436_p1;
                conv_i150_9_reg_7841 <= grp_fu_1442_p1;
                conv_i150_s_reg_7851 <= grp_fu_1448_p1;
                conv_i1_reg_7751 <= grp_fu_1388_p1;
                conv_i_10_reg_7866 <= grp_fu_1457_p1;
                conv_i_1_reg_7766 <= grp_fu_1397_p1;
                conv_i_2_reg_7776 <= grp_fu_1403_p1;
                conv_i_3_reg_7786 <= grp_fu_1409_p1;
                conv_i_4_reg_7796 <= grp_fu_1415_p1;
                conv_i_5_reg_7806 <= grp_fu_1421_p1;
                conv_i_6_reg_7816 <= grp_fu_1427_p1;
                conv_i_7_reg_7826 <= grp_fu_1433_p1;
                conv_i_8_reg_7836 <= grp_fu_1439_p1;
                conv_i_9_reg_7846 <= grp_fu_1445_p1;
                conv_i_reg_7756 <= grp_fu_1391_p1;
                conv_i_s_reg_7856 <= grp_fu_1451_p1;
                edges_load_10_reg_7481_pp0_iter2_reg <= edges_load_10_reg_7481;
                edges_load_11_reg_7501_pp0_iter2_reg <= edges_load_11_reg_7501;
                edges_load_1_reg_7301_pp0_iter2_reg <= edges_load_1_reg_7301;
                edges_load_2_reg_7321_pp0_iter2_reg <= edges_load_2_reg_7321;
                edges_load_3_reg_7341_pp0_iter2_reg <= edges_load_3_reg_7341;
                edges_load_4_reg_7361_pp0_iter2_reg <= edges_load_4_reg_7361;
                edges_load_5_reg_7381_pp0_iter2_reg <= edges_load_5_reg_7381;
                edges_load_6_reg_7401_pp0_iter2_reg <= edges_load_6_reg_7401;
                edges_load_7_reg_7421_pp0_iter2_reg <= edges_load_7_reg_7421;
                edges_load_8_reg_7441_pp0_iter2_reg <= edges_load_8_reg_7441;
                edges_load_9_reg_7461_pp0_iter2_reg <= edges_load_9_reg_7461;
                edges_load_reg_7281_pp0_iter2_reg <= edges_load_reg_7281;
                icmp_ln308_10_reg_8558 <= icmp_ln308_10_fu_5080_p2;
                icmp_ln308_11_reg_8608 <= icmp_ln308_11_fu_5250_p2;
                icmp_ln308_1_reg_8108 <= icmp_ln308_1_fu_3550_p2;
                icmp_ln308_2_reg_8158 <= icmp_ln308_2_fu_3720_p2;
                icmp_ln308_3_reg_8208 <= icmp_ln308_3_fu_3890_p2;
                icmp_ln308_4_reg_8258 <= icmp_ln308_4_fu_4060_p2;
                icmp_ln308_5_reg_8308 <= icmp_ln308_5_fu_4230_p2;
                icmp_ln308_6_reg_8358 <= icmp_ln308_6_fu_4400_p2;
                icmp_ln308_7_reg_8408 <= icmp_ln308_7_fu_4570_p2;
                icmp_ln308_8_reg_8458 <= icmp_ln308_8_fu_4740_p2;
                icmp_ln308_9_reg_8508 <= icmp_ln308_9_fu_4910_p2;
                icmp_ln308_reg_8058 <= icmp_ln308_fu_3380_p2;
                icmp_ln312_10_reg_8563 <= icmp_ln312_10_fu_5092_p2;
                icmp_ln312_11_reg_8613 <= icmp_ln312_11_fu_5262_p2;
                icmp_ln312_1_reg_8113 <= icmp_ln312_1_fu_3562_p2;
                icmp_ln312_2_reg_8163 <= icmp_ln312_2_fu_3732_p2;
                icmp_ln312_3_reg_8213 <= icmp_ln312_3_fu_3902_p2;
                icmp_ln312_4_reg_8263 <= icmp_ln312_4_fu_4072_p2;
                icmp_ln312_5_reg_8313 <= icmp_ln312_5_fu_4242_p2;
                icmp_ln312_6_reg_8363 <= icmp_ln312_6_fu_4412_p2;
                icmp_ln312_7_reg_8413 <= icmp_ln312_7_fu_4582_p2;
                icmp_ln312_8_reg_8463 <= icmp_ln312_8_fu_4752_p2;
                icmp_ln312_9_reg_8513 <= icmp_ln312_9_fu_4922_p2;
                icmp_ln312_reg_8063 <= icmp_ln312_fu_3392_p2;
                icmp_ln314_10_reg_8568 <= icmp_ln314_10_fu_5098_p2;
                icmp_ln314_11_reg_8618 <= icmp_ln314_11_fu_5268_p2;
                icmp_ln314_1_reg_8118 <= icmp_ln314_1_fu_3568_p2;
                icmp_ln314_2_reg_8168 <= icmp_ln314_2_fu_3738_p2;
                icmp_ln314_3_reg_8218 <= icmp_ln314_3_fu_3908_p2;
                icmp_ln314_4_reg_8268 <= icmp_ln314_4_fu_4078_p2;
                icmp_ln314_5_reg_8318 <= icmp_ln314_5_fu_4248_p2;
                icmp_ln314_6_reg_8368 <= icmp_ln314_6_fu_4418_p2;
                icmp_ln314_7_reg_8418 <= icmp_ln314_7_fu_4588_p2;
                icmp_ln314_8_reg_8468 <= icmp_ln314_8_fu_4758_p2;
                icmp_ln314_9_reg_8518 <= icmp_ln314_9_fu_4928_p2;
                icmp_ln314_reg_8068 <= icmp_ln314_fu_3398_p2;
                lshr_ln186_10_reg_7506_pp0_iter2_reg <= lshr_ln186_10_reg_7506;
                lshr_ln186_10_reg_7506_pp0_iter3_reg <= lshr_ln186_10_reg_7506_pp0_iter2_reg;
                lshr_ln186_1_reg_7406_pp0_iter2_reg <= lshr_ln186_1_reg_7406;
                lshr_ln186_1_reg_7406_pp0_iter3_reg <= lshr_ln186_1_reg_7406_pp0_iter2_reg;
                lshr_ln186_2_reg_7306_pp0_iter2_reg <= lshr_ln186_2_reg_7306;
                lshr_ln186_2_reg_7306_pp0_iter3_reg <= lshr_ln186_2_reg_7306_pp0_iter2_reg;
                lshr_ln186_3_reg_7426_pp0_iter2_reg <= lshr_ln186_3_reg_7426;
                lshr_ln186_3_reg_7426_pp0_iter3_reg <= lshr_ln186_3_reg_7426_pp0_iter2_reg;
                lshr_ln186_4_reg_7326_pp0_iter2_reg <= lshr_ln186_4_reg_7326;
                lshr_ln186_4_reg_7326_pp0_iter3_reg <= lshr_ln186_4_reg_7326_pp0_iter2_reg;
                lshr_ln186_5_reg_7446_pp0_iter2_reg <= lshr_ln186_5_reg_7446;
                lshr_ln186_5_reg_7446_pp0_iter3_reg <= lshr_ln186_5_reg_7446_pp0_iter2_reg;
                lshr_ln186_6_reg_7346_pp0_iter2_reg <= lshr_ln186_6_reg_7346;
                lshr_ln186_6_reg_7346_pp0_iter3_reg <= lshr_ln186_6_reg_7346_pp0_iter2_reg;
                lshr_ln186_7_reg_7466_pp0_iter2_reg <= lshr_ln186_7_reg_7466;
                lshr_ln186_7_reg_7466_pp0_iter3_reg <= lshr_ln186_7_reg_7466_pp0_iter2_reg;
                lshr_ln186_8_reg_7366_pp0_iter2_reg <= lshr_ln186_8_reg_7366;
                lshr_ln186_8_reg_7366_pp0_iter3_reg <= lshr_ln186_8_reg_7366_pp0_iter2_reg;
                lshr_ln186_9_reg_7486_pp0_iter2_reg <= lshr_ln186_9_reg_7486;
                lshr_ln186_9_reg_7486_pp0_iter3_reg <= lshr_ln186_9_reg_7486_pp0_iter2_reg;
                lshr_ln186_s_reg_7386_pp0_iter2_reg <= lshr_ln186_s_reg_7386;
                lshr_ln186_s_reg_7386_pp0_iter3_reg <= lshr_ln186_s_reg_7386_pp0_iter2_reg;
                lshr_ln_reg_7286_pp0_iter2_reg <= lshr_ln_reg_7286;
                lshr_ln_reg_7286_pp0_iter3_reg <= lshr_ln_reg_7286_pp0_iter2_reg;
                mul_i151_10_reg_8025 <= grp_fu_1138_p2;
                mul_i151_1_reg_7885 <= grp_fu_1038_p2;
                mul_i151_2_reg_7899 <= grp_fu_1048_p2;
                mul_i151_3_reg_7913 <= grp_fu_1058_p2;
                mul_i151_4_reg_7927 <= grp_fu_1068_p2;
                mul_i151_5_reg_7941 <= grp_fu_1078_p2;
                mul_i151_6_reg_7955 <= grp_fu_1088_p2;
                mul_i151_7_reg_7969 <= grp_fu_1098_p2;
                mul_i151_8_reg_7983 <= grp_fu_1108_p2;
                mul_i151_9_reg_7997 <= grp_fu_1118_p2;
                mul_i151_s_reg_8011 <= grp_fu_1128_p2;
                mul_i1_reg_7871 <= grp_fu_1028_p2;
                or_ln102_10_reg_8539 <= or_ln102_10_fu_5025_p2;
                or_ln102_11_reg_8589 <= or_ln102_11_fu_5195_p2;
                or_ln102_1_reg_8089 <= or_ln102_1_fu_3495_p2;
                or_ln102_2_reg_8139 <= or_ln102_2_fu_3665_p2;
                or_ln102_3_reg_8189 <= or_ln102_3_fu_3835_p2;
                or_ln102_4_reg_8239 <= or_ln102_4_fu_4005_p2;
                or_ln102_5_reg_8289 <= or_ln102_5_fu_4175_p2;
                or_ln102_6_reg_8339 <= or_ln102_6_fu_4345_p2;
                or_ln102_7_reg_8389 <= or_ln102_7_fu_4515_p2;
                or_ln102_8_reg_8439 <= or_ln102_8_fu_4685_p2;
                or_ln102_9_reg_8489 <= or_ln102_9_fu_4855_p2;
                or_ln102_reg_8039 <= or_ln102_fu_3325_p2;
                or_ln312_10_reg_8579 <= or_ln312_10_fu_5134_p2;
                or_ln312_11_reg_8629 <= or_ln312_11_fu_5304_p2;
                or_ln312_1_reg_8129 <= or_ln312_1_fu_3604_p2;
                or_ln312_2_reg_8179 <= or_ln312_2_fu_3774_p2;
                or_ln312_3_reg_8229 <= or_ln312_3_fu_3944_p2;
                or_ln312_4_reg_8279 <= or_ln312_4_fu_4114_p2;
                or_ln312_5_reg_8329 <= or_ln312_5_fu_4284_p2;
                or_ln312_6_reg_8379 <= or_ln312_6_fu_4454_p2;
                or_ln312_7_reg_8429 <= or_ln312_7_fu_4624_p2;
                or_ln312_8_reg_8479 <= or_ln312_8_fu_4794_p2;
                or_ln312_9_reg_8529 <= or_ln312_9_fu_4964_p2;
                or_ln312_reg_8079 <= or_ln312_fu_3434_p2;
                p_Result_10_reg_8297 <= reg_5_fu_4181_p1(63 downto 63);
                p_Result_12_reg_8347 <= reg_6_fu_4351_p1(63 downto 63);
                p_Result_14_reg_8397 <= reg_7_fu_4521_p1(63 downto 63);
                p_Result_16_reg_8447 <= reg_8_fu_4691_p1(63 downto 63);
                p_Result_18_reg_8497 <= reg_9_fu_4861_p1(63 downto 63);
                p_Result_20_reg_8547 <= reg_10_fu_5031_p1(63 downto 63);
                p_Result_22_reg_8597 <= reg_11_fu_5201_p1(63 downto 63);
                p_Result_2_reg_8097 <= reg_1_fu_3501_p1(63 downto 63);
                p_Result_4_reg_8147 <= reg_2_fu_3671_p1(63 downto 63);
                p_Result_6_reg_8197 <= reg_3_fu_3841_p1(63 downto 63);
                p_Result_8_reg_8247 <= reg_4_fu_4011_p1(63 downto 63);
                p_Result_s_reg_8047 <= reg_fu_3331_p1(63 downto 63);
                ready_V_reg_6980_pp0_iter10_reg <= ready_V_reg_6980_pp0_iter9_reg;
                ready_V_reg_6980_pp0_iter11_reg <= ready_V_reg_6980_pp0_iter10_reg;
                ready_V_reg_6980_pp0_iter12_reg <= ready_V_reg_6980_pp0_iter11_reg;
                ready_V_reg_6980_pp0_iter13_reg <= ready_V_reg_6980_pp0_iter12_reg;
                ready_V_reg_6980_pp0_iter14_reg <= ready_V_reg_6980_pp0_iter13_reg;
                ready_V_reg_6980_pp0_iter15_reg <= ready_V_reg_6980_pp0_iter14_reg;
                ready_V_reg_6980_pp0_iter2_reg <= ready_V_reg_6980_pp0_iter1_reg;
                ready_V_reg_6980_pp0_iter3_reg <= ready_V_reg_6980_pp0_iter2_reg;
                ready_V_reg_6980_pp0_iter4_reg <= ready_V_reg_6980_pp0_iter3_reg;
                ready_V_reg_6980_pp0_iter5_reg <= ready_V_reg_6980_pp0_iter4_reg;
                ready_V_reg_6980_pp0_iter6_reg <= ready_V_reg_6980_pp0_iter5_reg;
                ready_V_reg_6980_pp0_iter7_reg <= ready_V_reg_6980_pp0_iter6_reg;
                ready_V_reg_6980_pp0_iter8_reg <= ready_V_reg_6980_pp0_iter7_reg;
                ready_V_reg_6980_pp0_iter9_reg <= ready_V_reg_6980_pp0_iter8_reg;
                ret_V_10_reg_7531 <= ret_V_10_fu_2808_p2;
                ret_V_11_reg_7536 <= ret_V_11_fu_2825_p2;
                ret_V_14_reg_7541 <= ret_V_14_fu_2849_p2;
                ret_V_15_reg_7546 <= ret_V_15_fu_2866_p2;
                ret_V_18_reg_7551 <= ret_V_18_fu_2890_p2;
                ret_V_19_reg_7556 <= ret_V_19_fu_2907_p2;
                ret_V_22_reg_7561 <= ret_V_22_fu_2931_p2;
                ret_V_23_reg_7566 <= ret_V_23_fu_2948_p2;
                ret_V_26_reg_7571 <= ret_V_26_fu_2972_p2;
                ret_V_27_reg_7576 <= ret_V_27_fu_2989_p2;
                ret_V_2_reg_7511 <= ret_V_2_fu_2726_p2;
                ret_V_30_reg_7581 <= ret_V_30_fu_3013_p2;
                ret_V_31_reg_7586 <= ret_V_31_fu_3030_p2;
                ret_V_34_reg_7591 <= ret_V_34_fu_3054_p2;
                ret_V_35_reg_7596 <= ret_V_35_fu_3071_p2;
                ret_V_38_reg_7601 <= ret_V_38_fu_3095_p2;
                ret_V_39_reg_7606 <= ret_V_39_fu_3112_p2;
                ret_V_3_reg_7516 <= ret_V_3_fu_2743_p2;
                ret_V_42_reg_7611 <= ret_V_42_fu_3136_p2;
                ret_V_43_reg_7616 <= ret_V_43_fu_3153_p2;
                ret_V_46_reg_7621 <= ret_V_46_fu_3177_p2;
                ret_V_47_reg_7626 <= ret_V_47_fu_3194_p2;
                ret_V_6_reg_7521 <= ret_V_6_fu_2767_p2;
                ret_V_7_reg_7526 <= ret_V_7_fu_2784_p2;
                select_ln315_10_reg_8584 <= select_ln315_10_fu_5158_p3;
                select_ln315_11_reg_8634 <= select_ln315_11_fu_5328_p3;
                select_ln315_1_reg_8134 <= select_ln315_1_fu_3628_p3;
                select_ln315_2_reg_8184 <= select_ln315_2_fu_3798_p3;
                select_ln315_3_reg_8234 <= select_ln315_3_fu_3968_p3;
                select_ln315_4_reg_8284 <= select_ln315_4_fu_4138_p3;
                select_ln315_5_reg_8334 <= select_ln315_5_fu_4308_p3;
                select_ln315_6_reg_8384 <= select_ln315_6_fu_4478_p3;
                select_ln315_7_reg_8434 <= select_ln315_7_fu_4648_p3;
                select_ln315_8_reg_8484 <= select_ln315_8_fu_4818_p3;
                select_ln315_9_reg_8534 <= select_ln315_9_fu_4988_p3;
                select_ln315_reg_8084 <= select_ln315_fu_3458_p3;
                sh_amt_11_reg_8323 <= sh_amt_11_fu_4260_p2;
                sh_amt_13_reg_8373 <= sh_amt_13_fu_4430_p2;
                sh_amt_15_reg_8423 <= sh_amt_15_fu_4600_p2;
                sh_amt_17_reg_8473 <= sh_amt_17_fu_4770_p2;
                sh_amt_19_reg_8523 <= sh_amt_19_fu_4940_p2;
                sh_amt_1_reg_8073 <= sh_amt_1_fu_3410_p2;
                sh_amt_21_reg_8573 <= sh_amt_21_fu_5110_p2;
                sh_amt_23_reg_8623 <= sh_amt_23_fu_5280_p2;
                sh_amt_3_reg_8123 <= sh_amt_3_fu_3580_p2;
                sh_amt_5_reg_8173 <= sh_amt_5_fu_3750_p2;
                sh_amt_7_reg_8223 <= sh_amt_7_fu_3920_p2;
                sh_amt_9_reg_8273 <= sh_amt_9_fu_4090_p2;
                timestamp_in_read_reg_7261_pp0_iter10_reg <= timestamp_in_read_reg_7261_pp0_iter9_reg;
                timestamp_in_read_reg_7261_pp0_iter11_reg <= timestamp_in_read_reg_7261_pp0_iter10_reg;
                timestamp_in_read_reg_7261_pp0_iter12_reg <= timestamp_in_read_reg_7261_pp0_iter11_reg;
                timestamp_in_read_reg_7261_pp0_iter13_reg <= timestamp_in_read_reg_7261_pp0_iter12_reg;
                timestamp_in_read_reg_7261_pp0_iter14_reg <= timestamp_in_read_reg_7261_pp0_iter13_reg;
                timestamp_in_read_reg_7261_pp0_iter15_reg <= timestamp_in_read_reg_7261_pp0_iter14_reg;
                timestamp_in_read_reg_7261_pp0_iter2_reg <= timestamp_in_read_reg_7261_pp0_iter1_reg;
                timestamp_in_read_reg_7261_pp0_iter3_reg <= timestamp_in_read_reg_7261_pp0_iter2_reg;
                timestamp_in_read_reg_7261_pp0_iter4_reg <= timestamp_in_read_reg_7261_pp0_iter3_reg;
                timestamp_in_read_reg_7261_pp0_iter5_reg <= timestamp_in_read_reg_7261_pp0_iter4_reg;
                timestamp_in_read_reg_7261_pp0_iter6_reg <= timestamp_in_read_reg_7261_pp0_iter5_reg;
                timestamp_in_read_reg_7261_pp0_iter7_reg <= timestamp_in_read_reg_7261_pp0_iter6_reg;
                timestamp_in_read_reg_7261_pp0_iter8_reg <= timestamp_in_read_reg_7261_pp0_iter7_reg;
                timestamp_in_read_reg_7261_pp0_iter9_reg <= timestamp_in_read_reg_7261_pp0_iter8_reg;
                trunc_ln313_10_reg_8552 <= trunc_ln313_10_fu_5064_p1;
                trunc_ln313_11_reg_8602 <= trunc_ln313_11_fu_5234_p1;
                trunc_ln313_1_reg_8102 <= trunc_ln313_1_fu_3534_p1;
                trunc_ln313_2_reg_8152 <= trunc_ln313_2_fu_3704_p1;
                trunc_ln313_3_reg_8202 <= trunc_ln313_3_fu_3874_p1;
                trunc_ln313_4_reg_8252 <= trunc_ln313_4_fu_4044_p1;
                trunc_ln313_5_reg_8302 <= trunc_ln313_5_fu_4214_p1;
                trunc_ln313_6_reg_8352 <= trunc_ln313_6_fu_4384_p1;
                trunc_ln313_7_reg_8402 <= trunc_ln313_7_fu_4554_p1;
                trunc_ln313_8_reg_8452 <= trunc_ln313_8_fu_4724_p1;
                trunc_ln313_9_reg_8502 <= trunc_ln313_9_fu_4894_p1;
                trunc_ln313_reg_8052 <= trunc_ln313_fu_3364_p1;
                val_10_reg_8020 <= grp_fu_1133_p2;
                val_11_reg_8034 <= grp_fu_1143_p2;
                val_1_reg_7894 <= grp_fu_1043_p2;
                val_2_reg_7908 <= grp_fu_1053_p2;
                val_3_reg_7922 <= grp_fu_1063_p2;
                val_4_reg_7936 <= grp_fu_1073_p2;
                val_5_reg_7950 <= grp_fu_1083_p2;
                val_6_reg_7964 <= grp_fu_1093_p2;
                val_7_reg_7978 <= grp_fu_1103_p2;
                val_8_reg_7992 <= grp_fu_1113_p2;
                val_9_reg_8006 <= grp_fu_1123_p2;
                val_reg_7880 <= grp_fu_1033_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                edges_load_10_reg_7481 <= edges_s_q1;
                edges_load_11_reg_7501 <= edges_s_q0;
                edges_load_1_reg_7301 <= edges_s_q10;
                edges_load_2_reg_7321 <= edges_s_q9;
                edges_load_3_reg_7341 <= edges_s_q8;
                edges_load_4_reg_7361 <= edges_s_q7;
                edges_load_5_reg_7381 <= edges_s_q6;
                edges_load_6_reg_7401 <= edges_s_q5;
                edges_load_7_reg_7421 <= edges_s_q4;
                edges_load_8_reg_7441 <= edges_s_q3;
                edges_load_9_reg_7461 <= edges_s_q2;
                edges_load_reg_7281 <= edges_s_q11;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln186_10_fu_2834_p2 <= std_logic_vector(unsigned(zext_ln186_3_fu_2831_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_13_fu_2875_p2 <= std_logic_vector(unsigned(zext_ln186_4_fu_2872_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_16_fu_2916_p2 <= std_logic_vector(unsigned(zext_ln186_5_fu_2913_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_19_fu_2957_p2 <= std_logic_vector(unsigned(zext_ln186_6_fu_2954_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_1_fu_2711_p2 <= std_logic_vector(unsigned(zext_ln186_fu_2708_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_22_fu_2998_p2 <= std_logic_vector(unsigned(zext_ln186_7_fu_2995_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_25_fu_3039_p2 <= std_logic_vector(unsigned(zext_ln186_8_fu_3036_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_28_fu_3080_p2 <= std_logic_vector(unsigned(zext_ln186_9_fu_3077_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_31_fu_3121_p2 <= std_logic_vector(unsigned(zext_ln186_10_fu_3118_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_34_fu_3162_p2 <= std_logic_vector(unsigned(zext_ln186_11_fu_3159_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_4_fu_2752_p2 <= std_logic_vector(unsigned(zext_ln186_1_fu_2749_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_7_fu_2793_p2 <= std_logic_vector(unsigned(zext_ln186_2_fu_2790_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln214_10_fu_5626_p2 <= std_logic_vector(unsigned(zext_ln214_9_fu_5604_p1) + unsigned(zext_ln214_10_fu_5613_p1));
    add_ln214_12_fu_1743_p2 <= std_logic_vector(unsigned(zext_ln1035_6_fu_1719_p1) + unsigned(zext_ln1035_7_fu_1729_p1));
    add_ln214_14_fu_5755_p2 <= std_logic_vector(unsigned(zext_ln214_13_fu_5733_p1) + unsigned(zext_ln214_14_fu_5742_p1));
    add_ln214_16_fu_1824_p2 <= std_logic_vector(unsigned(zext_ln1035_8_fu_1800_p1) + unsigned(zext_ln1035_9_fu_1810_p1));
    add_ln214_18_fu_5884_p2 <= std_logic_vector(unsigned(zext_ln214_17_fu_5862_p1) + unsigned(zext_ln214_18_fu_5871_p1));
    add_ln214_20_fu_1905_p2 <= std_logic_vector(unsigned(zext_ln1035_10_fu_1881_p1) + unsigned(zext_ln1035_11_fu_1891_p1));
    add_ln214_22_fu_6013_p2 <= std_logic_vector(unsigned(zext_ln214_21_fu_5991_p1) + unsigned(zext_ln214_22_fu_6000_p1));
    add_ln214_24_fu_1986_p2 <= std_logic_vector(unsigned(zext_ln1035_12_fu_1962_p1) + unsigned(zext_ln1035_13_fu_1972_p1));
    add_ln214_26_fu_6142_p2 <= std_logic_vector(unsigned(zext_ln214_25_fu_6120_p1) + unsigned(zext_ln214_26_fu_6129_p1));
    add_ln214_28_fu_2067_p2 <= std_logic_vector(unsigned(zext_ln1035_14_fu_2043_p1) + unsigned(zext_ln1035_15_fu_2053_p1));
    add_ln214_2_fu_5368_p2 <= std_logic_vector(unsigned(zext_ln214_1_fu_5346_p1) + unsigned(zext_ln214_2_fu_5355_p1));
    add_ln214_30_fu_6271_p2 <= std_logic_vector(unsigned(zext_ln214_29_fu_6249_p1) + unsigned(zext_ln214_30_fu_6258_p1));
    add_ln214_32_fu_2148_p2 <= std_logic_vector(unsigned(zext_ln1035_16_fu_2124_p1) + unsigned(zext_ln1035_17_fu_2134_p1));
    add_ln214_34_fu_6400_p2 <= std_logic_vector(unsigned(zext_ln214_33_fu_6378_p1) + unsigned(zext_ln214_34_fu_6387_p1));
    add_ln214_36_fu_2229_p2 <= std_logic_vector(unsigned(zext_ln1035_18_fu_2205_p1) + unsigned(zext_ln1035_19_fu_2215_p1));
    add_ln214_38_fu_6529_p2 <= std_logic_vector(unsigned(zext_ln214_37_fu_6507_p1) + unsigned(zext_ln214_38_fu_6516_p1));
    add_ln214_40_fu_2310_p2 <= std_logic_vector(unsigned(zext_ln1035_20_fu_2286_p1) + unsigned(zext_ln1035_21_fu_2296_p1));
    add_ln214_42_fu_6658_p2 <= std_logic_vector(unsigned(zext_ln214_41_fu_6636_p1) + unsigned(zext_ln214_42_fu_6645_p1));
    add_ln214_44_fu_2391_p2 <= std_logic_vector(unsigned(zext_ln1035_22_fu_2367_p1) + unsigned(zext_ln1035_23_fu_2377_p1));
    add_ln214_46_fu_6787_p2 <= std_logic_vector(unsigned(zext_ln214_45_fu_6765_p1) + unsigned(zext_ln214_46_fu_6774_p1));
    add_ln214_4_fu_1581_p2 <= std_logic_vector(unsigned(zext_ln1035_2_fu_1557_p1) + unsigned(zext_ln1035_3_fu_1567_p1));
    add_ln214_6_fu_5497_p2 <= std_logic_vector(unsigned(zext_ln214_5_fu_5475_p1) + unsigned(zext_ln214_6_fu_5484_p1));
    add_ln214_8_fu_1662_p2 <= std_logic_vector(unsigned(zext_ln1035_4_fu_1638_p1) + unsigned(zext_ln1035_5_fu_1648_p1));
    add_ln214_fu_1500_p2 <= std_logic_vector(unsigned(zext_ln1035_fu_1476_p1) + unsigned(zext_ln1035_1_fu_1486_p1));
    amplitude_0 <= 
        sub_ln455_fu_5451_p2 when (p_Result_s_reg_8047(0) = '1') else 
        select_ln312_fu_5444_p3;
    amplitude_1 <= 
        sub_ln455_1_fu_5580_p2 when (p_Result_2_reg_8097(0) = '1') else 
        select_ln312_1_fu_5573_p3;
    amplitude_10 <= 
        sub_ln455_10_fu_6741_p2 when (p_Result_20_reg_8547(0) = '1') else 
        select_ln312_10_fu_6734_p3;
    amplitude_11 <= 
        sub_ln455_11_fu_6870_p2 when (p_Result_22_reg_8597(0) = '1') else 
        select_ln312_11_fu_6863_p3;
    amplitude_2 <= 
        sub_ln455_2_fu_5709_p2 when (p_Result_4_reg_8147(0) = '1') else 
        select_ln312_2_fu_5702_p3;
    amplitude_3 <= 
        sub_ln455_3_fu_5838_p2 when (p_Result_6_reg_8197(0) = '1') else 
        select_ln312_3_fu_5831_p3;
    amplitude_4 <= 
        sub_ln455_4_fu_5967_p2 when (p_Result_8_reg_8247(0) = '1') else 
        select_ln312_4_fu_5960_p3;
    amplitude_5 <= 
        sub_ln455_5_fu_6096_p2 when (p_Result_10_reg_8297(0) = '1') else 
        select_ln312_5_fu_6089_p3;
    amplitude_6 <= 
        sub_ln455_6_fu_6225_p2 when (p_Result_12_reg_8347(0) = '1') else 
        select_ln312_6_fu_6218_p3;
    amplitude_7 <= 
        sub_ln455_7_fu_6354_p2 when (p_Result_14_reg_8397(0) = '1') else 
        select_ln312_7_fu_6347_p3;
    amplitude_8 <= 
        sub_ln455_8_fu_6483_p2 when (p_Result_16_reg_8447(0) = '1') else 
        select_ln312_8_fu_6476_p3;
    amplitude_9 <= 
        sub_ln455_9_fu_6612_p2 when (p_Result_18_reg_8497(0) = '1') else 
        select_ln312_9_fu_6605_p3;
    and_ln105_10_fu_5737_p2 <= (or_ln102_3_reg_8189 and grp_fu_1218_p2);
    and_ln105_11_fu_5746_p2 <= (or_ln102_3_reg_8189 and grp_fu_1223_p2);
    and_ln105_12_fu_5857_p2 <= (or_ln102_4_reg_8239 and grp_fu_1233_p2);
    and_ln105_13_fu_5866_p2 <= (or_ln102_4_reg_8239 and grp_fu_1238_p2);
    and_ln105_14_fu_5875_p2 <= (or_ln102_4_reg_8239 and grp_fu_1243_p2);
    and_ln105_15_fu_5986_p2 <= (or_ln102_5_reg_8289 and grp_fu_1253_p2);
    and_ln105_16_fu_5995_p2 <= (or_ln102_5_reg_8289 and grp_fu_1258_p2);
    and_ln105_17_fu_6004_p2 <= (or_ln102_5_reg_8289 and grp_fu_1263_p2);
    and_ln105_18_fu_6115_p2 <= (or_ln102_6_reg_8339 and grp_fu_1273_p2);
    and_ln105_19_fu_6124_p2 <= (or_ln102_6_reg_8339 and grp_fu_1278_p2);
    and_ln105_1_fu_5350_p2 <= (or_ln102_reg_8039 and grp_fu_1158_p2);
    and_ln105_20_fu_6133_p2 <= (or_ln102_6_reg_8339 and grp_fu_1283_p2);
    and_ln105_21_fu_6244_p2 <= (or_ln102_7_reg_8389 and grp_fu_1293_p2);
    and_ln105_22_fu_6253_p2 <= (or_ln102_7_reg_8389 and grp_fu_1298_p2);
    and_ln105_23_fu_6262_p2 <= (or_ln102_7_reg_8389 and grp_fu_1303_p2);
    and_ln105_24_fu_6373_p2 <= (or_ln102_8_reg_8439 and grp_fu_1313_p2);
    and_ln105_25_fu_6382_p2 <= (or_ln102_8_reg_8439 and grp_fu_1318_p2);
    and_ln105_26_fu_6391_p2 <= (or_ln102_8_reg_8439 and grp_fu_1323_p2);
    and_ln105_27_fu_6502_p2 <= (or_ln102_9_reg_8489 and grp_fu_1333_p2);
    and_ln105_28_fu_6511_p2 <= (or_ln102_9_reg_8489 and grp_fu_1338_p2);
    and_ln105_29_fu_6520_p2 <= (or_ln102_9_reg_8489 and grp_fu_1343_p2);
    and_ln105_2_fu_5359_p2 <= (or_ln102_reg_8039 and grp_fu_1163_p2);
    and_ln105_30_fu_6631_p2 <= (or_ln102_10_reg_8539 and grp_fu_1353_p2);
    and_ln105_31_fu_6640_p2 <= (or_ln102_10_reg_8539 and grp_fu_1358_p2);
    and_ln105_32_fu_6649_p2 <= (or_ln102_10_reg_8539 and grp_fu_1363_p2);
    and_ln105_33_fu_6760_p2 <= (or_ln102_11_reg_8589 and grp_fu_1373_p2);
    and_ln105_34_fu_6769_p2 <= (or_ln102_11_reg_8589 and grp_fu_1378_p2);
    and_ln105_35_fu_6778_p2 <= (or_ln102_11_reg_8589 and grp_fu_1383_p2);
    and_ln105_3_fu_5470_p2 <= (or_ln102_1_reg_8089 and grp_fu_1173_p2);
    and_ln105_4_fu_5479_p2 <= (or_ln102_1_reg_8089 and grp_fu_1178_p2);
    and_ln105_5_fu_5488_p2 <= (or_ln102_1_reg_8089 and grp_fu_1183_p2);
    and_ln105_6_fu_5599_p2 <= (or_ln102_2_reg_8139 and grp_fu_1193_p2);
    and_ln105_7_fu_5608_p2 <= (or_ln102_2_reg_8139 and grp_fu_1198_p2);
    and_ln105_8_fu_5617_p2 <= (or_ln102_2_reg_8139 and grp_fu_1203_p2);
    and_ln105_9_fu_5728_p2 <= (or_ln102_3_reg_8189 and grp_fu_1213_p2);
    and_ln105_fu_5341_p2 <= (or_ln102_reg_8039 and grp_fu_1153_p2);
    and_ln312_10_fu_6729_p2 <= (xor_ln308_10_fu_6724_p2 and icmp_ln312_10_reg_8563);
    and_ln312_11_fu_6858_p2 <= (xor_ln308_11_fu_6853_p2 and icmp_ln312_11_reg_8613);
    and_ln312_1_fu_5568_p2 <= (xor_ln308_1_fu_5563_p2 and icmp_ln312_1_reg_8113);
    and_ln312_2_fu_5697_p2 <= (xor_ln308_2_fu_5692_p2 and icmp_ln312_2_reg_8163);
    and_ln312_3_fu_5826_p2 <= (xor_ln308_3_fu_5821_p2 and icmp_ln312_3_reg_8213);
    and_ln312_4_fu_5955_p2 <= (xor_ln308_4_fu_5950_p2 and icmp_ln312_4_reg_8263);
    and_ln312_5_fu_6084_p2 <= (xor_ln308_5_fu_6079_p2 and icmp_ln312_5_reg_8313);
    and_ln312_6_fu_6213_p2 <= (xor_ln308_6_fu_6208_p2 and icmp_ln312_6_reg_8363);
    and_ln312_7_fu_6342_p2 <= (xor_ln308_7_fu_6337_p2 and icmp_ln312_7_reg_8413);
    and_ln312_8_fu_6471_p2 <= (xor_ln308_8_fu_6466_p2 and icmp_ln312_8_reg_8463);
    and_ln312_9_fu_6600_p2 <= (xor_ln308_9_fu_6595_p2 and icmp_ln312_9_reg_8513);
    and_ln312_fu_5439_p2 <= (xor_ln308_fu_5434_p2 and icmp_ln312_reg_8063);
    and_ln315_10_fu_4296_p2 <= (xor_ln312_5_fu_4290_p2 and icmp_ln315_5_fu_4254_p2);
    and_ln315_11_fu_4302_p2 <= (icmp_ln314_5_fu_4248_p2 and and_ln315_10_fu_4296_p2);
    and_ln315_12_fu_4466_p2 <= (xor_ln312_6_fu_4460_p2 and icmp_ln315_6_fu_4424_p2);
    and_ln315_13_fu_4472_p2 <= (icmp_ln314_6_fu_4418_p2 and and_ln315_12_fu_4466_p2);
    and_ln315_14_fu_4636_p2 <= (xor_ln312_7_fu_4630_p2 and icmp_ln315_7_fu_4594_p2);
    and_ln315_15_fu_4642_p2 <= (icmp_ln314_7_fu_4588_p2 and and_ln315_14_fu_4636_p2);
    and_ln315_16_fu_4806_p2 <= (xor_ln312_8_fu_4800_p2 and icmp_ln315_8_fu_4764_p2);
    and_ln315_17_fu_4812_p2 <= (icmp_ln314_8_fu_4758_p2 and and_ln315_16_fu_4806_p2);
    and_ln315_18_fu_4976_p2 <= (xor_ln312_9_fu_4970_p2 and icmp_ln315_9_fu_4934_p2);
    and_ln315_19_fu_4982_p2 <= (icmp_ln314_9_fu_4928_p2 and and_ln315_18_fu_4976_p2);
    and_ln315_1_fu_3452_p2 <= (icmp_ln314_fu_3398_p2 and and_ln315_fu_3446_p2);
    and_ln315_20_fu_5146_p2 <= (xor_ln312_10_fu_5140_p2 and icmp_ln315_10_fu_5104_p2);
    and_ln315_21_fu_5152_p2 <= (icmp_ln314_10_fu_5098_p2 and and_ln315_20_fu_5146_p2);
    and_ln315_22_fu_5316_p2 <= (xor_ln312_11_fu_5310_p2 and icmp_ln315_11_fu_5274_p2);
    and_ln315_23_fu_5322_p2 <= (icmp_ln314_11_fu_5268_p2 and and_ln315_22_fu_5316_p2);
    and_ln315_2_fu_3616_p2 <= (xor_ln312_1_fu_3610_p2 and icmp_ln315_1_fu_3574_p2);
    and_ln315_3_fu_3622_p2 <= (icmp_ln314_1_fu_3568_p2 and and_ln315_2_fu_3616_p2);
    and_ln315_4_fu_3786_p2 <= (xor_ln312_2_fu_3780_p2 and icmp_ln315_2_fu_3744_p2);
    and_ln315_5_fu_3792_p2 <= (icmp_ln314_2_fu_3738_p2 and and_ln315_4_fu_3786_p2);
    and_ln315_6_fu_3956_p2 <= (xor_ln312_3_fu_3950_p2 and icmp_ln315_3_fu_3914_p2);
    and_ln315_7_fu_3962_p2 <= (icmp_ln314_3_fu_3908_p2 and and_ln315_6_fu_3956_p2);
    and_ln315_8_fu_4126_p2 <= (xor_ln312_4_fu_4120_p2 and icmp_ln315_4_fu_4084_p2);
    and_ln315_9_fu_4132_p2 <= (icmp_ln314_4_fu_4078_p2 and and_ln315_8_fu_4126_p2);
    and_ln315_fu_3446_p2 <= (xor_ln312_fu_3440_p2 and icmp_ln315_fu_3404_p2);
    and_ln333_10_fu_6711_p2 <= (xor_ln314_10_fu_6705_p2 and icmp_ln333_10_fu_6687_p2);
    and_ln333_11_fu_6840_p2 <= (xor_ln314_11_fu_6834_p2 and icmp_ln333_11_fu_6816_p2);
    and_ln333_1_fu_5550_p2 <= (xor_ln314_1_fu_5544_p2 and icmp_ln333_1_fu_5526_p2);
    and_ln333_2_fu_5679_p2 <= (xor_ln314_2_fu_5673_p2 and icmp_ln333_2_fu_5655_p2);
    and_ln333_3_fu_5808_p2 <= (xor_ln314_3_fu_5802_p2 and icmp_ln333_3_fu_5784_p2);
    and_ln333_4_fu_5937_p2 <= (xor_ln314_4_fu_5931_p2 and icmp_ln333_4_fu_5913_p2);
    and_ln333_5_fu_6066_p2 <= (xor_ln314_5_fu_6060_p2 and icmp_ln333_5_fu_6042_p2);
    and_ln333_6_fu_6195_p2 <= (xor_ln314_6_fu_6189_p2 and icmp_ln333_6_fu_6171_p2);
    and_ln333_7_fu_6324_p2 <= (xor_ln314_7_fu_6318_p2 and icmp_ln333_7_fu_6300_p2);
    and_ln333_8_fu_6453_p2 <= (xor_ln314_8_fu_6447_p2 and icmp_ln333_8_fu_6429_p2);
    and_ln333_9_fu_6582_p2 <= (xor_ln314_9_fu_6576_p2 and icmp_ln333_9_fu_6558_p2);
    and_ln333_fu_5421_p2 <= (xor_ln314_fu_5415_p2 and icmp_ln333_fu_5397_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    bc0_out <= bc0_in_read_reg_7266_pp0_iter15_reg;

    bc0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            bc0_out_ap_vld <= ap_const_logic_1;
        else 
            bc0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln102_10_fu_4996_p1 <= mul_i151_s_reg_8011;
    bitcast_ln102_11_fu_5166_p1 <= mul_i151_10_reg_8025;
    bitcast_ln102_1_fu_3466_p1 <= mul_i151_1_reg_7885;
    bitcast_ln102_2_fu_3636_p1 <= mul_i151_2_reg_7899;
    bitcast_ln102_3_fu_3806_p1 <= mul_i151_3_reg_7913;
    bitcast_ln102_4_fu_3976_p1 <= mul_i151_4_reg_7927;
    bitcast_ln102_5_fu_4146_p1 <= mul_i151_5_reg_7941;
    bitcast_ln102_6_fu_4316_p1 <= mul_i151_6_reg_7955;
    bitcast_ln102_7_fu_4486_p1 <= mul_i151_7_reg_7969;
    bitcast_ln102_8_fu_4656_p1 <= mul_i151_8_reg_7983;
    bitcast_ln102_9_fu_4826_p1 <= mul_i151_9_reg_7997;
    bitcast_ln102_fu_3296_p1 <= mul_i1_reg_7871;
    charge1_V_10_fu_2922_p1 <= grp_fu_6924_p3;
    charge1_V_10_fu_2922_p2 <= std_logic_vector(unsigned(add_ln186_16_fu_2916_p2) + unsigned(charge1_V_10_fu_2922_p1));
    charge1_V_11_fu_2937_p3 <= 
        charge1_V_10_fu_2922_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_12_fu_2963_p1 <= grp_fu_6932_p3;
    charge1_V_12_fu_2963_p2 <= std_logic_vector(unsigned(add_ln186_19_fu_2957_p2) + unsigned(charge1_V_12_fu_2963_p1));
    charge1_V_13_fu_2978_p3 <= 
        charge1_V_12_fu_2963_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_14_fu_3004_p1 <= grp_fu_6940_p3;
    charge1_V_14_fu_3004_p2 <= std_logic_vector(unsigned(add_ln186_22_fu_2998_p2) + unsigned(charge1_V_14_fu_3004_p1));
    charge1_V_15_fu_3019_p3 <= 
        charge1_V_14_fu_3004_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_16_fu_3045_p1 <= grp_fu_6948_p3;
    charge1_V_16_fu_3045_p2 <= std_logic_vector(unsigned(add_ln186_25_fu_3039_p2) + unsigned(charge1_V_16_fu_3045_p1));
    charge1_V_17_fu_3060_p3 <= 
        charge1_V_16_fu_3045_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_18_fu_3086_p1 <= grp_fu_6956_p3;
    charge1_V_18_fu_3086_p2 <= std_logic_vector(unsigned(add_ln186_28_fu_3080_p2) + unsigned(charge1_V_18_fu_3086_p1));
    charge1_V_19_fu_3101_p3 <= 
        charge1_V_18_fu_3086_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_1_fu_2732_p3 <= 
        charge1_V_fu_2717_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_20_fu_3127_p1 <= grp_fu_6964_p3;
    charge1_V_20_fu_3127_p2 <= std_logic_vector(unsigned(add_ln186_31_fu_3121_p2) + unsigned(charge1_V_20_fu_3127_p1));
    charge1_V_21_fu_3142_p3 <= 
        charge1_V_20_fu_3127_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_22_fu_3168_p1 <= grp_fu_6972_p3;
    charge1_V_22_fu_3168_p2 <= std_logic_vector(unsigned(add_ln186_34_fu_3162_p2) + unsigned(charge1_V_22_fu_3168_p1));
    charge1_V_23_fu_3183_p3 <= 
        charge1_V_22_fu_3168_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_2_fu_2758_p1 <= grp_fu_6892_p3;
    charge1_V_2_fu_2758_p2 <= std_logic_vector(unsigned(add_ln186_4_fu_2752_p2) + unsigned(charge1_V_2_fu_2758_p1));
    charge1_V_3_fu_2773_p3 <= 
        charge1_V_2_fu_2758_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_4_fu_2799_p1 <= grp_fu_6900_p3;
    charge1_V_4_fu_2799_p2 <= std_logic_vector(unsigned(add_ln186_7_fu_2793_p2) + unsigned(charge1_V_4_fu_2799_p1));
    charge1_V_5_fu_2814_p3 <= 
        charge1_V_4_fu_2799_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_6_fu_2840_p1 <= grp_fu_6908_p3;
    charge1_V_6_fu_2840_p2 <= std_logic_vector(unsigned(add_ln186_10_fu_2834_p2) + unsigned(charge1_V_6_fu_2840_p1));
    charge1_V_7_fu_2855_p3 <= 
        charge1_V_6_fu_2840_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_8_fu_2881_p1 <= grp_fu_6916_p3;
    charge1_V_8_fu_2881_p2 <= std_logic_vector(unsigned(add_ln186_13_fu_2875_p2) + unsigned(charge1_V_8_fu_2881_p1));
    charge1_V_9_fu_2896_p3 <= 
        charge1_V_8_fu_2881_p2 when (ready_V_reg_6980_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_fu_2717_p1 <= grp_fu_6884_p3;
    charge1_V_fu_2717_p2 <= std_logic_vector(unsigned(add_ln186_1_fu_2711_p2) + unsigned(charge1_V_fu_2717_p1));
    dataReady_out <= ready_V_reg_6980_pp0_iter15_reg;
    edges_s_address0 <= zext_ln541_23_fu_2421_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln541_22_fu_2340_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln541_13_fu_1611_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln541_12_fu_1530_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln541_21_fu_2259_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln541_20_fu_2178_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln541_19_fu_2097_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln541_18_fu_2016_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln541_17_fu_1935_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln541_16_fu_1854_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln541_15_fu_1773_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln541_14_fu_1692_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    exp_10_fu_5046_p4 <= reg_10_fu_5031_p1(62 downto 52);
    exp_11_fu_5216_p4 <= reg_11_fu_5201_p1(62 downto 52);
    exp_1_fu_3516_p4 <= reg_1_fu_3501_p1(62 downto 52);
    exp_2_fu_3686_p4 <= reg_2_fu_3671_p1(62 downto 52);
    exp_3_fu_3856_p4 <= reg_3_fu_3841_p1(62 downto 52);
    exp_4_fu_4026_p4 <= reg_4_fu_4011_p1(62 downto 52);
    exp_5_fu_4196_p4 <= reg_5_fu_4181_p1(62 downto 52);
    exp_6_fu_4366_p4 <= reg_6_fu_4351_p1(62 downto 52);
    exp_7_fu_4536_p4 <= reg_7_fu_4521_p1(62 downto 52);
    exp_8_fu_4706_p4 <= reg_8_fu_4691_p1(62 downto 52);
    exp_9_fu_4876_p4 <= reg_9_fu_4861_p1(62 downto 52);
    exp_fu_3346_p4 <= reg_fu_3331_p1(62 downto 52);
        grp_fu_1388_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_reg_7511),32));

        grp_fu_1391_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_3_reg_7516),32));

        grp_fu_1394_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_6_reg_7521),32));

        grp_fu_1397_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_7_reg_7526),32));

        grp_fu_1400_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_10_reg_7531),32));

        grp_fu_1403_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_reg_7536),32));

        grp_fu_1406_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_reg_7541),32));

        grp_fu_1409_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_reg_7546),32));

        grp_fu_1412_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_18_reg_7551),32));

        grp_fu_1415_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_19_reg_7556),32));

        grp_fu_1418_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_22_reg_7561),32));

        grp_fu_1421_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_7566),32));

        grp_fu_1424_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_7571),32));

        grp_fu_1427_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_27_reg_7576),32));

        grp_fu_1430_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_30_reg_7581),32));

        grp_fu_1433_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_31_reg_7586),32));

        grp_fu_1436_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_34_reg_7591),32));

        grp_fu_1439_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_reg_7596),32));

        grp_fu_1442_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_38_reg_7601),32));

        grp_fu_1445_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_39_reg_7606),32));

        grp_fu_1448_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_42_reg_7611),32));

        grp_fu_1451_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_43_reg_7616),32));

        grp_fu_1454_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_46_reg_7621),32));

        grp_fu_1457_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_47_reg_7626),32));

    helper_V_10_fu_5981_p2 <= (or_ln102_5_reg_8289 and grp_fu_1248_p2);
    helper_V_12_fu_6110_p2 <= (or_ln102_6_reg_8339 and grp_fu_1268_p2);
    helper_V_14_fu_6239_p2 <= (or_ln102_7_reg_8389 and grp_fu_1288_p2);
    helper_V_16_fu_6368_p2 <= (or_ln102_8_reg_8439 and grp_fu_1308_p2);
    helper_V_18_fu_6497_p2 <= (or_ln102_9_reg_8489 and grp_fu_1328_p2);
    helper_V_20_fu_6626_p2 <= (or_ln102_10_reg_8539 and grp_fu_1348_p2);
    helper_V_22_fu_6755_p2 <= (or_ln102_11_reg_8589 and grp_fu_1368_p2);
    helper_V_2_fu_5465_p2 <= (or_ln102_1_reg_8089 and grp_fu_1168_p2);
    helper_V_4_fu_5594_p2 <= (or_ln102_2_reg_8139 and grp_fu_1188_p2);
    helper_V_6_fu_5723_p2 <= (or_ln102_3_reg_8189 and grp_fu_1208_p2);
    helper_V_8_fu_5852_p2 <= (or_ln102_4_reg_8239 and grp_fu_1228_p2);
    helper_V_fu_5336_p2 <= (or_ln102_reg_8039 and grp_fu_1148_p2);
    icmp_ln102_10_fu_4163_p2 <= "0" when (tmp_24_fu_4149_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_11_fu_4169_p2 <= "1" when (trunc_ln102_5_fu_4159_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_12_fu_4333_p2 <= "0" when (tmp_29_fu_4319_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_13_fu_4339_p2 <= "1" when (trunc_ln102_6_fu_4329_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_14_fu_4503_p2 <= "0" when (tmp_34_fu_4489_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_15_fu_4509_p2 <= "1" when (trunc_ln102_7_fu_4499_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_16_fu_4673_p2 <= "0" when (tmp_39_fu_4659_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_17_fu_4679_p2 <= "1" when (trunc_ln102_8_fu_4669_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_18_fu_4843_p2 <= "0" when (tmp_44_fu_4829_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_19_fu_4849_p2 <= "1" when (trunc_ln102_9_fu_4839_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_1_fu_3319_p2 <= "1" when (trunc_ln102_fu_3309_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_20_fu_5013_p2 <= "0" when (tmp_49_fu_4999_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_21_fu_5019_p2 <= "1" when (trunc_ln102_10_fu_5009_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_22_fu_5183_p2 <= "0" when (tmp_54_fu_5169_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_23_fu_5189_p2 <= "1" when (trunc_ln102_11_fu_5179_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_2_fu_3483_p2 <= "0" when (tmp_fu_3469_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_3_fu_3489_p2 <= "1" when (trunc_ln102_1_fu_3479_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_4_fu_3653_p2 <= "0" when (tmp_9_fu_3639_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_5_fu_3659_p2 <= "1" when (trunc_ln102_2_fu_3649_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_6_fu_3823_p2 <= "0" when (tmp_14_fu_3809_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_7_fu_3829_p2 <= "1" when (trunc_ln102_3_fu_3819_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_8_fu_3993_p2 <= "0" when (tmp_19_fu_3979_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_9_fu_3999_p2 <= "1" when (trunc_ln102_4_fu_3989_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_fu_3313_p2 <= "0" when (tmp_3_fu_3299_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln1035_10_fu_1723_p2 <= "1" when (unsigned(ret_V_51_fu_1703_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_11_fu_1733_p2 <= "1" when (unsigned(ret_V_51_fu_1703_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_12_fu_1794_p2 <= "1" when (unsigned(ret_V_52_fu_1784_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_13_fu_1804_p2 <= "1" when (unsigned(ret_V_52_fu_1784_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_14_fu_1814_p2 <= "1" when (unsigned(ret_V_52_fu_1784_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_15_fu_1875_p2 <= "1" when (unsigned(ret_V_53_fu_1865_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_16_fu_1885_p2 <= "1" when (unsigned(ret_V_53_fu_1865_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_17_fu_1895_p2 <= "1" when (unsigned(ret_V_53_fu_1865_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_18_fu_1956_p2 <= "1" when (unsigned(ret_V_54_fu_1946_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_19_fu_1966_p2 <= "1" when (unsigned(ret_V_54_fu_1946_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_1_fu_1480_p2 <= "1" when (unsigned(ret_V_48_fu_1460_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_20_fu_1976_p2 <= "1" when (unsigned(ret_V_54_fu_1946_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_21_fu_2037_p2 <= "1" when (unsigned(ret_V_55_fu_2027_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_22_fu_2047_p2 <= "1" when (unsigned(ret_V_55_fu_2027_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_23_fu_2057_p2 <= "1" when (unsigned(ret_V_55_fu_2027_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_24_fu_2118_p2 <= "1" when (unsigned(ret_V_56_fu_2108_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_25_fu_2128_p2 <= "1" when (unsigned(ret_V_56_fu_2108_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_26_fu_2138_p2 <= "1" when (unsigned(ret_V_56_fu_2108_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_27_fu_2199_p2 <= "1" when (unsigned(ret_V_57_fu_2189_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_28_fu_2209_p2 <= "1" when (unsigned(ret_V_57_fu_2189_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_29_fu_2219_p2 <= "1" when (unsigned(ret_V_57_fu_2189_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_2_fu_1490_p2 <= "1" when (unsigned(ret_V_48_fu_1460_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_30_fu_2280_p2 <= "1" when (unsigned(ret_V_58_fu_2270_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_31_fu_2290_p2 <= "1" when (unsigned(ret_V_58_fu_2270_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_32_fu_2300_p2 <= "1" when (unsigned(ret_V_58_fu_2270_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_33_fu_2361_p2 <= "1" when (unsigned(ret_V_59_fu_2351_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_34_fu_2371_p2 <= "1" when (unsigned(ret_V_59_fu_2351_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_35_fu_2381_p2 <= "1" when (unsigned(ret_V_59_fu_2351_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_3_fu_1551_p2 <= "1" when (unsigned(ret_V_49_fu_1541_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_4_fu_1561_p2 <= "1" when (unsigned(ret_V_49_fu_1541_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_5_fu_1571_p2 <= "1" when (unsigned(ret_V_49_fu_1541_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_6_fu_1632_p2 <= "1" when (unsigned(ret_V_50_fu_1622_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_7_fu_1642_p2 <= "1" when (unsigned(ret_V_50_fu_1622_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_8_fu_1652_p2 <= "1" when (unsigned(ret_V_50_fu_1622_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_9_fu_1713_p2 <= "1" when (unsigned(ret_V_51_fu_1703_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_fu_1470_p2 <= "1" when (unsigned(ret_V_48_fu_1460_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln308_10_fu_5080_p2 <= "1" when (trunc_ln291_10_fu_5034_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_11_fu_5250_p2 <= "1" when (trunc_ln291_11_fu_5204_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_1_fu_3550_p2 <= "1" when (trunc_ln291_1_fu_3504_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_2_fu_3720_p2 <= "1" when (trunc_ln291_2_fu_3674_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_3_fu_3890_p2 <= "1" when (trunc_ln291_3_fu_3844_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_4_fu_4060_p2 <= "1" when (trunc_ln291_4_fu_4014_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_5_fu_4230_p2 <= "1" when (trunc_ln291_5_fu_4184_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_6_fu_4400_p2 <= "1" when (trunc_ln291_6_fu_4354_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_7_fu_4570_p2 <= "1" when (trunc_ln291_7_fu_4524_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_8_fu_4740_p2 <= "1" when (trunc_ln291_8_fu_4694_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_9_fu_4910_p2 <= "1" when (trunc_ln291_9_fu_4864_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_fu_3380_p2 <= "1" when (trunc_ln291_fu_3334_p1 = ap_const_lv63_0) else "0";
    icmp_ln312_10_fu_5092_p2 <= "1" when (exp_10_fu_5046_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_11_fu_5262_p2 <= "1" when (exp_11_fu_5216_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_1_fu_3562_p2 <= "1" when (exp_1_fu_3516_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_2_fu_3732_p2 <= "1" when (exp_2_fu_3686_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_3_fu_3902_p2 <= "1" when (exp_3_fu_3856_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_4_fu_4072_p2 <= "1" when (exp_4_fu_4026_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_5_fu_4242_p2 <= "1" when (exp_5_fu_4196_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_6_fu_4412_p2 <= "1" when (exp_6_fu_4366_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_7_fu_4582_p2 <= "1" when (exp_7_fu_4536_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_8_fu_4752_p2 <= "1" when (exp_8_fu_4706_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_9_fu_4922_p2 <= "1" when (exp_9_fu_4876_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_fu_3392_p2 <= "1" when (exp_fu_3346_p4 = ap_const_lv11_433) else "0";
    icmp_ln314_10_fu_5098_p2 <= "1" when (signed(sh_amt_20_fu_5086_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_11_fu_5268_p2 <= "1" when (signed(sh_amt_22_fu_5256_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_1_fu_3568_p2 <= "1" when (signed(sh_amt_2_fu_3556_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_2_fu_3738_p2 <= "1" when (signed(sh_amt_4_fu_3726_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_3_fu_3908_p2 <= "1" when (signed(sh_amt_6_fu_3896_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_4_fu_4078_p2 <= "1" when (signed(sh_amt_8_fu_4066_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_5_fu_4248_p2 <= "1" when (signed(sh_amt_10_fu_4236_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_6_fu_4418_p2 <= "1" when (signed(sh_amt_12_fu_4406_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_7_fu_4588_p2 <= "1" when (signed(sh_amt_14_fu_4576_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_8_fu_4758_p2 <= "1" when (signed(sh_amt_16_fu_4746_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_9_fu_4928_p2 <= "1" when (signed(sh_amt_18_fu_4916_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_fu_3398_p2 <= "1" when (signed(sh_amt_fu_3386_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln315_10_fu_5104_p2 <= "1" when (signed(sh_amt_20_fu_5086_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_11_fu_5274_p2 <= "1" when (signed(sh_amt_22_fu_5256_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_1_fu_3574_p2 <= "1" when (signed(sh_amt_2_fu_3556_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_2_fu_3744_p2 <= "1" when (signed(sh_amt_4_fu_3726_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_3_fu_3914_p2 <= "1" when (signed(sh_amt_6_fu_3896_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_4_fu_4084_p2 <= "1" when (signed(sh_amt_8_fu_4066_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_5_fu_4254_p2 <= "1" when (signed(sh_amt_10_fu_4236_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_6_fu_4424_p2 <= "1" when (signed(sh_amt_12_fu_4406_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_7_fu_4594_p2 <= "1" when (signed(sh_amt_14_fu_4576_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_8_fu_4764_p2 <= "1" when (signed(sh_amt_16_fu_4746_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_9_fu_4934_p2 <= "1" when (signed(sh_amt_18_fu_4916_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_fu_3404_p2 <= "1" when (signed(sh_amt_fu_3386_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln333_10_fu_6687_p2 <= "1" when (signed(sh_amt_21_reg_8573) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_11_fu_6816_p2 <= "1" when (signed(sh_amt_23_reg_8623) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_1_fu_5526_p2 <= "1" when (signed(sh_amt_3_reg_8123) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_2_fu_5655_p2 <= "1" when (signed(sh_amt_5_reg_8173) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_3_fu_5784_p2 <= "1" when (signed(sh_amt_7_reg_8223) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_4_fu_5913_p2 <= "1" when (signed(sh_amt_9_reg_8273) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_5_fu_6042_p2 <= "1" when (signed(sh_amt_11_reg_8323) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_6_fu_6171_p2 <= "1" when (signed(sh_amt_13_reg_8373) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_7_fu_6300_p2 <= "1" when (signed(sh_amt_15_reg_8423) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_8_fu_6429_p2 <= "1" when (signed(sh_amt_17_reg_8473) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_9_fu_6558_p2 <= "1" when (signed(sh_amt_19_reg_8523) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_fu_5397_p2 <= "1" when (signed(sh_amt_1_reg_8073) < signed(ap_const_lv12_11)) else "0";
    lshr_ln186_10_fu_2698_p1 <= sense_s_q0;
    lshr_ln186_1_fu_2583_p1 <= sense_s_q5;
    lshr_ln186_2_fu_2468_p1 <= sense_s_q10;
    lshr_ln186_3_fu_2606_p1 <= sense_s_q4;
    lshr_ln186_4_fu_2491_p1 <= sense_s_q9;
    lshr_ln186_5_fu_2629_p1 <= sense_s_q3;
    lshr_ln186_6_fu_2514_p1 <= sense_s_q8;
    lshr_ln186_7_fu_2652_p1 <= sense_s_q2;
    lshr_ln186_8_fu_2537_p1 <= sense_s_q7;
    lshr_ln186_9_fu_2675_p1 <= sense_s_q1;
    lshr_ln186_s_fu_2560_p1 <= sense_s_q6;
    lshr_ln317_10_fu_5124_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_10_fu_5076_p1),to_integer(unsigned('0' & zext_ln317_10_fu_5120_p1(31-1 downto 0)))));
    lshr_ln317_11_fu_5294_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_11_fu_5246_p1),to_integer(unsigned('0' & zext_ln317_11_fu_5290_p1(31-1 downto 0)))));
    lshr_ln317_1_fu_3594_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_1_fu_3546_p1),to_integer(unsigned('0' & zext_ln317_1_fu_3590_p1(31-1 downto 0)))));
    lshr_ln317_2_fu_3764_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_2_fu_3716_p1),to_integer(unsigned('0' & zext_ln317_2_fu_3760_p1(31-1 downto 0)))));
    lshr_ln317_3_fu_3934_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_3_fu_3886_p1),to_integer(unsigned('0' & zext_ln317_3_fu_3930_p1(31-1 downto 0)))));
    lshr_ln317_4_fu_4104_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_4_fu_4056_p1),to_integer(unsigned('0' & zext_ln317_4_fu_4100_p1(31-1 downto 0)))));
    lshr_ln317_5_fu_4274_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_5_fu_4226_p1),to_integer(unsigned('0' & zext_ln317_5_fu_4270_p1(31-1 downto 0)))));
    lshr_ln317_6_fu_4444_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_6_fu_4396_p1),to_integer(unsigned('0' & zext_ln317_6_fu_4440_p1(31-1 downto 0)))));
    lshr_ln317_7_fu_4614_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_7_fu_4566_p1),to_integer(unsigned('0' & zext_ln317_7_fu_4610_p1(31-1 downto 0)))));
    lshr_ln317_8_fu_4784_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_8_fu_4736_p1),to_integer(unsigned('0' & zext_ln317_8_fu_4780_p1(31-1 downto 0)))));
    lshr_ln317_9_fu_4954_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_9_fu_4906_p1),to_integer(unsigned('0' & zext_ln317_9_fu_4950_p1(31-1 downto 0)))));
    lshr_ln317_fu_3424_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_fu_3376_p1),to_integer(unsigned('0' & zext_ln317_fu_3420_p1(31-1 downto 0)))));
    lshr_ln_fu_2445_p1 <= sense_s_q11;
    nbins_s_address0 <= zext_ln541_11_fu_2427_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln541_10_fu_2346_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln541_1_fu_1617_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln541_fu_1536_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln541_9_fu_2265_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln541_8_fu_2184_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln541_7_fu_2103_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln541_6_fu_2022_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln541_5_fu_1941_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln541_4_fu_1860_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln541_3_fu_1779_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln541_2_fu_1698_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    onflag_0 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_fu_5336_p2);
    onflag_1 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_2_fu_5465_p2);
    onflag_10 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_20_fu_6626_p2);
    onflag_11 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_22_fu_6755_p2);
    onflag_2 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_4_fu_5594_p2);
    onflag_3 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_6_fu_5723_p2);
    onflag_4 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_8_fu_5852_p2);
    onflag_5 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_10_fu_5981_p2);
    onflag_6 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_12_fu_6110_p2);
    onflag_7 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_14_fu_6239_p2);
    onflag_8 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_16_fu_6368_p2);
    onflag_9 <= (ready_V_reg_6980_pp0_iter15_reg and helper_V_18_fu_6497_p2);
    or_ln102_10_fu_5025_p2 <= (icmp_ln102_21_fu_5019_p2 or icmp_ln102_20_fu_5013_p2);
    or_ln102_11_fu_5195_p2 <= (icmp_ln102_23_fu_5189_p2 or icmp_ln102_22_fu_5183_p2);
    or_ln102_1_fu_3495_p2 <= (icmp_ln102_3_fu_3489_p2 or icmp_ln102_2_fu_3483_p2);
    or_ln102_2_fu_3665_p2 <= (icmp_ln102_5_fu_3659_p2 or icmp_ln102_4_fu_3653_p2);
    or_ln102_3_fu_3835_p2 <= (icmp_ln102_7_fu_3829_p2 or icmp_ln102_6_fu_3823_p2);
    or_ln102_4_fu_4005_p2 <= (icmp_ln102_9_fu_3999_p2 or icmp_ln102_8_fu_3993_p2);
    or_ln102_5_fu_4175_p2 <= (icmp_ln102_11_fu_4169_p2 or icmp_ln102_10_fu_4163_p2);
    or_ln102_6_fu_4345_p2 <= (icmp_ln102_13_fu_4339_p2 or icmp_ln102_12_fu_4333_p2);
    or_ln102_7_fu_4515_p2 <= (icmp_ln102_15_fu_4509_p2 or icmp_ln102_14_fu_4503_p2);
    or_ln102_8_fu_4685_p2 <= (icmp_ln102_17_fu_4679_p2 or icmp_ln102_16_fu_4673_p2);
    or_ln102_9_fu_4855_p2 <= (icmp_ln102_19_fu_4849_p2 or icmp_ln102_18_fu_4843_p2);
    or_ln102_fu_3325_p2 <= (icmp_ln102_fu_3313_p2 or icmp_ln102_1_fu_3319_p2);
    or_ln312_10_fu_5134_p2 <= (icmp_ln312_10_fu_5092_p2 or icmp_ln308_10_fu_5080_p2);
    or_ln312_11_fu_5304_p2 <= (icmp_ln312_11_fu_5262_p2 or icmp_ln308_11_fu_5250_p2);
    or_ln312_1_fu_3604_p2 <= (icmp_ln312_1_fu_3562_p2 or icmp_ln308_1_fu_3550_p2);
    or_ln312_2_fu_3774_p2 <= (icmp_ln312_2_fu_3732_p2 or icmp_ln308_2_fu_3720_p2);
    or_ln312_3_fu_3944_p2 <= (icmp_ln312_3_fu_3902_p2 or icmp_ln308_3_fu_3890_p2);
    or_ln312_4_fu_4114_p2 <= (icmp_ln312_4_fu_4072_p2 or icmp_ln308_4_fu_4060_p2);
    or_ln312_5_fu_4284_p2 <= (icmp_ln312_5_fu_4242_p2 or icmp_ln308_5_fu_4230_p2);
    or_ln312_6_fu_4454_p2 <= (icmp_ln312_6_fu_4412_p2 or icmp_ln308_6_fu_4400_p2);
    or_ln312_7_fu_4624_p2 <= (icmp_ln312_7_fu_4582_p2 or icmp_ln308_7_fu_4570_p2);
    or_ln312_8_fu_4794_p2 <= (icmp_ln312_8_fu_4752_p2 or icmp_ln308_8_fu_4740_p2);
    or_ln312_9_fu_4964_p2 <= (icmp_ln312_9_fu_4922_p2 or icmp_ln308_9_fu_4910_p2);
    or_ln312_fu_3434_p2 <= (icmp_ln312_fu_3392_p2 or icmp_ln308_fu_3380_p2);
    or_ln314_10_fu_6701_p2 <= (or_ln312_10_reg_8579 or icmp_ln314_10_reg_8568);
    or_ln314_11_fu_6830_p2 <= (or_ln312_11_reg_8629 or icmp_ln314_11_reg_8618);
    or_ln314_1_fu_5540_p2 <= (or_ln312_1_reg_8129 or icmp_ln314_1_reg_8118);
    or_ln314_2_fu_5669_p2 <= (or_ln312_2_reg_8179 or icmp_ln314_2_reg_8168);
    or_ln314_3_fu_5798_p2 <= (or_ln312_3_reg_8229 or icmp_ln314_3_reg_8218);
    or_ln314_4_fu_5927_p2 <= (or_ln312_4_reg_8279 or icmp_ln314_4_reg_8268);
    or_ln314_5_fu_6056_p2 <= (or_ln312_5_reg_8329 or icmp_ln314_5_reg_8318);
    or_ln314_6_fu_6185_p2 <= (or_ln312_6_reg_8379 or icmp_ln314_6_reg_8368);
    or_ln314_7_fu_6314_p2 <= (or_ln312_7_reg_8429 or icmp_ln314_7_reg_8418);
    or_ln314_8_fu_6443_p2 <= (or_ln312_8_reg_8479 or icmp_ln314_8_reg_8468);
    or_ln314_9_fu_6572_p2 <= (or_ln312_9_reg_8529 or icmp_ln314_9_reg_8518);
    or_ln314_fu_5411_p2 <= (or_ln312_reg_8079 or icmp_ln314_reg_8068);
    p_Result_11_fu_4218_p3 <= (ap_const_lv1_1 & trunc_ln300_5_fu_4210_p1);
    p_Result_13_fu_4388_p3 <= (ap_const_lv1_1 & trunc_ln300_6_fu_4380_p1);
    p_Result_15_fu_4558_p3 <= (ap_const_lv1_1 & trunc_ln300_7_fu_4550_p1);
    p_Result_17_fu_4728_p3 <= (ap_const_lv1_1 & trunc_ln300_8_fu_4720_p1);
    p_Result_19_fu_4898_p3 <= (ap_const_lv1_1 & trunc_ln300_9_fu_4890_p1);
    p_Result_1_fu_3368_p3 <= (ap_const_lv1_1 & trunc_ln300_fu_3360_p1);
    p_Result_21_fu_5068_p3 <= (ap_const_lv1_1 & trunc_ln300_10_fu_5060_p1);
    p_Result_23_fu_5238_p3 <= (ap_const_lv1_1 & trunc_ln300_11_fu_5230_p1);
    p_Result_3_fu_3538_p3 <= (ap_const_lv1_1 & trunc_ln300_1_fu_3530_p1);
    p_Result_5_fu_3708_p3 <= (ap_const_lv1_1 & trunc_ln300_2_fu_3700_p1);
    p_Result_7_fu_3878_p3 <= (ap_const_lv1_1 & trunc_ln300_3_fu_3870_p1);
    p_Result_9_fu_4048_p3 <= (ap_const_lv1_1 & trunc_ln300_4_fu_4040_p1);
    pileup_out_0 <= 
        pup_V_fu_5374_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_1 <= 
        pup_V_2_fu_5503_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_10 <= 
        pup_V_20_fu_6664_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_11 <= 
        pup_V_22_fu_6793_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_2 <= 
        pup_V_4_fu_5632_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_3 <= 
        pup_V_6_fu_5761_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_4 <= 
        pup_V_8_fu_5890_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_5 <= 
        pup_V_10_fu_6019_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_6 <= 
        pup_V_12_fu_6148_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_7 <= 
        pup_V_14_fu_6277_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_8 <= 
        pup_V_16_fu_6406_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pileup_out_9 <= 
        pup_V_18_fu_6535_p2 when (ready_V_reg_6980_pp0_iter15_reg(0) = '1') else 
        ap_const_lv2_0;
    pup_V_10_fu_6019_p2 <= std_logic_vector(unsigned(add_ln214_22_fu_6013_p2) + unsigned(zext_ln214_23_fu_6009_p1));
    pup_V_12_fu_6148_p2 <= std_logic_vector(unsigned(add_ln214_26_fu_6142_p2) + unsigned(zext_ln214_27_fu_6138_p1));
    pup_V_14_fu_6277_p2 <= std_logic_vector(unsigned(add_ln214_30_fu_6271_p2) + unsigned(zext_ln214_31_fu_6267_p1));
    pup_V_16_fu_6406_p2 <= std_logic_vector(unsigned(add_ln214_34_fu_6400_p2) + unsigned(zext_ln214_35_fu_6396_p1));
    pup_V_18_fu_6535_p2 <= std_logic_vector(unsigned(add_ln214_38_fu_6529_p2) + unsigned(zext_ln214_39_fu_6525_p1));
    pup_V_20_fu_6664_p2 <= std_logic_vector(unsigned(add_ln214_42_fu_6658_p2) + unsigned(zext_ln214_43_fu_6654_p1));
    pup_V_22_fu_6793_p2 <= std_logic_vector(unsigned(add_ln214_46_fu_6787_p2) + unsigned(zext_ln214_47_fu_6783_p1));
    pup_V_2_fu_5503_p2 <= std_logic_vector(unsigned(add_ln214_6_fu_5497_p2) + unsigned(zext_ln214_7_fu_5493_p1));
    pup_V_4_fu_5632_p2 <= std_logic_vector(unsigned(add_ln214_10_fu_5626_p2) + unsigned(zext_ln214_11_fu_5622_p1));
    pup_V_6_fu_5761_p2 <= std_logic_vector(unsigned(add_ln214_14_fu_5755_p2) + unsigned(zext_ln214_15_fu_5751_p1));
    pup_V_8_fu_5890_p2 <= std_logic_vector(unsigned(add_ln214_18_fu_5884_p2) + unsigned(zext_ln214_19_fu_5880_p1));
    pup_V_fu_5374_p2 <= std_logic_vector(unsigned(add_ln214_2_fu_5368_p2) + unsigned(zext_ln214_3_fu_5364_p1));
    reg_10_fu_5031_p1 <= val_10_reg_8020;
    reg_11_fu_5201_p1 <= val_11_reg_8034;
    reg_1_fu_3501_p1 <= val_1_reg_7894;
    reg_2_fu_3671_p1 <= val_2_reg_7908;
    reg_3_fu_3841_p1 <= val_3_reg_7922;
    reg_4_fu_4011_p1 <= val_4_reg_7936;
    reg_5_fu_4181_p1 <= val_5_reg_7950;
    reg_6_fu_4351_p1 <= val_6_reg_7964;
    reg_7_fu_4521_p1 <= val_7_reg_7978;
    reg_8_fu_4691_p1 <= val_8_reg_7992;
    reg_9_fu_4861_p1 <= val_9_reg_8006;
    reg_fu_3331_p1 <= val_reg_7880;
    ret_V_10_fu_2808_p2 <= std_logic_vector(unsigned(zext_ln1496_4_fu_2804_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_11_fu_2825_p2 <= std_logic_vector(unsigned(zext_ln1496_5_fu_2821_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_13_fu_1765_p3 <= (trunc_ln1494_3_fu_1755_p4 & ss_V_3_fu_1749_p2);
    ret_V_14_fu_2849_p2 <= std_logic_vector(unsigned(zext_ln1496_6_fu_2845_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_15_fu_2866_p2 <= std_logic_vector(unsigned(zext_ln1496_7_fu_2862_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_17_fu_1846_p3 <= (trunc_ln1494_4_fu_1836_p4 & ss_V_4_fu_1830_p2);
    ret_V_18_fu_2890_p2 <= std_logic_vector(unsigned(zext_ln1496_8_fu_2886_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_19_fu_2907_p2 <= std_logic_vector(unsigned(zext_ln1496_9_fu_2903_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_21_fu_1927_p3 <= (trunc_ln1494_5_fu_1917_p4 & ss_V_5_fu_1911_p2);
    ret_V_22_fu_2931_p2 <= std_logic_vector(unsigned(zext_ln1496_10_fu_2927_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_23_fu_2948_p2 <= std_logic_vector(unsigned(zext_ln1496_11_fu_2944_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_25_fu_2008_p3 <= (trunc_ln1494_6_fu_1998_p4 & ss_V_6_fu_1992_p2);
    ret_V_26_fu_2972_p2 <= std_logic_vector(unsigned(zext_ln1496_12_fu_2968_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_27_fu_2989_p2 <= std_logic_vector(unsigned(zext_ln1496_13_fu_2985_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_29_fu_2089_p3 <= (trunc_ln1494_7_fu_2079_p4 & ss_V_7_fu_2073_p2);
    ret_V_2_fu_2726_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_2722_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_30_fu_3013_p2 <= std_logic_vector(unsigned(zext_ln1496_14_fu_3009_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_31_fu_3030_p2 <= std_logic_vector(unsigned(zext_ln1496_15_fu_3026_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_33_fu_2170_p3 <= (trunc_ln1494_8_fu_2160_p4 & ss_V_8_fu_2154_p2);
    ret_V_34_fu_3054_p2 <= std_logic_vector(unsigned(zext_ln1496_16_fu_3050_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_35_fu_3071_p2 <= std_logic_vector(unsigned(zext_ln1496_17_fu_3067_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_37_fu_2251_p3 <= (trunc_ln1494_9_fu_2241_p4 & ss_V_9_fu_2235_p2);
    ret_V_38_fu_3095_p2 <= std_logic_vector(unsigned(zext_ln1496_18_fu_3091_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_39_fu_3112_p2 <= std_logic_vector(unsigned(zext_ln1496_19_fu_3108_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_3_fu_2743_p2 <= std_logic_vector(unsigned(zext_ln1496_1_fu_2739_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_41_fu_2332_p3 <= (trunc_ln1494_s_fu_2322_p4 & ss_V_10_fu_2316_p2);
    ret_V_42_fu_3136_p2 <= std_logic_vector(unsigned(zext_ln1496_20_fu_3132_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_43_fu_3153_p2 <= std_logic_vector(unsigned(zext_ln1496_21_fu_3149_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_45_fu_2413_p3 <= (trunc_ln1494_10_fu_2403_p4 & ss_V_11_fu_2397_p2);
    ret_V_46_fu_3177_p2 <= std_logic_vector(unsigned(zext_ln1496_22_fu_3173_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_47_fu_3194_p2 <= std_logic_vector(unsigned(zext_ln1496_23_fu_3190_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_48_fu_1460_p4 <= FIFO_0(11 downto 6);
    ret_V_49_fu_1541_p4 <= FIFO_1(11 downto 6);
    ret_V_4_fu_1603_p3 <= (trunc_ln1494_1_fu_1593_p4 & ss_V_1_fu_1587_p2);
    ret_V_50_fu_1622_p4 <= FIFO_2(11 downto 6);
    ret_V_51_fu_1703_p4 <= FIFO_3(11 downto 6);
    ret_V_52_fu_1784_p4 <= FIFO_4(11 downto 6);
    ret_V_53_fu_1865_p4 <= FIFO_5(11 downto 6);
    ret_V_54_fu_1946_p4 <= FIFO_6(11 downto 6);
    ret_V_55_fu_2027_p4 <= FIFO_7(11 downto 6);
    ret_V_56_fu_2108_p4 <= FIFO_8(11 downto 6);
    ret_V_57_fu_2189_p4 <= FIFO_9(11 downto 6);
    ret_V_58_fu_2270_p4 <= FIFO_10(11 downto 6);
    ret_V_59_fu_2351_p4 <= FIFO_11(11 downto 6);
    ret_V_6_fu_2767_p2 <= std_logic_vector(unsigned(zext_ln1496_2_fu_2763_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_7_fu_2784_p2 <= std_logic_vector(unsigned(zext_ln1496_3_fu_2780_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_8_fu_1684_p3 <= (trunc_ln1494_2_fu_1674_p4 & ss_V_2_fu_1668_p2);
    ret_V_fu_1522_p3 <= (trunc_ln1_fu_1512_p4 & ss_V_fu_1506_p2);
    select_ln312_10_fu_6734_p3 <= 
        trunc_ln313_10_reg_8552 when (and_ln312_10_fu_6729_p2(0) = '1') else 
        select_ln333_10_fu_6717_p3;
    select_ln312_11_fu_6863_p3 <= 
        trunc_ln313_11_reg_8602 when (and_ln312_11_fu_6858_p2(0) = '1') else 
        select_ln333_11_fu_6846_p3;
    select_ln312_1_fu_5573_p3 <= 
        trunc_ln313_1_reg_8102 when (and_ln312_1_fu_5568_p2(0) = '1') else 
        select_ln333_1_fu_5556_p3;
    select_ln312_2_fu_5702_p3 <= 
        trunc_ln313_2_reg_8152 when (and_ln312_2_fu_5697_p2(0) = '1') else 
        select_ln333_2_fu_5685_p3;
    select_ln312_3_fu_5831_p3 <= 
        trunc_ln313_3_reg_8202 when (and_ln312_3_fu_5826_p2(0) = '1') else 
        select_ln333_3_fu_5814_p3;
    select_ln312_4_fu_5960_p3 <= 
        trunc_ln313_4_reg_8252 when (and_ln312_4_fu_5955_p2(0) = '1') else 
        select_ln333_4_fu_5943_p3;
    select_ln312_5_fu_6089_p3 <= 
        trunc_ln313_5_reg_8302 when (and_ln312_5_fu_6084_p2(0) = '1') else 
        select_ln333_5_fu_6072_p3;
    select_ln312_6_fu_6218_p3 <= 
        trunc_ln313_6_reg_8352 when (and_ln312_6_fu_6213_p2(0) = '1') else 
        select_ln333_6_fu_6201_p3;
    select_ln312_7_fu_6347_p3 <= 
        trunc_ln313_7_reg_8402 when (and_ln312_7_fu_6342_p2(0) = '1') else 
        select_ln333_7_fu_6330_p3;
    select_ln312_8_fu_6476_p3 <= 
        trunc_ln313_8_reg_8452 when (and_ln312_8_fu_6471_p2(0) = '1') else 
        select_ln333_8_fu_6459_p3;
    select_ln312_9_fu_6605_p3 <= 
        trunc_ln313_9_reg_8502 when (and_ln312_9_fu_6600_p2(0) = '1') else 
        select_ln333_9_fu_6588_p3;
    select_ln312_fu_5444_p3 <= 
        trunc_ln313_reg_8052 when (and_ln312_fu_5439_p2(0) = '1') else 
        select_ln333_fu_5427_p3;
    select_ln315_10_fu_5158_p3 <= 
        trunc_ln324_10_fu_5130_p1 when (and_ln315_21_fu_5152_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_11_fu_5328_p3 <= 
        trunc_ln324_11_fu_5300_p1 when (and_ln315_23_fu_5322_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_1_fu_3628_p3 <= 
        trunc_ln324_1_fu_3600_p1 when (and_ln315_3_fu_3622_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_2_fu_3798_p3 <= 
        trunc_ln324_2_fu_3770_p1 when (and_ln315_5_fu_3792_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_3_fu_3968_p3 <= 
        trunc_ln324_3_fu_3940_p1 when (and_ln315_7_fu_3962_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_4_fu_4138_p3 <= 
        trunc_ln324_4_fu_4110_p1 when (and_ln315_9_fu_4132_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_5_fu_4308_p3 <= 
        trunc_ln324_5_fu_4280_p1 when (and_ln315_11_fu_4302_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_6_fu_4478_p3 <= 
        trunc_ln324_6_fu_4450_p1 when (and_ln315_13_fu_4472_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_7_fu_4648_p3 <= 
        trunc_ln324_7_fu_4620_p1 when (and_ln315_15_fu_4642_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_8_fu_4818_p3 <= 
        trunc_ln324_8_fu_4790_p1 when (and_ln315_17_fu_4812_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_9_fu_4988_p3 <= 
        trunc_ln324_9_fu_4960_p1 when (and_ln315_19_fu_4982_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_fu_3458_p3 <= 
        trunc_ln324_fu_3430_p1 when (and_ln315_1_fu_3452_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln333_10_fu_6717_p3 <= 
        shl_ln335_10_fu_6696_p2 when (and_ln333_10_fu_6711_p2(0) = '1') else 
        select_ln315_10_reg_8584;
    select_ln333_11_fu_6846_p3 <= 
        shl_ln335_11_fu_6825_p2 when (and_ln333_11_fu_6840_p2(0) = '1') else 
        select_ln315_11_reg_8634;
    select_ln333_1_fu_5556_p3 <= 
        shl_ln335_1_fu_5535_p2 when (and_ln333_1_fu_5550_p2(0) = '1') else 
        select_ln315_1_reg_8134;
    select_ln333_2_fu_5685_p3 <= 
        shl_ln335_2_fu_5664_p2 when (and_ln333_2_fu_5679_p2(0) = '1') else 
        select_ln315_2_reg_8184;
    select_ln333_3_fu_5814_p3 <= 
        shl_ln335_3_fu_5793_p2 when (and_ln333_3_fu_5808_p2(0) = '1') else 
        select_ln315_3_reg_8234;
    select_ln333_4_fu_5943_p3 <= 
        shl_ln335_4_fu_5922_p2 when (and_ln333_4_fu_5937_p2(0) = '1') else 
        select_ln315_4_reg_8284;
    select_ln333_5_fu_6072_p3 <= 
        shl_ln335_5_fu_6051_p2 when (and_ln333_5_fu_6066_p2(0) = '1') else 
        select_ln315_5_reg_8334;
    select_ln333_6_fu_6201_p3 <= 
        shl_ln335_6_fu_6180_p2 when (and_ln333_6_fu_6195_p2(0) = '1') else 
        select_ln315_6_reg_8384;
    select_ln333_7_fu_6330_p3 <= 
        shl_ln335_7_fu_6309_p2 when (and_ln333_7_fu_6324_p2(0) = '1') else 
        select_ln315_7_reg_8434;
    select_ln333_8_fu_6459_p3 <= 
        shl_ln335_8_fu_6438_p2 when (and_ln333_8_fu_6453_p2(0) = '1') else 
        select_ln315_8_reg_8484;
    select_ln333_9_fu_6588_p3 <= 
        shl_ln335_9_fu_6567_p2 when (and_ln333_9_fu_6582_p2(0) = '1') else 
        select_ln315_9_reg_8534;
    select_ln333_fu_5427_p3 <= 
        shl_ln335_fu_5406_p2 when (and_ln333_fu_5421_p2(0) = '1') else 
        select_ln315_reg_8084;
    sense_s_address0 <= zext_ln541_23_fu_2421_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln541_22_fu_2340_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln541_13_fu_1611_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln541_12_fu_1530_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln541_21_fu_2259_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln541_20_fu_2178_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln541_19_fu_2097_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln541_18_fu_2016_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln541_17_fu_1935_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln541_16_fu_1854_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln541_15_fu_1773_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln541_14_fu_1692_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln311_10_fu_6684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_21_reg_8573),32));

    sext_ln311_10cast_fu_6692_p1 <= sext_ln311_10_fu_6684_p1(17 - 1 downto 0);
        sext_ln311_11_fu_6813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_23_reg_8623),32));

    sext_ln311_11cast_fu_6821_p1 <= sext_ln311_11_fu_6813_p1(17 - 1 downto 0);
        sext_ln311_1_fu_5523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_3_reg_8123),32));

    sext_ln311_1cast_fu_5531_p1 <= sext_ln311_1_fu_5523_p1(17 - 1 downto 0);
        sext_ln311_2_fu_5652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_5_reg_8173),32));

    sext_ln311_2cast_fu_5660_p1 <= sext_ln311_2_fu_5652_p1(17 - 1 downto 0);
        sext_ln311_3_fu_5781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_7_reg_8223),32));

    sext_ln311_3cast_fu_5789_p1 <= sext_ln311_3_fu_5781_p1(17 - 1 downto 0);
        sext_ln311_4_fu_5910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_9_reg_8273),32));

    sext_ln311_4cast_fu_5918_p1 <= sext_ln311_4_fu_5910_p1(17 - 1 downto 0);
        sext_ln311_5_fu_6039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_11_reg_8323),32));

    sext_ln311_5cast_fu_6047_p1 <= sext_ln311_5_fu_6039_p1(17 - 1 downto 0);
        sext_ln311_6_fu_6168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_13_reg_8373),32));

    sext_ln311_6cast_fu_6176_p1 <= sext_ln311_6_fu_6168_p1(17 - 1 downto 0);
        sext_ln311_7_fu_6297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_15_reg_8423),32));

    sext_ln311_7cast_fu_6305_p1 <= sext_ln311_7_fu_6297_p1(17 - 1 downto 0);
        sext_ln311_8_fu_6426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_17_reg_8473),32));

    sext_ln311_8cast_fu_6434_p1 <= sext_ln311_8_fu_6426_p1(17 - 1 downto 0);
        sext_ln311_9_fu_6555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_19_reg_8523),32));

    sext_ln311_9cast_fu_6563_p1 <= sext_ln311_9_fu_6555_p1(17 - 1 downto 0);
        sext_ln311_fu_5394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_reg_8073),32));

    sext_ln311cast_fu_5402_p1 <= sext_ln311_fu_5394_p1(17 - 1 downto 0);
        sext_ln317_10_fu_5116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_20_fu_5086_p2),32));

        sext_ln317_11_fu_5286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_22_fu_5256_p2),32));

        sext_ln317_1_fu_3586_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_fu_3556_p2),32));

        sext_ln317_2_fu_3756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_4_fu_3726_p2),32));

        sext_ln317_3_fu_3926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_6_fu_3896_p2),32));

        sext_ln317_4_fu_4096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_8_fu_4066_p2),32));

        sext_ln317_5_fu_4266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_10_fu_4236_p2),32));

        sext_ln317_6_fu_4436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_12_fu_4406_p2),32));

        sext_ln317_7_fu_4606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_14_fu_4576_p2),32));

        sext_ln317_8_fu_4776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_16_fu_4746_p2),32));

        sext_ln317_9_fu_4946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_18_fu_4916_p2),32));

        sext_ln317_fu_3416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_3386_p2),32));

    sh_amt_10_fu_4236_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_5_fu_4206_p1));
    sh_amt_11_fu_4260_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_10_fu_4236_p2));
    sh_amt_12_fu_4406_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_6_fu_4376_p1));
    sh_amt_13_fu_4430_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_12_fu_4406_p2));
    sh_amt_14_fu_4576_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_7_fu_4546_p1));
    sh_amt_15_fu_4600_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_14_fu_4576_p2));
    sh_amt_16_fu_4746_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_8_fu_4716_p1));
    sh_amt_17_fu_4770_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_16_fu_4746_p2));
    sh_amt_18_fu_4916_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_9_fu_4886_p1));
    sh_amt_19_fu_4940_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_18_fu_4916_p2));
    sh_amt_1_fu_3410_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_fu_3386_p2));
    sh_amt_20_fu_5086_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_10_fu_5056_p1));
    sh_amt_21_fu_5110_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_20_fu_5086_p2));
    sh_amt_22_fu_5256_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_11_fu_5226_p1));
    sh_amt_23_fu_5280_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_22_fu_5256_p2));
    sh_amt_2_fu_3556_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_1_fu_3526_p1));
    sh_amt_3_fu_3580_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_2_fu_3556_p2));
    sh_amt_4_fu_3726_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_2_fu_3696_p1));
    sh_amt_5_fu_3750_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_4_fu_3726_p2));
    sh_amt_6_fu_3896_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_3_fu_3866_p1));
    sh_amt_7_fu_3920_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_6_fu_3896_p2));
    sh_amt_8_fu_4066_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_4_fu_4036_p1));
    sh_amt_9_fu_4090_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_8_fu_4066_p2));
    sh_amt_fu_3386_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_fu_3356_p1));
    shl_ln335_10_fu_6696_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_10_reg_8552),to_integer(unsigned('0' & sext_ln311_10cast_fu_6692_p1(17-1 downto 0)))));
    shl_ln335_11_fu_6825_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_11_reg_8602),to_integer(unsigned('0' & sext_ln311_11cast_fu_6821_p1(17-1 downto 0)))));
    shl_ln335_1_fu_5535_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_1_reg_8102),to_integer(unsigned('0' & sext_ln311_1cast_fu_5531_p1(17-1 downto 0)))));
    shl_ln335_2_fu_5664_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_2_reg_8152),to_integer(unsigned('0' & sext_ln311_2cast_fu_5660_p1(17-1 downto 0)))));
    shl_ln335_3_fu_5793_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_3_reg_8202),to_integer(unsigned('0' & sext_ln311_3cast_fu_5789_p1(17-1 downto 0)))));
    shl_ln335_4_fu_5922_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_4_reg_8252),to_integer(unsigned('0' & sext_ln311_4cast_fu_5918_p1(17-1 downto 0)))));
    shl_ln335_5_fu_6051_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_5_reg_8302),to_integer(unsigned('0' & sext_ln311_5cast_fu_6047_p1(17-1 downto 0)))));
    shl_ln335_6_fu_6180_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_6_reg_8352),to_integer(unsigned('0' & sext_ln311_6cast_fu_6176_p1(17-1 downto 0)))));
    shl_ln335_7_fu_6309_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_7_reg_8402),to_integer(unsigned('0' & sext_ln311_7cast_fu_6305_p1(17-1 downto 0)))));
    shl_ln335_8_fu_6438_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_8_reg_8452),to_integer(unsigned('0' & sext_ln311_8cast_fu_6434_p1(17-1 downto 0)))));
    shl_ln335_9_fu_6567_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_9_reg_8502),to_integer(unsigned('0' & sext_ln311_9cast_fu_6563_p1(17-1 downto 0)))));
    shl_ln335_fu_5406_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_reg_8052),to_integer(unsigned('0' & sext_ln311cast_fu_5402_p1(17-1 downto 0)))));
    ss_V_10_fu_2316_p2 <= std_logic_vector(unsigned(add_ln214_40_fu_2310_p2) + unsigned(zext_ln214_40_fu_2306_p1));
    ss_V_11_fu_2397_p2 <= std_logic_vector(unsigned(add_ln214_44_fu_2391_p2) + unsigned(zext_ln214_44_fu_2387_p1));
    ss_V_1_fu_1587_p2 <= std_logic_vector(unsigned(add_ln214_4_fu_1581_p2) + unsigned(zext_ln214_4_fu_1577_p1));
    ss_V_2_fu_1668_p2 <= std_logic_vector(unsigned(add_ln214_8_fu_1662_p2) + unsigned(zext_ln214_8_fu_1658_p1));
    ss_V_3_fu_1749_p2 <= std_logic_vector(unsigned(add_ln214_12_fu_1743_p2) + unsigned(zext_ln214_12_fu_1739_p1));
    ss_V_4_fu_1830_p2 <= std_logic_vector(unsigned(add_ln214_16_fu_1824_p2) + unsigned(zext_ln214_16_fu_1820_p1));
    ss_V_5_fu_1911_p2 <= std_logic_vector(unsigned(add_ln214_20_fu_1905_p2) + unsigned(zext_ln214_20_fu_1901_p1));
    ss_V_6_fu_1992_p2 <= std_logic_vector(unsigned(add_ln214_24_fu_1986_p2) + unsigned(zext_ln214_24_fu_1982_p1));
    ss_V_7_fu_2073_p2 <= std_logic_vector(unsigned(add_ln214_28_fu_2067_p2) + unsigned(zext_ln214_28_fu_2063_p1));
    ss_V_8_fu_2154_p2 <= std_logic_vector(unsigned(add_ln214_32_fu_2148_p2) + unsigned(zext_ln214_32_fu_2144_p1));
    ss_V_9_fu_2235_p2 <= std_logic_vector(unsigned(add_ln214_36_fu_2229_p2) + unsigned(zext_ln214_36_fu_2225_p1));
    ss_V_fu_1506_p2 <= std_logic_vector(unsigned(add_ln214_fu_1500_p2) + unsigned(zext_ln214_fu_1496_p1));
    sub_ln186_10_fu_2665_p2 <= std_logic_vector(unsigned(zext_ln1514_10_fu_2662_p1) - unsigned(nbins_s_q1));
    sub_ln186_11_fu_2688_p2 <= std_logic_vector(unsigned(zext_ln1514_11_fu_2685_p1) - unsigned(nbins_s_q0));
    sub_ln186_1_fu_2458_p2 <= std_logic_vector(unsigned(zext_ln1514_1_fu_2455_p1) - unsigned(nbins_s_q10));
    sub_ln186_2_fu_2481_p2 <= std_logic_vector(unsigned(zext_ln1514_2_fu_2478_p1) - unsigned(nbins_s_q9));
    sub_ln186_3_fu_2504_p2 <= std_logic_vector(unsigned(zext_ln1514_3_fu_2501_p1) - unsigned(nbins_s_q8));
    sub_ln186_4_fu_2527_p2 <= std_logic_vector(unsigned(zext_ln1514_4_fu_2524_p1) - unsigned(nbins_s_q7));
    sub_ln186_5_fu_2550_p2 <= std_logic_vector(unsigned(zext_ln1514_5_fu_2547_p1) - unsigned(nbins_s_q6));
    sub_ln186_6_fu_2573_p2 <= std_logic_vector(unsigned(zext_ln1514_6_fu_2570_p1) - unsigned(nbins_s_q5));
    sub_ln186_7_fu_2596_p2 <= std_logic_vector(unsigned(zext_ln1514_7_fu_2593_p1) - unsigned(nbins_s_q4));
    sub_ln186_8_fu_2619_p2 <= std_logic_vector(unsigned(zext_ln1514_8_fu_2616_p1) - unsigned(nbins_s_q3));
    sub_ln186_9_fu_2642_p2 <= std_logic_vector(unsigned(zext_ln1514_9_fu_2639_p1) - unsigned(nbins_s_q2));
    sub_ln186_fu_2435_p2 <= std_logic_vector(unsigned(zext_ln1514_fu_2432_p1) - unsigned(nbins_s_q11));
    sub_ln455_10_fu_6741_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_10_fu_6734_p3));
    sub_ln455_11_fu_6870_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_11_fu_6863_p3));
    sub_ln455_1_fu_5580_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_1_fu_5573_p3));
    sub_ln455_2_fu_5709_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_2_fu_5702_p3));
    sub_ln455_3_fu_5838_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_3_fu_5831_p3));
    sub_ln455_4_fu_5967_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_4_fu_5960_p3));
    sub_ln455_5_fu_6096_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_5_fu_6089_p3));
    sub_ln455_6_fu_6225_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_6_fu_6218_p3));
    sub_ln455_7_fu_6354_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_7_fu_6347_p3));
    sub_ln455_8_fu_6483_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_8_fu_6476_p3));
    sub_ln455_9_fu_6612_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_9_fu_6605_p3));
    sub_ln455_fu_5451_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_fu_5444_p3));
    timestamp_out <= timestamp_in_read_reg_7261_pp0_iter15_reg;
    tmp_14_fu_3809_p4 <= bitcast_ln102_3_fu_3806_p1(62 downto 52);
    tmp_19_fu_3979_p4 <= bitcast_ln102_4_fu_3976_p1(62 downto 52);
    tmp_24_fu_4149_p4 <= bitcast_ln102_5_fu_4146_p1(62 downto 52);
    tmp_29_fu_4319_p4 <= bitcast_ln102_6_fu_4316_p1(62 downto 52);
    tmp_34_fu_4489_p4 <= bitcast_ln102_7_fu_4486_p1(62 downto 52);
    tmp_39_fu_4659_p4 <= bitcast_ln102_8_fu_4656_p1(62 downto 52);
    tmp_3_fu_3299_p4 <= bitcast_ln102_fu_3296_p1(62 downto 52);
    tmp_44_fu_4829_p4 <= bitcast_ln102_9_fu_4826_p1(62 downto 52);
    tmp_49_fu_4999_p4 <= bitcast_ln102_10_fu_4996_p1(62 downto 52);
    tmp_54_fu_5169_p4 <= bitcast_ln102_11_fu_5166_p1(62 downto 52);
    tmp_9_fu_3639_p4 <= bitcast_ln102_2_fu_3636_p1(62 downto 52);
    tmp_fu_3469_p4 <= bitcast_ln102_1_fu_3466_p1(62 downto 52);
    trunc_ln102_10_fu_5009_p1 <= bitcast_ln102_10_fu_4996_p1(52 - 1 downto 0);
    trunc_ln102_11_fu_5179_p1 <= bitcast_ln102_11_fu_5166_p1(52 - 1 downto 0);
    trunc_ln102_1_fu_3479_p1 <= bitcast_ln102_1_fu_3466_p1(52 - 1 downto 0);
    trunc_ln102_2_fu_3649_p1 <= bitcast_ln102_2_fu_3636_p1(52 - 1 downto 0);
    trunc_ln102_3_fu_3819_p1 <= bitcast_ln102_3_fu_3806_p1(52 - 1 downto 0);
    trunc_ln102_4_fu_3989_p1 <= bitcast_ln102_4_fu_3976_p1(52 - 1 downto 0);
    trunc_ln102_5_fu_4159_p1 <= bitcast_ln102_5_fu_4146_p1(52 - 1 downto 0);
    trunc_ln102_6_fu_4329_p1 <= bitcast_ln102_6_fu_4316_p1(52 - 1 downto 0);
    trunc_ln102_7_fu_4499_p1 <= bitcast_ln102_7_fu_4486_p1(52 - 1 downto 0);
    trunc_ln102_8_fu_4669_p1 <= bitcast_ln102_8_fu_4656_p1(52 - 1 downto 0);
    trunc_ln102_9_fu_4839_p1 <= bitcast_ln102_9_fu_4826_p1(52 - 1 downto 0);
    trunc_ln102_fu_3309_p1 <= bitcast_ln102_fu_3296_p1(52 - 1 downto 0);
    trunc_ln1494_10_fu_2403_p4 <= FIFO_11(13 downto 12);
    trunc_ln1494_1_fu_1593_p4 <= FIFO_1(13 downto 12);
    trunc_ln1494_2_fu_1674_p4 <= FIFO_2(13 downto 12);
    trunc_ln1494_3_fu_1755_p4 <= FIFO_3(13 downto 12);
    trunc_ln1494_4_fu_1836_p4 <= FIFO_4(13 downto 12);
    trunc_ln1494_5_fu_1917_p4 <= FIFO_5(13 downto 12);
    trunc_ln1494_6_fu_1998_p4 <= FIFO_6(13 downto 12);
    trunc_ln1494_7_fu_2079_p4 <= FIFO_7(13 downto 12);
    trunc_ln1494_8_fu_2160_p4 <= FIFO_8(13 downto 12);
    trunc_ln1494_9_fu_2241_p4 <= FIFO_9(13 downto 12);
    trunc_ln1494_s_fu_2322_p4 <= FIFO_10(13 downto 12);
    trunc_ln1_fu_1512_p4 <= FIFO_0(13 downto 12);
    trunc_ln291_10_fu_5034_p1 <= reg_10_fu_5031_p1(63 - 1 downto 0);
    trunc_ln291_11_fu_5204_p1 <= reg_11_fu_5201_p1(63 - 1 downto 0);
    trunc_ln291_1_fu_3504_p1 <= reg_1_fu_3501_p1(63 - 1 downto 0);
    trunc_ln291_2_fu_3674_p1 <= reg_2_fu_3671_p1(63 - 1 downto 0);
    trunc_ln291_3_fu_3844_p1 <= reg_3_fu_3841_p1(63 - 1 downto 0);
    trunc_ln291_4_fu_4014_p1 <= reg_4_fu_4011_p1(63 - 1 downto 0);
    trunc_ln291_5_fu_4184_p1 <= reg_5_fu_4181_p1(63 - 1 downto 0);
    trunc_ln291_6_fu_4354_p1 <= reg_6_fu_4351_p1(63 - 1 downto 0);
    trunc_ln291_7_fu_4524_p1 <= reg_7_fu_4521_p1(63 - 1 downto 0);
    trunc_ln291_8_fu_4694_p1 <= reg_8_fu_4691_p1(63 - 1 downto 0);
    trunc_ln291_9_fu_4864_p1 <= reg_9_fu_4861_p1(63 - 1 downto 0);
    trunc_ln291_fu_3334_p1 <= reg_fu_3331_p1(63 - 1 downto 0);
    trunc_ln300_10_fu_5060_p1 <= reg_10_fu_5031_p1(52 - 1 downto 0);
    trunc_ln300_11_fu_5230_p1 <= reg_11_fu_5201_p1(52 - 1 downto 0);
    trunc_ln300_1_fu_3530_p1 <= reg_1_fu_3501_p1(52 - 1 downto 0);
    trunc_ln300_2_fu_3700_p1 <= reg_2_fu_3671_p1(52 - 1 downto 0);
    trunc_ln300_3_fu_3870_p1 <= reg_3_fu_3841_p1(52 - 1 downto 0);
    trunc_ln300_4_fu_4040_p1 <= reg_4_fu_4011_p1(52 - 1 downto 0);
    trunc_ln300_5_fu_4210_p1 <= reg_5_fu_4181_p1(52 - 1 downto 0);
    trunc_ln300_6_fu_4380_p1 <= reg_6_fu_4351_p1(52 - 1 downto 0);
    trunc_ln300_7_fu_4550_p1 <= reg_7_fu_4521_p1(52 - 1 downto 0);
    trunc_ln300_8_fu_4720_p1 <= reg_8_fu_4691_p1(52 - 1 downto 0);
    trunc_ln300_9_fu_4890_p1 <= reg_9_fu_4861_p1(52 - 1 downto 0);
    trunc_ln300_fu_3360_p1 <= reg_fu_3331_p1(52 - 1 downto 0);
    trunc_ln313_10_fu_5064_p1 <= reg_10_fu_5031_p1(17 - 1 downto 0);
    trunc_ln313_11_fu_5234_p1 <= reg_11_fu_5201_p1(17 - 1 downto 0);
    trunc_ln313_1_fu_3534_p1 <= reg_1_fu_3501_p1(17 - 1 downto 0);
    trunc_ln313_2_fu_3704_p1 <= reg_2_fu_3671_p1(17 - 1 downto 0);
    trunc_ln313_3_fu_3874_p1 <= reg_3_fu_3841_p1(17 - 1 downto 0);
    trunc_ln313_4_fu_4044_p1 <= reg_4_fu_4011_p1(17 - 1 downto 0);
    trunc_ln313_5_fu_4214_p1 <= reg_5_fu_4181_p1(17 - 1 downto 0);
    trunc_ln313_6_fu_4384_p1 <= reg_6_fu_4351_p1(17 - 1 downto 0);
    trunc_ln313_7_fu_4554_p1 <= reg_7_fu_4521_p1(17 - 1 downto 0);
    trunc_ln313_8_fu_4724_p1 <= reg_8_fu_4691_p1(17 - 1 downto 0);
    trunc_ln313_9_fu_4894_p1 <= reg_9_fu_4861_p1(17 - 1 downto 0);
    trunc_ln313_fu_3364_p1 <= reg_fu_3331_p1(17 - 1 downto 0);
    trunc_ln324_10_fu_5130_p1 <= lshr_ln317_10_fu_5124_p2(17 - 1 downto 0);
    trunc_ln324_11_fu_5300_p1 <= lshr_ln317_11_fu_5294_p2(17 - 1 downto 0);
    trunc_ln324_1_fu_3600_p1 <= lshr_ln317_1_fu_3594_p2(17 - 1 downto 0);
    trunc_ln324_2_fu_3770_p1 <= lshr_ln317_2_fu_3764_p2(17 - 1 downto 0);
    trunc_ln324_3_fu_3940_p1 <= lshr_ln317_3_fu_3934_p2(17 - 1 downto 0);
    trunc_ln324_4_fu_4110_p1 <= lshr_ln317_4_fu_4104_p2(17 - 1 downto 0);
    trunc_ln324_5_fu_4280_p1 <= lshr_ln317_5_fu_4274_p2(17 - 1 downto 0);
    trunc_ln324_6_fu_4450_p1 <= lshr_ln317_6_fu_4444_p2(17 - 1 downto 0);
    trunc_ln324_7_fu_4620_p1 <= lshr_ln317_7_fu_4614_p2(17 - 1 downto 0);
    trunc_ln324_8_fu_4790_p1 <= lshr_ln317_8_fu_4784_p2(17 - 1 downto 0);
    trunc_ln324_9_fu_4960_p1 <= lshr_ln317_9_fu_4954_p2(17 - 1 downto 0);
    trunc_ln324_fu_3430_p1 <= lshr_ln317_fu_3424_p2(17 - 1 downto 0);
    xor_ln308_10_fu_6724_p2 <= (icmp_ln308_10_reg_8558 xor ap_const_lv1_1);
    xor_ln308_11_fu_6853_p2 <= (icmp_ln308_11_reg_8608 xor ap_const_lv1_1);
    xor_ln308_1_fu_5563_p2 <= (icmp_ln308_1_reg_8108 xor ap_const_lv1_1);
    xor_ln308_2_fu_5692_p2 <= (icmp_ln308_2_reg_8158 xor ap_const_lv1_1);
    xor_ln308_3_fu_5821_p2 <= (icmp_ln308_3_reg_8208 xor ap_const_lv1_1);
    xor_ln308_4_fu_5950_p2 <= (icmp_ln308_4_reg_8258 xor ap_const_lv1_1);
    xor_ln308_5_fu_6079_p2 <= (icmp_ln308_5_reg_8308 xor ap_const_lv1_1);
    xor_ln308_6_fu_6208_p2 <= (icmp_ln308_6_reg_8358 xor ap_const_lv1_1);
    xor_ln308_7_fu_6337_p2 <= (icmp_ln308_7_reg_8408 xor ap_const_lv1_1);
    xor_ln308_8_fu_6466_p2 <= (icmp_ln308_8_reg_8458 xor ap_const_lv1_1);
    xor_ln308_9_fu_6595_p2 <= (icmp_ln308_9_reg_8508 xor ap_const_lv1_1);
    xor_ln308_fu_5434_p2 <= (icmp_ln308_reg_8058 xor ap_const_lv1_1);
    xor_ln312_10_fu_5140_p2 <= (or_ln312_10_fu_5134_p2 xor ap_const_lv1_1);
    xor_ln312_11_fu_5310_p2 <= (or_ln312_11_fu_5304_p2 xor ap_const_lv1_1);
    xor_ln312_1_fu_3610_p2 <= (or_ln312_1_fu_3604_p2 xor ap_const_lv1_1);
    xor_ln312_2_fu_3780_p2 <= (or_ln312_2_fu_3774_p2 xor ap_const_lv1_1);
    xor_ln312_3_fu_3950_p2 <= (or_ln312_3_fu_3944_p2 xor ap_const_lv1_1);
    xor_ln312_4_fu_4120_p2 <= (or_ln312_4_fu_4114_p2 xor ap_const_lv1_1);
    xor_ln312_5_fu_4290_p2 <= (or_ln312_5_fu_4284_p2 xor ap_const_lv1_1);
    xor_ln312_6_fu_4460_p2 <= (or_ln312_6_fu_4454_p2 xor ap_const_lv1_1);
    xor_ln312_7_fu_4630_p2 <= (or_ln312_7_fu_4624_p2 xor ap_const_lv1_1);
    xor_ln312_8_fu_4800_p2 <= (or_ln312_8_fu_4794_p2 xor ap_const_lv1_1);
    xor_ln312_9_fu_4970_p2 <= (or_ln312_9_fu_4964_p2 xor ap_const_lv1_1);
    xor_ln312_fu_3440_p2 <= (or_ln312_fu_3434_p2 xor ap_const_lv1_1);
    xor_ln314_10_fu_6705_p2 <= (or_ln314_10_fu_6701_p2 xor ap_const_lv1_1);
    xor_ln314_11_fu_6834_p2 <= (or_ln314_11_fu_6830_p2 xor ap_const_lv1_1);
    xor_ln314_1_fu_5544_p2 <= (or_ln314_1_fu_5540_p2 xor ap_const_lv1_1);
    xor_ln314_2_fu_5673_p2 <= (or_ln314_2_fu_5669_p2 xor ap_const_lv1_1);
    xor_ln314_3_fu_5802_p2 <= (or_ln314_3_fu_5798_p2 xor ap_const_lv1_1);
    xor_ln314_4_fu_5931_p2 <= (or_ln314_4_fu_5927_p2 xor ap_const_lv1_1);
    xor_ln314_5_fu_6060_p2 <= (or_ln314_5_fu_6056_p2 xor ap_const_lv1_1);
    xor_ln314_6_fu_6189_p2 <= (or_ln314_6_fu_6185_p2 xor ap_const_lv1_1);
    xor_ln314_7_fu_6318_p2 <= (or_ln314_7_fu_6314_p2 xor ap_const_lv1_1);
    xor_ln314_8_fu_6447_p2 <= (or_ln314_8_fu_6443_p2 xor ap_const_lv1_1);
    xor_ln314_9_fu_6576_p2 <= (or_ln314_9_fu_6572_p2 xor ap_const_lv1_1);
    xor_ln314_fu_5415_p2 <= (or_ln314_fu_5411_p2 xor ap_const_lv1_1);
    zext_ln1035_10_fu_1881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_15_fu_1875_p2),2));
    zext_ln1035_11_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_16_fu_1885_p2),2));
    zext_ln1035_12_fu_1962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_18_fu_1956_p2),2));
    zext_ln1035_13_fu_1972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_19_fu_1966_p2),2));
    zext_ln1035_14_fu_2043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_21_fu_2037_p2),2));
    zext_ln1035_15_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_22_fu_2047_p2),2));
    zext_ln1035_16_fu_2124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_24_fu_2118_p2),2));
    zext_ln1035_17_fu_2134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_25_fu_2128_p2),2));
    zext_ln1035_18_fu_2205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_27_fu_2199_p2),2));
    zext_ln1035_19_fu_2215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_28_fu_2209_p2),2));
    zext_ln1035_1_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_1_fu_1480_p2),2));
    zext_ln1035_20_fu_2286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_30_fu_2280_p2),2));
    zext_ln1035_21_fu_2296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_31_fu_2290_p2),2));
    zext_ln1035_22_fu_2367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_33_fu_2361_p2),2));
    zext_ln1035_23_fu_2377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_34_fu_2371_p2),2));
    zext_ln1035_2_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_3_fu_1551_p2),2));
    zext_ln1035_3_fu_1567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_4_fu_1561_p2),2));
    zext_ln1035_4_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_6_fu_1632_p2),2));
    zext_ln1035_5_fu_1648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_7_fu_1642_p2),2));
    zext_ln1035_6_fu_1719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_9_fu_1713_p2),2));
    zext_ln1035_7_fu_1729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_10_fu_1723_p2),2));
    zext_ln1035_8_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_12_fu_1794_p2),2));
    zext_ln1035_9_fu_1810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_13_fu_1804_p2),2));
    zext_ln1035_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_fu_1470_p2),2));
    zext_ln1496_10_fu_2927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_10_fu_2922_p2),15));
    zext_ln1496_11_fu_2944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_11_fu_2937_p3),15));
    zext_ln1496_12_fu_2968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_12_fu_2963_p2),15));
    zext_ln1496_13_fu_2985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_13_fu_2978_p3),15));
    zext_ln1496_14_fu_3009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_14_fu_3004_p2),15));
    zext_ln1496_15_fu_3026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_15_fu_3019_p3),15));
    zext_ln1496_16_fu_3050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_16_fu_3045_p2),15));
    zext_ln1496_17_fu_3067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_17_fu_3060_p3),15));
    zext_ln1496_18_fu_3091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_18_fu_3086_p2),15));
    zext_ln1496_19_fu_3108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_19_fu_3101_p3),15));
    zext_ln1496_1_fu_2739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_1_fu_2732_p3),15));
    zext_ln1496_20_fu_3132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_20_fu_3127_p2),15));
    zext_ln1496_21_fu_3149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_21_fu_3142_p3),15));
    zext_ln1496_22_fu_3173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_22_fu_3168_p2),15));
    zext_ln1496_23_fu_3190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_23_fu_3183_p3),15));
    zext_ln1496_2_fu_2763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_2_fu_2758_p2),15));
    zext_ln1496_3_fu_2780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_3_fu_2773_p3),15));
    zext_ln1496_4_fu_2804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_4_fu_2799_p2),15));
    zext_ln1496_5_fu_2821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_5_fu_2814_p3),15));
    zext_ln1496_6_fu_2845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_6_fu_2840_p2),15));
    zext_ln1496_7_fu_2862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_7_fu_2855_p3),15));
    zext_ln1496_8_fu_2886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_8_fu_2881_p2),15));
    zext_ln1496_9_fu_2903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_9_fu_2896_p3),15));
    zext_ln1496_fu_2722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_fu_2717_p2),15));
    zext_ln1514_10_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_58_reg_7221),7));
    zext_ln1514_11_fu_2685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_59_reg_7241),7));
    zext_ln1514_1_fu_2455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_49_reg_7041),7));
    zext_ln1514_2_fu_2478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_50_reg_7061),7));
    zext_ln1514_3_fu_2501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_51_reg_7081),7));
    zext_ln1514_4_fu_2524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_52_reg_7101),7));
    zext_ln1514_5_fu_2547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_53_reg_7121),7));
    zext_ln1514_6_fu_2570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_54_reg_7141),7));
    zext_ln1514_7_fu_2593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_55_reg_7161),7));
    zext_ln1514_8_fu_2616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_56_reg_7181),7));
    zext_ln1514_9_fu_2639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_57_reg_7201),7));
    zext_ln1514_fu_2432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_48_reg_7021),7));
    zext_ln186_10_fu_3118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_9_reg_7486_pp0_iter3_reg),14));
    zext_ln186_11_fu_3159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_10_reg_7506_pp0_iter3_reg),14));
    zext_ln186_1_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_2_reg_7306_pp0_iter3_reg),14));
    zext_ln186_2_fu_2790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_4_reg_7326_pp0_iter3_reg),14));
    zext_ln186_3_fu_2831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_6_reg_7346_pp0_iter3_reg),14));
    zext_ln186_4_fu_2872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_8_reg_7366_pp0_iter3_reg),14));
    zext_ln186_5_fu_2913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_s_reg_7386_pp0_iter3_reg),14));
    zext_ln186_6_fu_2954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_1_reg_7406_pp0_iter3_reg),14));
    zext_ln186_7_fu_2995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_3_reg_7426_pp0_iter3_reg),14));
    zext_ln186_8_fu_3036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_5_reg_7446_pp0_iter3_reg),14));
    zext_ln186_9_fu_3077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_7_reg_7466_pp0_iter3_reg),14));
    zext_ln186_fu_2708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_7286_pp0_iter3_reg),14));
    zext_ln214_10_fu_5613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_7_fu_5608_p2),2));
    zext_ln214_11_fu_5622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_8_fu_5617_p2),2));
    zext_ln214_12_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_11_fu_1733_p2),2));
    zext_ln214_13_fu_5733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_9_fu_5728_p2),2));
    zext_ln214_14_fu_5742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_10_fu_5737_p2),2));
    zext_ln214_15_fu_5751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_11_fu_5746_p2),2));
    zext_ln214_16_fu_1820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_14_fu_1814_p2),2));
    zext_ln214_17_fu_5862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_12_fu_5857_p2),2));
    zext_ln214_18_fu_5871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_13_fu_5866_p2),2));
    zext_ln214_19_fu_5880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_14_fu_5875_p2),2));
    zext_ln214_1_fu_5346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_fu_5341_p2),2));
    zext_ln214_20_fu_1901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_17_fu_1895_p2),2));
    zext_ln214_21_fu_5991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_15_fu_5986_p2),2));
    zext_ln214_22_fu_6000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_16_fu_5995_p2),2));
    zext_ln214_23_fu_6009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_17_fu_6004_p2),2));
    zext_ln214_24_fu_1982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_20_fu_1976_p2),2));
    zext_ln214_25_fu_6120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_18_fu_6115_p2),2));
    zext_ln214_26_fu_6129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_19_fu_6124_p2),2));
    zext_ln214_27_fu_6138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_20_fu_6133_p2),2));
    zext_ln214_28_fu_2063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_23_fu_2057_p2),2));
    zext_ln214_29_fu_6249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_21_fu_6244_p2),2));
    zext_ln214_2_fu_5355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_1_fu_5350_p2),2));
    zext_ln214_30_fu_6258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_22_fu_6253_p2),2));
    zext_ln214_31_fu_6267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_23_fu_6262_p2),2));
    zext_ln214_32_fu_2144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_26_fu_2138_p2),2));
    zext_ln214_33_fu_6378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_24_fu_6373_p2),2));
    zext_ln214_34_fu_6387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_25_fu_6382_p2),2));
    zext_ln214_35_fu_6396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_26_fu_6391_p2),2));
    zext_ln214_36_fu_2225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_29_fu_2219_p2),2));
    zext_ln214_37_fu_6507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_27_fu_6502_p2),2));
    zext_ln214_38_fu_6516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_28_fu_6511_p2),2));
    zext_ln214_39_fu_6525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_29_fu_6520_p2),2));
    zext_ln214_3_fu_5364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_2_fu_5359_p2),2));
    zext_ln214_40_fu_2306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_32_fu_2300_p2),2));
    zext_ln214_41_fu_6636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_30_fu_6631_p2),2));
    zext_ln214_42_fu_6645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_31_fu_6640_p2),2));
    zext_ln214_43_fu_6654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_32_fu_6649_p2),2));
    zext_ln214_44_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_35_fu_2381_p2),2));
    zext_ln214_45_fu_6765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_33_fu_6760_p2),2));
    zext_ln214_46_fu_6774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_34_fu_6769_p2),2));
    zext_ln214_47_fu_6783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_35_fu_6778_p2),2));
    zext_ln214_4_fu_1577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_5_fu_1571_p2),2));
    zext_ln214_5_fu_5475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_3_fu_5470_p2),2));
    zext_ln214_6_fu_5484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_4_fu_5479_p2),2));
    zext_ln214_7_fu_5493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_5_fu_5488_p2),2));
    zext_ln214_8_fu_1658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_8_fu_1652_p2),2));
    zext_ln214_9_fu_5604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln105_6_fu_5599_p2),2));
    zext_ln214_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_2_fu_1490_p2),2));
    zext_ln296_10_fu_5056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_10_fu_5046_p4),12));
    zext_ln296_11_fu_5226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_11_fu_5216_p4),12));
    zext_ln296_1_fu_3526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_3516_p4),12));
    zext_ln296_2_fu_3696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_2_fu_3686_p4),12));
    zext_ln296_3_fu_3866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_3_fu_3856_p4),12));
    zext_ln296_4_fu_4036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_4_fu_4026_p4),12));
    zext_ln296_5_fu_4206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_5_fu_4196_p4),12));
    zext_ln296_6_fu_4376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_6_fu_4366_p4),12));
    zext_ln296_7_fu_4546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_7_fu_4536_p4),12));
    zext_ln296_8_fu_4716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_8_fu_4706_p4),12));
    zext_ln296_9_fu_4886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_9_fu_4876_p4),12));
    zext_ln296_fu_3356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_3346_p4),12));
    zext_ln305_10_fu_5076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_5068_p3),54));
    zext_ln305_11_fu_5246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_5238_p3),54));
    zext_ln305_1_fu_3546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_3538_p3),54));
    zext_ln305_2_fu_3716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_3708_p3),54));
    zext_ln305_3_fu_3886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_3878_p3),54));
    zext_ln305_4_fu_4056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_4048_p3),54));
    zext_ln305_5_fu_4226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_4218_p3),54));
    zext_ln305_6_fu_4396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_4388_p3),54));
    zext_ln305_7_fu_4566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_4558_p3),54));
    zext_ln305_8_fu_4736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_4728_p3),54));
    zext_ln305_9_fu_4906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_4898_p3),54));
    zext_ln305_fu_3376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_3368_p3),54));
    zext_ln317_10_fu_5120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_10_fu_5116_p1),54));
    zext_ln317_11_fu_5290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_11_fu_5286_p1),54));
    zext_ln317_1_fu_3590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_1_fu_3586_p1),54));
    zext_ln317_2_fu_3760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_2_fu_3756_p1),54));
    zext_ln317_3_fu_3930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_3_fu_3926_p1),54));
    zext_ln317_4_fu_4100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_4_fu_4096_p1),54));
    zext_ln317_5_fu_4270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_5_fu_4266_p1),54));
    zext_ln317_6_fu_4440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_6_fu_4436_p1),54));
    zext_ln317_7_fu_4610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_7_fu_4606_p1),54));
    zext_ln317_8_fu_4780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_8_fu_4776_p1),54));
    zext_ln317_9_fu_4950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_9_fu_4946_p1),54));
    zext_ln317_fu_3420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_fu_3416_p1),54));
    zext_ln541_10_fu_2346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_10_fu_2316_p2),64));
    zext_ln541_11_fu_2427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_11_fu_2397_p2),64));
    zext_ln541_12_fu_1530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_1522_p3),64));
    zext_ln541_13_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_4_fu_1603_p3),64));
    zext_ln541_14_fu_1692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_8_fu_1684_p3),64));
    zext_ln541_15_fu_1773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_13_fu_1765_p3),64));
    zext_ln541_16_fu_1854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_17_fu_1846_p3),64));
    zext_ln541_17_fu_1935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_21_fu_1927_p3),64));
    zext_ln541_18_fu_2016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_2008_p3),64));
    zext_ln541_19_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_29_fu_2089_p3),64));
    zext_ln541_1_fu_1617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_1_fu_1587_p2),64));
    zext_ln541_20_fu_2178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_33_fu_2170_p3),64));
    zext_ln541_21_fu_2259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_37_fu_2251_p3),64));
    zext_ln541_22_fu_2340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_41_fu_2332_p3),64));
    zext_ln541_23_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_45_fu_2413_p3),64));
    zext_ln541_2_fu_1698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_2_fu_1668_p2),64));
    zext_ln541_3_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_3_fu_1749_p2),64));
    zext_ln541_4_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_4_fu_1830_p2),64));
    zext_ln541_5_fu_1941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_5_fu_1911_p2),64));
    zext_ln541_6_fu_2022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_6_fu_1992_p2),64));
    zext_ln541_7_fu_2103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_7_fu_2073_p2),64));
    zext_ln541_8_fu_2184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_8_fu_2154_p2),64));
    zext_ln541_9_fu_2265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_9_fu_2235_p2),64));
    zext_ln541_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_fu_1506_p2),64));
end behav;
