{"version":"1.1.0","info":[["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/alu.sv",[[[[[["alu",[[4,0],[11,2]],[[4,7],[4,10]],[],["module"]],[34,9]],[[["ALUSel_i",[[5,2],[5,26]],[[5,18],[5,26]],["alu"],["port","alu_sel_e"]],["alu_operand1_i",[[6,2],[6,45]],[[6,31],[6,45]],["alu"],["port","logic"]],["alu_operand2_i",[[7,2],[7,45]],[[7,31],[7,45]],["alu"],["port","logic"]],["alu_result_o",[[9,2],[9,44]],[[9,32],[9,44]],["alu"],["port","logic"]],["alu_zeroFlag_o",[[10,2],[10,29]],[[10,15],[10,29]],["alu"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/execute_stage.sv",[[],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/header/defines.sv",[[[[[["defines",[[1,0],[1,16]],[[1,8],[1,15]],[],["package"]],[20,10]],[[["DATA_WIDTH",[[3,2],[3,29]],[[3,13],[3,23]],["defines"],["localparam"]],["ALU_ADD",[[6,4],[6,11]],[[6,4],[6,11]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_SUB",[[7,4],[7,11]],[[7,4],[7,11]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_AND",[[8,4],[8,11]],[[8,4],[8,11]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_XOR",[[9,4],[9,11]],[[9,4],[9,11]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_OR",[[10,4],[10,10]],[[10,4],[10,10]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_SLL",[[11,4],[11,11]],[[11,4],[11,11]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_SRL",[[12,4],[12,11]],[[12,4],[12,11]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_SRA",[[13,4],[13,11]],[[13,4],[13,11]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_SLT",[[14,4],[14,11]],[[14,4],[14,11]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_SLTU",[[15,4],[15,12]],[[15,4],[15,12]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_PASS_B",[[16,4],[16,14]],[[16,4],[16,14]],["defines"],["enum_member","#AnonymousEnum0"]],["ALU_X",[[17,4],[17,9]],[[17,4],[17,9]],["defines"],["enum_member","#AnonymousEnum0"]],["alu_sel_e",[[5,2],[18,14]],[[18,4],[18,13]],["defines"],["typedef","#AnonymousEnum0"]]]]]]],[],0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/3.Execute_Stage/tb_alu.sv",[[[[[["tb_alu",[[4,0],[4,14]],[[4,7],[4,13]],[],["module"]],[94,9]],[[["CLK_PERIOD",[[6,2],[6,29]],[[6,13],[6,23]],["tb_alu"],["localparam"]],["clk",[[8,2],[8,11]],[[8,8],[8,11]],["tb_alu"],["variable","logic"]],["ALUSel_i",[[10,2],[10,20]],[[10,12],[10,20]],["tb_alu"],["variable","alu_sel_e"]],["alu_operand1_i",[[11,2],[11,39]],[[11,25],[11,39]],["tb_alu"],["variable","logic"]],["alu_operand2_i",[[12,2],[12,39]],[[12,25],[12,39]],["tb_alu"],["variable","logic"]],["alu_result_o",[[13,2],[13,37]],[[13,25],[13,37]],["tb_alu"],["variable","logic"]],["alu_zeroFlag_o",[[14,2],[14,22]],[[14,8],[14,22]],["tb_alu"],["variable","logic"]],["dut",[[16,2],[22,3]],[[16,6],[16,9]],["tb_alu"],["instance","alu"]]],[],[[[["test",[[29,2],[36,5]],[[29,17],[29,21]],["tb_alu"],["task"]],[56,8]],[[["ALUSel_t",[[30,4],[30,28]],[[30,20],[30,28]],["tb_alu","test"],["port","alu_sel_e"]],["operand1_t",[[31,4],[31,43]],[[31,33],[31,43]],["tb_alu","test"],["port","logic"]],["operand2_t",[[32,4],[32,43]],[[32,33],[32,43]],["tb_alu","test"],["port","logic"]],["expected_result",[[33,4],[33,48]],[[33,33],[33,48]],["tb_alu","test"],["port","logic"]],["expected_zeroFlag",[[34,4],[34,33]],[[34,16],[34,33]],["tb_alu","test"],["port","logic"]],["operation_name",[[35,4],[35,31]],[[35,17],[35,31]],["tb_alu","test"],["port","string"]]]]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim/glbl.v",[[[[[["glbl",[[5,0],[5,15]],[[5,7],[5,11]],[],["module"]],[83,6]],[[["ROC_WIDTH",[[7,4],[7,33]],[[7,14],[7,23]],["glbl"],["parameter"]],["TOC_WIDTH",[[8,4],[8,28]],[[8,14],[8,23]],["glbl"],["parameter"]],["GRES_WIDTH",[[9,4],[9,33]],[[9,14],[9,24]],["glbl"],["parameter"]],["GRES_START",[[10,4],[10,33]],[[10,14],[10,24]],["glbl"],["parameter"]],["GSR",[[13,4],[13,12]],[[13,9],[13,12]],["glbl"],["variable","wire"]],["GTS",[[14,4],[14,12]],[[14,9],[14,12]],["glbl"],["variable","wire"]],["GWE",[[15,4],[15,12]],[[15,9],[15,12]],["glbl"],["variable","wire"]],["PRLD",[[16,4],[16,13]],[[16,9],[16,13]],["glbl"],["variable","wire"]],["GRESTORE",[[17,4],[17,17]],[[17,9],[17,17]],["glbl"],["variable","wire"]],["p_up_tmp",[[18,4],[18,17]],[[18,9],[18,17]],["glbl"],["variable","tri1"]],["PLL_LOCKG",[[19,4],[19,45]],[[19,25],[19,34]],["glbl"],["variable","tri"]],["PROGB_GLBL",[[21,4],[21,19]],[[21,9],[21,19]],["glbl"],["variable","wire"]],["CCLKO_GLBL",[[22,4],[22,19]],[[22,9],[22,19]],["glbl"],["variable","wire"]],["FCSBO_GLBL",[[23,4],[23,19]],[[23,9],[23,19]],["glbl"],["variable","wire"]],["DO_GLBL",[[24,4],[24,22]],[[24,15],[24,22]],["glbl"],["variable","wire"]],["DI_GLBL",[[25,4],[25,22]],[[25,15],[25,22]],["glbl"],["variable","wire"]],["GSR_int",[[27,4],[27,15]],[[27,8],[27,15]],["glbl"],["variable","reg"]],["GTS_int",[[28,4],[28,15]],[[28,8],[28,15]],["glbl"],["variable","reg"]],["PRLD_int",[[29,4],[29,16]],[[29,8],[29,16]],["glbl"],["variable","reg"]],["GRESTORE_int",[[30,4],[30,20]],[[30,8],[30,20]],["glbl"],["variable","reg"]],["JTAG_TDO_GLBL",[[33,4],[33,22]],[[33,9],[33,22]],["glbl"],["variable","wire"]],["JTAG_TCK_GLBL",[[34,4],[34,22]],[[34,9],[34,22]],["glbl"],["variable","wire"]],["JTAG_TDI_GLBL",[[35,4],[35,22]],[[35,9],[35,22]],["glbl"],["variable","wire"]],["JTAG_TMS_GLBL",[[36,4],[36,22]],[[36,9],[36,22]],["glbl"],["variable","wire"]],["JTAG_TRST_GLBL",[[37,4],[37,23]],[[37,9],[37,23]],["glbl"],["variable","wire"]],["JTAG_CAPTURE_GLBL",[[39,4],[39,25]],[[39,8],[39,25]],["glbl"],["variable","reg"]],["JTAG_RESET_GLBL",[[40,4],[40,23]],[[40,8],[40,23]],["glbl"],["variable","reg"]],["JTAG_SHIFT_GLBL",[[41,4],[41,23]],[[41,8],[41,23]],["glbl"],["variable","reg"]],["JTAG_UPDATE_GLBL",[[42,4],[42,24]],[[42,8],[42,24]],["glbl"],["variable","reg"]],["JTAG_RUNTEST_GLBL",[[43,4],[43,25]],[[43,8],[43,25]],["glbl"],["variable","reg"]],["JTAG_SEL1_GLBL",[[45,4],[45,26]],[[45,8],[45,22]],["glbl"],["variable","reg"]],["JTAG_SEL2_GLBL",[[46,4],[46,26]],[[46,8],[46,22]],["glbl"],["variable","reg"]],["JTAG_SEL3_GLBL",[[47,4],[47,26]],[[47,8],[47,22]],["glbl"],["variable","reg"]],["JTAG_SEL4_GLBL",[[48,4],[48,26]],[[48,8],[48,22]],["glbl"],["variable","reg"]],["JTAG_USER_TDO1_GLBL",[[50,4],[50,34]],[[50,8],[50,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO2_GLBL",[[51,4],[51,34]],[[51,8],[51,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO3_GLBL",[[52,4],[52,34]],[[52,8],[52,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO4_GLBL",[[53,4],[53,34]],[[53,8],[53,27]],["glbl"],["variable","reg"]]]]]],null,null,null,[["GLBL",[[2,0],[3,0]],[[2,8],[2,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/alu_control_unit.sv",[[],null,0]]]}