ARM GAS  /tmp/cc3qZdm5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cc3qZdm5.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** 
  61:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32l4xx_hal_msp.c ****                                         /**
  63:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32l4xx_hal_msp.c ****   */
  65:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32l4xx_hal_msp.c **** 
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40              		.loc 1 71 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
ARM GAS  /tmp/cc3qZdm5.s 			page 3


  45              		.loc 1 71 3 view .LVU4
  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 71 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 72 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 72 3 view .LVU8
  56              		.loc 1 72 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 72 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 72 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 79 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_TIM_PWM_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_TIM_PWM_MspInit:
  90              	.LVL0:
  91              	.LFB133:
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c **** /**
  82:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
  83:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/cc3qZdm5.s 			page 4


  84:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
  85:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32l4xx_hal_msp.c **** */
  87:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
  88:Core/Src/stm32l4xx_hal_msp.c **** {
  92              		.loc 1 88 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  97              		.loc 1 88 1 is_stmt 0 view .LVU15
  98 0000 82B0     		sub	sp, sp, #8
  99              	.LCFI2:
 100              		.cfi_def_cfa_offset 8
  89:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 101              		.loc 1 89 3 is_stmt 1 view .LVU16
 102              		.loc 1 89 14 is_stmt 0 view .LVU17
 103 0002 0368     		ldr	r3, [r0]
 104              		.loc 1 89 5 view .LVU18
 105 0004 0F4A     		ldr	r2, .L11
 106 0006 9342     		cmp	r3, r2
 107 0008 04D0     		beq	.L9
  90:Core/Src/stm32l4xx_hal_msp.c ****   {
  91:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  92:Core/Src/stm32l4xx_hal_msp.c **** 
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
  99:Core/Src/stm32l4xx_hal_msp.c ****   }
 100:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM2)
 108              		.loc 1 100 8 is_stmt 1 view .LVU19
 109              		.loc 1 100 10 is_stmt 0 view .LVU20
 110 000a B3F1804F 		cmp	r3, #1073741824
 111 000e 0CD0     		beq	.L10
 112              	.L5:
 101:Core/Src/stm32l4xx_hal_msp.c ****   {
 102:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 103:Core/Src/stm32l4xx_hal_msp.c **** 
 104:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 105:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 107:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 108:Core/Src/stm32l4xx_hal_msp.c **** 
 109:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 110:Core/Src/stm32l4xx_hal_msp.c ****   }
 111:Core/Src/stm32l4xx_hal_msp.c **** 
 112:Core/Src/stm32l4xx_hal_msp.c **** }
 113              		.loc 1 112 1 view .LVU21
 114 0010 02B0     		add	sp, sp, #8
 115              	.LCFI3:
 116              		.cfi_remember_state
 117              		.cfi_def_cfa_offset 0
 118              		@ sp needed
 119 0012 7047     		bx	lr
ARM GAS  /tmp/cc3qZdm5.s 			page 5


 120              	.L9:
 121              	.LCFI4:
 122              		.cfi_restore_state
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 123              		.loc 1 95 5 is_stmt 1 view .LVU22
 124              	.LBB4:
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 125              		.loc 1 95 5 view .LVU23
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 126              		.loc 1 95 5 view .LVU24
 127 0014 0C4B     		ldr	r3, .L11+4
 128 0016 1A6E     		ldr	r2, [r3, #96]
 129 0018 42F40062 		orr	r2, r2, #2048
 130 001c 1A66     		str	r2, [r3, #96]
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 131              		.loc 1 95 5 view .LVU25
 132 001e 1B6E     		ldr	r3, [r3, #96]
 133 0020 03F40063 		and	r3, r3, #2048
 134 0024 0093     		str	r3, [sp]
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 135              		.loc 1 95 5 view .LVU26
 136 0026 009B     		ldr	r3, [sp]
 137              	.LBE4:
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 138              		.loc 1 95 5 view .LVU27
 139 0028 F2E7     		b	.L5
 140              	.L10:
 106:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 141              		.loc 1 106 5 view .LVU28
 142              	.LBB5:
 106:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 143              		.loc 1 106 5 view .LVU29
 106:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 144              		.loc 1 106 5 view .LVU30
 145 002a 03F50433 		add	r3, r3, #135168
 146 002e 9A6D     		ldr	r2, [r3, #88]
 147 0030 42F00102 		orr	r2, r2, #1
 148 0034 9A65     		str	r2, [r3, #88]
 106:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 149              		.loc 1 106 5 view .LVU31
 150 0036 9B6D     		ldr	r3, [r3, #88]
 151 0038 03F00103 		and	r3, r3, #1
 152 003c 0193     		str	r3, [sp, #4]
 106:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 153              		.loc 1 106 5 view .LVU32
 154 003e 019B     		ldr	r3, [sp, #4]
 155              	.LBE5:
 106:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 156              		.loc 1 106 5 view .LVU33
 157              		.loc 1 112 1 is_stmt 0 view .LVU34
 158 0040 E6E7     		b	.L5
 159              	.L12:
 160 0042 00BF     		.align	2
 161              	.L11:
 162 0044 002C0140 		.word	1073818624
 163 0048 00100240 		.word	1073876992
 164              		.cfi_endproc
ARM GAS  /tmp/cc3qZdm5.s 			page 6


 165              	.LFE133:
 167              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 168              		.align	1
 169              		.global	HAL_TIM_MspPostInit
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 173              		.fpu fpv4-sp-d16
 175              	HAL_TIM_MspPostInit:
 176              	.LVL1:
 177              	.LFB134:
 113:Core/Src/stm32l4xx_hal_msp.c **** 
 114:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 115:Core/Src/stm32l4xx_hal_msp.c **** {
 178              		.loc 1 115 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 32
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              		.loc 1 115 1 is_stmt 0 view .LVU36
 183 0000 00B5     		push	{lr}
 184              	.LCFI5:
 185              		.cfi_def_cfa_offset 4
 186              		.cfi_offset 14, -4
 187 0002 89B0     		sub	sp, sp, #36
 188              	.LCFI6:
 189              		.cfi_def_cfa_offset 40
 116:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 190              		.loc 1 116 3 is_stmt 1 view .LVU37
 191              		.loc 1 116 20 is_stmt 0 view .LVU38
 192 0004 0023     		movs	r3, #0
 193 0006 0393     		str	r3, [sp, #12]
 194 0008 0493     		str	r3, [sp, #16]
 195 000a 0593     		str	r3, [sp, #20]
 196 000c 0693     		str	r3, [sp, #24]
 197 000e 0793     		str	r3, [sp, #28]
 117:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 198              		.loc 1 117 3 is_stmt 1 view .LVU39
 199              		.loc 1 117 10 is_stmt 0 view .LVU40
 200 0010 0368     		ldr	r3, [r0]
 201              		.loc 1 117 5 view .LVU41
 202 0012 1B4A     		ldr	r2, .L19
 203 0014 9342     		cmp	r3, r2
 204 0016 05D0     		beq	.L17
 118:Core/Src/stm32l4xx_hal_msp.c ****   {
 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 122:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 123:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 124:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 125:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 126:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 127:Core/Src/stm32l4xx_hal_msp.c ****     */
 128:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 129:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 130:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 131:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/cc3qZdm5.s 			page 7


 132:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 133:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 134:Core/Src/stm32l4xx_hal_msp.c **** 
 135:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 136:Core/Src/stm32l4xx_hal_msp.c **** 
 137:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 138:Core/Src/stm32l4xx_hal_msp.c ****   }
 139:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim->Instance==TIM2)
 205              		.loc 1 139 8 is_stmt 1 view .LVU42
 206              		.loc 1 139 10 is_stmt 0 view .LVU43
 207 0018 B3F1804F 		cmp	r3, #1073741824
 208 001c 19D0     		beq	.L18
 209              	.LVL2:
 210              	.L13:
 140:Core/Src/stm32l4xx_hal_msp.c ****   {
 141:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 143:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 147:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 148:Core/Src/stm32l4xx_hal_msp.c ****     */
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = BUZZER_Pin;
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 153:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 154:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 156:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 158:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 159:Core/Src/stm32l4xx_hal_msp.c ****   }
 160:Core/Src/stm32l4xx_hal_msp.c **** 
 161:Core/Src/stm32l4xx_hal_msp.c **** }
 211              		.loc 1 161 1 view .LVU44
 212 001e 09B0     		add	sp, sp, #36
 213              	.LCFI7:
 214              		.cfi_remember_state
 215              		.cfi_def_cfa_offset 4
 216              		@ sp needed
 217 0020 5DF804FB 		ldr	pc, [sp], #4
 218              	.LVL3:
 219              	.L17:
 220              	.LCFI8:
 221              		.cfi_restore_state
 122:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 222              		.loc 1 122 5 is_stmt 1 view .LVU45
 223              	.LBB6:
 122:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 224              		.loc 1 122 5 view .LVU46
 122:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 225              		.loc 1 122 5 view .LVU47
 226 0024 174B     		ldr	r3, .L19+4
 227 0026 DA6C     		ldr	r2, [r3, #76]
 228 0028 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/cc3qZdm5.s 			page 8


 229 002c DA64     		str	r2, [r3, #76]
 122:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 230              		.loc 1 122 5 view .LVU48
 231 002e DB6C     		ldr	r3, [r3, #76]
 232 0030 03F00103 		and	r3, r3, #1
 233 0034 0193     		str	r3, [sp, #4]
 122:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 234              		.loc 1 122 5 view .LVU49
 235 0036 019B     		ldr	r3, [sp, #4]
 236              	.LBE6:
 122:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 237              		.loc 1 122 5 view .LVU50
 128:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 238              		.loc 1 128 5 view .LVU51
 128:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 239              		.loc 1 128 25 is_stmt 0 view .LVU52
 240 0038 4FF4E063 		mov	r3, #1792
 241 003c 0393     		str	r3, [sp, #12]
 129:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 242              		.loc 1 129 5 is_stmt 1 view .LVU53
 129:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 129 26 is_stmt 0 view .LVU54
 244 003e 0223     		movs	r3, #2
 245 0040 0493     		str	r3, [sp, #16]
 130:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 246              		.loc 1 130 5 is_stmt 1 view .LVU55
 131:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 247              		.loc 1 131 5 view .LVU56
 132:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 248              		.loc 1 132 5 view .LVU57
 132:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 249              		.loc 1 132 31 is_stmt 0 view .LVU58
 250 0042 0123     		movs	r3, #1
 251 0044 0793     		str	r3, [sp, #28]
 133:Core/Src/stm32l4xx_hal_msp.c **** 
 252              		.loc 1 133 5 is_stmt 1 view .LVU59
 253 0046 03A9     		add	r1, sp, #12
 254 0048 4FF09040 		mov	r0, #1207959552
 255              	.LVL4:
 133:Core/Src/stm32l4xx_hal_msp.c **** 
 256              		.loc 1 133 5 is_stmt 0 view .LVU60
 257 004c FFF7FEFF 		bl	HAL_GPIO_Init
 258              	.LVL5:
 259 0050 E5E7     		b	.L13
 260              	.LVL6:
 261              	.L18:
 145:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 262              		.loc 1 145 5 is_stmt 1 view .LVU61
 263              	.LBB7:
 145:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 264              		.loc 1 145 5 view .LVU62
 145:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 265              		.loc 1 145 5 view .LVU63
 266 0052 03F50433 		add	r3, r3, #135168
 267 0056 DA6C     		ldr	r2, [r3, #76]
 268 0058 42F00102 		orr	r2, r2, #1
 269 005c DA64     		str	r2, [r3, #76]
ARM GAS  /tmp/cc3qZdm5.s 			page 9


 145:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 270              		.loc 1 145 5 view .LVU64
 271 005e DB6C     		ldr	r3, [r3, #76]
 272 0060 03F00103 		and	r3, r3, #1
 273 0064 0293     		str	r3, [sp, #8]
 145:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 274              		.loc 1 145 5 view .LVU65
 275 0066 029B     		ldr	r3, [sp, #8]
 276              	.LBE7:
 145:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 277              		.loc 1 145 5 view .LVU66
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 278              		.loc 1 149 5 view .LVU67
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279              		.loc 1 149 25 is_stmt 0 view .LVU68
 280 0068 0223     		movs	r3, #2
 281 006a 0393     		str	r3, [sp, #12]
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 282              		.loc 1 150 5 is_stmt 1 view .LVU69
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 283              		.loc 1 150 26 is_stmt 0 view .LVU70
 284 006c 0493     		str	r3, [sp, #16]
 151:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 285              		.loc 1 151 5 is_stmt 1 view .LVU71
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 286              		.loc 1 152 5 view .LVU72
 153:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 287              		.loc 1 153 5 view .LVU73
 153:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 288              		.loc 1 153 31 is_stmt 0 view .LVU74
 289 006e 0123     		movs	r3, #1
 290 0070 0793     		str	r3, [sp, #28]
 154:Core/Src/stm32l4xx_hal_msp.c **** 
 291              		.loc 1 154 5 is_stmt 1 view .LVU75
 292 0072 03A9     		add	r1, sp, #12
 293 0074 4FF09040 		mov	r0, #1207959552
 294              	.LVL7:
 154:Core/Src/stm32l4xx_hal_msp.c **** 
 295              		.loc 1 154 5 is_stmt 0 view .LVU76
 296 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 297              	.LVL8:
 298              		.loc 1 161 1 view .LVU77
 299 007c CFE7     		b	.L13
 300              	.L20:
 301 007e 00BF     		.align	2
 302              	.L19:
 303 0080 002C0140 		.word	1073818624
 304 0084 00100240 		.word	1073876992
 305              		.cfi_endproc
 306              	.LFE134:
 308              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 309              		.align	1
 310              		.global	HAL_TIM_PWM_MspDeInit
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc3qZdm5.s 			page 10


 316              	HAL_TIM_PWM_MspDeInit:
 317              	.LVL9:
 318              	.LFB135:
 162:Core/Src/stm32l4xx_hal_msp.c **** /**
 163:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 164:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 166:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 167:Core/Src/stm32l4xx_hal_msp.c **** */
 168:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 169:Core/Src/stm32l4xx_hal_msp.c **** {
 319              		.loc 1 169 1 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323              		@ link register save eliminated.
 170:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 324              		.loc 1 170 3 view .LVU79
 325              		.loc 1 170 14 is_stmt 0 view .LVU80
 326 0000 0368     		ldr	r3, [r0]
 327              		.loc 1 170 5 view .LVU81
 328 0002 0A4A     		ldr	r2, .L26
 329 0004 9342     		cmp	r3, r2
 330 0006 03D0     		beq	.L24
 171:Core/Src/stm32l4xx_hal_msp.c ****   {
 172:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 175:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 177:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 178:Core/Src/stm32l4xx_hal_msp.c **** 
 179:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 180:Core/Src/stm32l4xx_hal_msp.c ****   }
 181:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM2)
 331              		.loc 1 181 8 is_stmt 1 view .LVU82
 332              		.loc 1 181 10 is_stmt 0 view .LVU83
 333 0008 B3F1804F 		cmp	r3, #1073741824
 334 000c 07D0     		beq	.L25
 335              	.L21:
 182:Core/Src/stm32l4xx_hal_msp.c ****   {
 183:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 186:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 187:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 188:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 190:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 191:Core/Src/stm32l4xx_hal_msp.c ****   }
 192:Core/Src/stm32l4xx_hal_msp.c **** 
 193:Core/Src/stm32l4xx_hal_msp.c **** }
 336              		.loc 1 193 1 view .LVU84
 337 000e 7047     		bx	lr
 338              	.L24:
 176:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 339              		.loc 1 176 5 is_stmt 1 view .LVU85
ARM GAS  /tmp/cc3qZdm5.s 			page 11


 340 0010 02F56442 		add	r2, r2, #58368
 341 0014 136E     		ldr	r3, [r2, #96]
 342 0016 23F40063 		bic	r3, r3, #2048
 343 001a 1366     		str	r3, [r2, #96]
 344 001c 7047     		bx	lr
 345              	.L25:
 187:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 346              		.loc 1 187 5 view .LVU86
 347 001e 044A     		ldr	r2, .L26+4
 348 0020 936D     		ldr	r3, [r2, #88]
 349 0022 23F00103 		bic	r3, r3, #1
 350 0026 9365     		str	r3, [r2, #88]
 351              		.loc 1 193 1 is_stmt 0 view .LVU87
 352 0028 F1E7     		b	.L21
 353              	.L27:
 354 002a 00BF     		.align	2
 355              	.L26:
 356 002c 002C0140 		.word	1073818624
 357 0030 00100240 		.word	1073876992
 358              		.cfi_endproc
 359              	.LFE135:
 361              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 362              		.align	1
 363              		.global	HAL_UART_MspInit
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 367              		.fpu fpv4-sp-d16
 369              	HAL_UART_MspInit:
 370              	.LVL10:
 371              	.LFB136:
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 195:Core/Src/stm32l4xx_hal_msp.c **** /**
 196:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 197:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 198:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 199:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 200:Core/Src/stm32l4xx_hal_msp.c **** */
 201:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 202:Core/Src/stm32l4xx_hal_msp.c **** {
 372              		.loc 1 202 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 112
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		.loc 1 202 1 is_stmt 0 view .LVU89
 377 0000 70B5     		push	{r4, r5, r6, lr}
 378              	.LCFI9:
 379              		.cfi_def_cfa_offset 16
 380              		.cfi_offset 4, -16
 381              		.cfi_offset 5, -12
 382              		.cfi_offset 6, -8
 383              		.cfi_offset 14, -4
 384 0002 9CB0     		sub	sp, sp, #112
 385              	.LCFI10:
 386              		.cfi_def_cfa_offset 128
 387 0004 0446     		mov	r4, r0
 203:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /tmp/cc3qZdm5.s 			page 12


 388              		.loc 1 203 3 is_stmt 1 view .LVU90
 389              		.loc 1 203 20 is_stmt 0 view .LVU91
 390 0006 0021     		movs	r1, #0
 391 0008 1791     		str	r1, [sp, #92]
 392 000a 1891     		str	r1, [sp, #96]
 393 000c 1991     		str	r1, [sp, #100]
 394 000e 1A91     		str	r1, [sp, #104]
 395 0010 1B91     		str	r1, [sp, #108]
 204:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 396              		.loc 1 204 3 is_stmt 1 view .LVU92
 397              		.loc 1 204 28 is_stmt 0 view .LVU93
 398 0012 5422     		movs	r2, #84
 399 0014 02A8     		add	r0, sp, #8
 400              	.LVL11:
 401              		.loc 1 204 28 view .LVU94
 402 0016 FFF7FEFF 		bl	memset
 403              	.LVL12:
 205:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 404              		.loc 1 205 3 is_stmt 1 view .LVU95
 405              		.loc 1 205 11 is_stmt 0 view .LVU96
 406 001a 2268     		ldr	r2, [r4]
 407              		.loc 1 205 5 view .LVU97
 408 001c 1E4B     		ldr	r3, .L34
 409 001e 9A42     		cmp	r2, r3
 410 0020 01D0     		beq	.L32
 411              	.LVL13:
 412              	.L28:
 206:Core/Src/stm32l4xx_hal_msp.c ****   {
 207:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 208:Core/Src/stm32l4xx_hal_msp.c **** 
 209:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 210:Core/Src/stm32l4xx_hal_msp.c **** 
 211:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 212:Core/Src/stm32l4xx_hal_msp.c ****   */
 213:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 214:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 215:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 216:Core/Src/stm32l4xx_hal_msp.c ****     {
 217:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 218:Core/Src/stm32l4xx_hal_msp.c ****     }
 219:Core/Src/stm32l4xx_hal_msp.c **** 
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 221:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 222:Core/Src/stm32l4xx_hal_msp.c **** 
 223:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 224:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 225:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 226:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 227:Core/Src/stm32l4xx_hal_msp.c ****     */
 228:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
 229:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 232:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 233:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 234:Core/Src/stm32l4xx_hal_msp.c **** 
 235:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
ARM GAS  /tmp/cc3qZdm5.s 			page 13


 236:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 239:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 240:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 245:Core/Src/stm32l4xx_hal_msp.c ****   }
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c **** }
 413              		.loc 1 247 1 view .LVU98
 414 0022 1CB0     		add	sp, sp, #112
 415              	.LCFI11:
 416              		.cfi_remember_state
 417              		.cfi_def_cfa_offset 16
 418              		@ sp needed
 419 0024 70BD     		pop	{r4, r5, r6, pc}
 420              	.LVL14:
 421              	.L32:
 422              	.LCFI12:
 423              		.cfi_restore_state
 213:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 424              		.loc 1 213 5 is_stmt 1 view .LVU99
 213:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 425              		.loc 1 213 40 is_stmt 0 view .LVU100
 426 0026 0223     		movs	r3, #2
 427 0028 0293     		str	r3, [sp, #8]
 214:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 428              		.loc 1 214 5 is_stmt 1 view .LVU101
 215:Core/Src/stm32l4xx_hal_msp.c ****     {
 429              		.loc 1 215 5 view .LVU102
 215:Core/Src/stm32l4xx_hal_msp.c ****     {
 430              		.loc 1 215 9 is_stmt 0 view .LVU103
 431 002a 02A8     		add	r0, sp, #8
 432 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 433              	.LVL15:
 215:Core/Src/stm32l4xx_hal_msp.c ****     {
 434              		.loc 1 215 8 view .LVU104
 435 0030 0028     		cmp	r0, #0
 436 0032 2ED1     		bne	.L33
 437              	.L30:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 438              		.loc 1 221 5 is_stmt 1 view .LVU105
 439              	.LBB8:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 440              		.loc 1 221 5 view .LVU106
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 441              		.loc 1 221 5 view .LVU107
 442 0034 194B     		ldr	r3, .L34+4
 443 0036 9A6D     		ldr	r2, [r3, #88]
 444 0038 42F40032 		orr	r2, r2, #131072
 445 003c 9A65     		str	r2, [r3, #88]
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 446              		.loc 1 221 5 view .LVU108
 447 003e 9A6D     		ldr	r2, [r3, #88]
ARM GAS  /tmp/cc3qZdm5.s 			page 14


 448 0040 02F40032 		and	r2, r2, #131072
 449 0044 0092     		str	r2, [sp]
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 450              		.loc 1 221 5 view .LVU109
 451 0046 009A     		ldr	r2, [sp]
 452              	.LBE8:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 453              		.loc 1 221 5 view .LVU110
 223:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 454              		.loc 1 223 5 view .LVU111
 455              	.LBB9:
 223:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 456              		.loc 1 223 5 view .LVU112
 223:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 457              		.loc 1 223 5 view .LVU113
 458 0048 DA6C     		ldr	r2, [r3, #76]
 459 004a 42F00102 		orr	r2, r2, #1
 460 004e DA64     		str	r2, [r3, #76]
 223:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 461              		.loc 1 223 5 view .LVU114
 462 0050 DB6C     		ldr	r3, [r3, #76]
 463 0052 03F00103 		and	r3, r3, #1
 464 0056 0193     		str	r3, [sp, #4]
 223:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 465              		.loc 1 223 5 view .LVU115
 466 0058 019B     		ldr	r3, [sp, #4]
 467              	.LBE9:
 223:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 468              		.loc 1 223 5 view .LVU116
 228:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 469              		.loc 1 228 5 view .LVU117
 228:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 470              		.loc 1 228 25 is_stmt 0 view .LVU118
 471 005a 0423     		movs	r3, #4
 472 005c 1793     		str	r3, [sp, #92]
 229:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 229 5 is_stmt 1 view .LVU119
 229:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 474              		.loc 1 229 26 is_stmt 0 view .LVU120
 475 005e 0226     		movs	r6, #2
 476 0060 1896     		str	r6, [sp, #96]
 230:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 477              		.loc 1 230 5 is_stmt 1 view .LVU121
 230:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 478              		.loc 1 230 26 is_stmt 0 view .LVU122
 479 0062 0025     		movs	r5, #0
 480 0064 1995     		str	r5, [sp, #100]
 231:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 481              		.loc 1 231 5 is_stmt 1 view .LVU123
 231:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 482              		.loc 1 231 27 is_stmt 0 view .LVU124
 483 0066 0324     		movs	r4, #3
 484              	.LVL16:
 231:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 485              		.loc 1 231 27 view .LVU125
 486 0068 1A94     		str	r4, [sp, #104]
 232:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/cc3qZdm5.s 			page 15


 487              		.loc 1 232 5 is_stmt 1 view .LVU126
 232:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 488              		.loc 1 232 31 is_stmt 0 view .LVU127
 489 006a 0723     		movs	r3, #7
 490 006c 1B93     		str	r3, [sp, #108]
 233:Core/Src/stm32l4xx_hal_msp.c **** 
 491              		.loc 1 233 5 is_stmt 1 view .LVU128
 492 006e 17A9     		add	r1, sp, #92
 493 0070 4FF09040 		mov	r0, #1207959552
 494 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 495              	.LVL17:
 235:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 496              		.loc 1 235 5 view .LVU129
 235:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 497              		.loc 1 235 25 is_stmt 0 view .LVU130
 498 0078 4FF40043 		mov	r3, #32768
 499 007c 1793     		str	r3, [sp, #92]
 236:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 500              		.loc 1 236 5 is_stmt 1 view .LVU131
 236:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 501              		.loc 1 236 26 is_stmt 0 view .LVU132
 502 007e 1896     		str	r6, [sp, #96]
 237:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 503              		.loc 1 237 5 is_stmt 1 view .LVU133
 237:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 504              		.loc 1 237 26 is_stmt 0 view .LVU134
 505 0080 1995     		str	r5, [sp, #100]
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 506              		.loc 1 238 5 is_stmt 1 view .LVU135
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 507              		.loc 1 238 27 is_stmt 0 view .LVU136
 508 0082 1A94     		str	r4, [sp, #104]
 239:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 509              		.loc 1 239 5 is_stmt 1 view .LVU137
 239:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 510              		.loc 1 239 31 is_stmt 0 view .LVU138
 511 0084 1B94     		str	r4, [sp, #108]
 240:Core/Src/stm32l4xx_hal_msp.c **** 
 512              		.loc 1 240 5 is_stmt 1 view .LVU139
 513 0086 17A9     		add	r1, sp, #92
 514 0088 4FF09040 		mov	r0, #1207959552
 515 008c FFF7FEFF 		bl	HAL_GPIO_Init
 516              	.LVL18:
 517              		.loc 1 247 1 is_stmt 0 view .LVU140
 518 0090 C7E7     		b	.L28
 519              	.LVL19:
 520              	.L33:
 217:Core/Src/stm32l4xx_hal_msp.c ****     }
 521              		.loc 1 217 7 is_stmt 1 view .LVU141
 522 0092 FFF7FEFF 		bl	Error_Handler
 523              	.LVL20:
 524 0096 CDE7     		b	.L30
 525              	.L35:
 526              		.align	2
 527              	.L34:
 528 0098 00440040 		.word	1073759232
 529 009c 00100240 		.word	1073876992
ARM GAS  /tmp/cc3qZdm5.s 			page 16


 530              		.cfi_endproc
 531              	.LFE136:
 533              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 534              		.align	1
 535              		.global	HAL_UART_MspDeInit
 536              		.syntax unified
 537              		.thumb
 538              		.thumb_func
 539              		.fpu fpv4-sp-d16
 541              	HAL_UART_MspDeInit:
 542              	.LVL21:
 543              	.LFB137:
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c **** /**
 250:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 251:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 252:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 253:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 254:Core/Src/stm32l4xx_hal_msp.c **** */
 255:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 256:Core/Src/stm32l4xx_hal_msp.c **** {
 544              		.loc 1 256 1 view -0
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 0
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              		.loc 1 256 1 is_stmt 0 view .LVU143
 549 0000 08B5     		push	{r3, lr}
 550              	.LCFI13:
 551              		.cfi_def_cfa_offset 8
 552              		.cfi_offset 3, -8
 553              		.cfi_offset 14, -4
 257:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 554              		.loc 1 257 3 is_stmt 1 view .LVU144
 555              		.loc 1 257 11 is_stmt 0 view .LVU145
 556 0002 0268     		ldr	r2, [r0]
 557              		.loc 1 257 5 view .LVU146
 558 0004 074B     		ldr	r3, .L40
 559 0006 9A42     		cmp	r2, r3
 560 0008 00D0     		beq	.L39
 561              	.LVL22:
 562              	.L36:
 258:Core/Src/stm32l4xx_hal_msp.c ****   {
 259:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 260:Core/Src/stm32l4xx_hal_msp.c **** 
 261:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 262:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 263:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 264:Core/Src/stm32l4xx_hal_msp.c **** 
 265:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 266:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 267:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 268:Core/Src/stm32l4xx_hal_msp.c ****     */
 269:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 270:Core/Src/stm32l4xx_hal_msp.c **** 
 271:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 273:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
ARM GAS  /tmp/cc3qZdm5.s 			page 17


 274:Core/Src/stm32l4xx_hal_msp.c ****   }
 275:Core/Src/stm32l4xx_hal_msp.c **** 
 276:Core/Src/stm32l4xx_hal_msp.c **** }
 563              		.loc 1 276 1 view .LVU147
 564 000a 08BD     		pop	{r3, pc}
 565              	.LVL23:
 566              	.L39:
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 567              		.loc 1 263 5 is_stmt 1 view .LVU148
 568 000c 064A     		ldr	r2, .L40+4
 569 000e 936D     		ldr	r3, [r2, #88]
 570 0010 23F40033 		bic	r3, r3, #131072
 571 0014 9365     		str	r3, [r2, #88]
 269:Core/Src/stm32l4xx_hal_msp.c **** 
 572              		.loc 1 269 5 view .LVU149
 573 0016 48F20401 		movw	r1, #32772
 574 001a 4FF09040 		mov	r0, #1207959552
 575              	.LVL24:
 269:Core/Src/stm32l4xx_hal_msp.c **** 
 576              		.loc 1 269 5 is_stmt 0 view .LVU150
 577 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 578              	.LVL25:
 579              		.loc 1 276 1 view .LVU151
 580 0022 F2E7     		b	.L36
 581              	.L41:
 582              		.align	2
 583              	.L40:
 584 0024 00440040 		.word	1073759232
 585 0028 00100240 		.word	1073876992
 586              		.cfi_endproc
 587              	.LFE137:
 589              		.text
 590              	.Letext0:
 591              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 592              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 593              		.file 4 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 594              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 595              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 596              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 597              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 598              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 599              		.file 10 "Core/Inc/main.h"
 600              		.file 11 "<built-in>"
ARM GAS  /tmp/cc3qZdm5.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/cc3qZdm5.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc3qZdm5.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc3qZdm5.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/cc3qZdm5.s:82     .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/cc3qZdm5.s:89     .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/cc3qZdm5.s:162    .text.HAL_TIM_PWM_MspInit:0000000000000044 $d
     /tmp/cc3qZdm5.s:168    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc3qZdm5.s:175    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc3qZdm5.s:303    .text.HAL_TIM_MspPostInit:0000000000000080 $d
     /tmp/cc3qZdm5.s:309    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/cc3qZdm5.s:316    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/cc3qZdm5.s:356    .text.HAL_TIM_PWM_MspDeInit:000000000000002c $d
     /tmp/cc3qZdm5.s:362    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc3qZdm5.s:369    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc3qZdm5.s:528    .text.HAL_UART_MspInit:0000000000000098 $d
     /tmp/cc3qZdm5.s:534    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc3qZdm5.s:541    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc3qZdm5.s:584    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_DeInit
