{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542912250967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542912250974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 18:44:10 2018 " "Processing started: Thu Nov 22 18:44:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542912250974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542912250974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hamming_Decoder -c Hamming_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hamming_Decoder -c Hamming_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542912250974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542912251703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542912251704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hammingdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hammingdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HammingDecoder-Structural " "Found design unit 1: HammingDecoder-Structural" {  } { { "HammingDecoder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/HammingDecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261833 ""} { "Info" "ISGN_ENTITY_NAME" "1 HammingDecoder " "Found entity 1: HammingDecoder" {  } { { "HammingDecoder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/HammingDecoder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542912261833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 6 3 " "Found 6 design units, including 3 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlo-Structural " "Found design unit 1: Controlo-Structural" {  } { { "ROM.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROM-Behavior " "Found design unit 2: ROM-Behavior" {  } { { "ROM.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/ROM.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FullAdder4bit-Structure " "Found design unit 3: FullAdder4bit-Structure" {  } { { "ROM.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/ROM.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261840 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlo " "Found entity 1: Controlo" {  } { { "ROM.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261840 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROM " "Found entity 2: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261840 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder4bit " "Found entity 3: FullAdder4bit" {  } { { "ROM.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/ROM.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542912261840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 10 5 " "Found 10 design units, including 5 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Adder-Behavior " "Found design unit 2: Adder-Behavior" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor_operator-Behavior " "Found design unit 3: xor_operator-Behavior" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux2_1-Behavior " "Found design unit 4: mux2_1-Behavior" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 flipFlopDSimul-behavior " "Found design unit 5: flipFlopDSimul-behavior" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor_operator " "Found entity 3: xor_operator" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2_1 " "Found entity 4: mux2_1" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""} { "Info" "ISGN_ENTITY_NAME" "5 flipFlopDSimul " "Found entity 5: flipFlopDSimul" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542912261846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542912261846 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "a std_ulogic Adder.vhd(72) " "VHDL error at Adder.vhd(72): type of identifier \"a\" does not agree with its usage as \"std_ulogic\" type" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 72 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1542912261848 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "b std_ulogic Adder.vhd(72) " "VHDL error at Adder.vhd(72): type of identifier \"b\" does not agree with its usage as \"std_ulogic\" type" {  } { { "Adder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Adder.vhd" 72 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1542912261848 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542912261983 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 22 18:44:21 2018 " "Processing ended: Thu Nov 22 18:44:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542912261983 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542912261983 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542912261983 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542912261983 ""}
