<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/xilinx_ise/14.7/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>trapplyse.rpt</ascFile><devFile>/opt/xilinx_ise/14.7/ISE/xc9500/data/xc9572.chp</devFile><mfdFile>trapplyse.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 2-24-2021" design="trapplyse" device="XC9572" eqnType="1" pkg="PC44" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time=" 11:27AM" version="1.0"/><inputs id="x1"/><inputs id="x0"/><inputs id="uPIN_SPECSIG" userloc="36"/><inputs id="tidkvar0PIN_SPECSIG" userloc="24"/><inputs id="tidkvar1PIN_SPECSIG" userloc="11"/><inputs id="tidkvar2PIN_SPECSIG" userloc="1"/><inputs id="tidkvar3PIN_SPECSIG" userloc="4"/><global_inputs id="clk" pinnum="GCK1" use="GCK1" userloc="5"/><global_inputs id="reset" pinnum="GSR" use="GSR" userloc="39"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="tidkvar2_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC8_PIN4" pinnum="4" signal="tidkvar3_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC9_PIN5" pinnum="5" signal="clk" use="GCK"/><pin id="FB1_MC11_PIN6" pinnum="6"/><pin id="FB1_MC14_PIN7" pinnum="7"/><pin id="FB1_MC15_PIN8" pinnum="8"/><pin id="FB1_MC17_PIN9" pinnum="9"/><pin id="FB2_MC2_PIN35" pinnum="35"/><pin id="FB2_MC5_PIN36" pinnum="36" signal="u" use="IO_SPECSIG"/><pin id="FB2_MC6_PIN37" pinnum="37" use="b_SPECSIG"/><pin id="FB2_MC8_PIN38" pinnum="38" signal="x0" use="I"/><pin id="FB2_MC9_PIN39" pinnum="39" signal="reset" use="GSRI_SPECSIG"/><pin id="FB2_MC11_PIN40" pinnum="40"/><pin id="FB2_MC14_PIN42" pinnum="42" signal="x1_last" use="b_SPECSIG"/><pin id="FB2_MC15_PIN43" pinnum="43" signal="x1" use="I"/><pin id="FB2_MC17_PIN44" pinnum="44" signal="rco" use="b_SPECSIG"/><pin id="FB3_MC2_PIN11" pinnum="11" signal="tidkvar1_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC5_PIN12" pinnum="12"/><pin id="FB3_MC8_PIN13" pinnum="13"/><pin id="FB3_MC9_PIN14" pinnum="14"/><pin id="FB3_MC11_PIN18" pinnum="18"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN20" pinnum="20"/><pin id="FB3_MC17_PIN22" pinnum="22"/><pin id="FB4_MC2_PIN24" pinnum="24" signal="tidkvar0_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC5_PIN25" pinnum="25"/><pin id="FB4_MC8_PIN26" pinnum="26"/><pin id="FB4_MC9_PIN27" pinnum="27"/><pin id="FB4_MC11_PIN28" pinnum="28"/><pin id="FB4_MC14_PIN29" pinnum="29"/><pin id="FB4_MC15_PIN33" pinnum="33"/><pin id="FB4_MC17_PIN34" pinnum="34"/><fblock id="FB1" inputUse="6" pinUse="2"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="6" signal="tidkvar2_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3"/></macrocell><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN4" sigUse="6" signal="tidkvar3_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN6"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN8"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN9"/><macrocell id="FB1_MC18"/><fbinput fbk="LFBK" id="FB1_I1" signal="counter2LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I2" signal="counter3LFBK_SPECSIG"/><fbinput id="FB1_I3" signal="counter3counter&lt;3&gt;_SETF_SPECSIG"/><fbinput fbk="PIN" id="FB1_I4" signal="tidkvar0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I5" signal="tidkvar1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I6" signal="uPIN_SPECSIG"/><pterm id="FB1_2_1"><signal id="counter3LFBK_SPECSIG"/><signal id="uPIN_SPECSIG"/><signal id="tidkvar0PIN_SPECSIG" negated="ON"/><signal id="tidkvar1PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="counter2LFBK_SPECSIG"/><signal id="uPIN_SPECSIG"/><signal id="tidkvar0PIN_SPECSIG" negated="ON"/><signal id="tidkvar1PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_3"><signal id="counter3counter&lt;3&gt;_SETF_SPECSIG"/></pterm><pterm id="FB1_8_1"><signal id="counter3LFBK_SPECSIG"/><signal id="counter2LFBK_SPECSIG" negated="ON"/><signal id="uPIN_SPECSIG"/><signal id="tidkvar0PIN_SPECSIG" negated="ON"/><signal id="tidkvar1PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_2"><signal id="counter3counter&lt;3&gt;_SETF_SPECSIG"/></pterm><equation id="tidkvar2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/></d2><clk><fastsig signal="clk"/></clk><set><eq_pterm ptindx="FB1_2_3"/></set><prld ptindx="GND"/></equation><equation id="tidkvar3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_8_1"/></d2><clk><fastsig signal="clk"/></clk><set><eq_pterm ptindx="FB1_8_2"/></set><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="13" pinUse="4"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN35"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"><pterms pt1="FB2_4_1" pt2="FB2_4_2"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN36" sigUse="7" signal="u"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3" pt4="FB2_5_4" pt5="FB2_5_5"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN37"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN38"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN39"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN40"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN42" sigUse="1" signal="x1_last"><pterms pt1="FB2_14_1"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN43" sigUse="1" signal="x0_last"><pterms pt1="FB2_15_1"/></macrocell><macrocell id="FB2_MC16" sigUse="1" signal="clr"><pterms pt1="FB2_16_1"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN44" sigUse="7" signal="rco"><pterms pt1="FB2_17_1" pt2="FB2_17_2"/></macrocell><macrocell id="FB2_MC18" sigUse="3" signal="counter3counter&lt;3&gt;_SETF_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2"/></macrocell><fbinput fbk="LFBK" id="FB2_I1" signal="ceLFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I2" signal="clrLFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I3" signal="counter3counter&lt;3&gt;_SETFLFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I4" signal="rcoLFBK_SPECSIG"/><fbinput id="FB2_I5" signal="reset"/><fbinput fbk="PIN" id="FB2_I6" signal="tidkvar0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I7" signal="tidkvar1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I8" signal="tidkvar2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I9" signal="tidkvar3PIN_SPECSIG"/><fbinput id="FB2_I10" signal="x0"/><fbinput fbk="LFBK" id="FB2_I11" signal="x0_lastLFBK_SPECSIG"/><fbinput id="FB2_I12" signal="x1"/><fbinput fbk="LFBK" id="FB2_I13" signal="x1_lastLFBK_SPECSIG"/><pterm id="FB2_4_1"><signal id="reset" negated="ON"/><signal id="x0"/><signal id="x1" negated="ON"/><signal id="ceLFBK_SPECSIG"/><signal id="x1_lastLFBK_SPECSIG" negated="ON"/><signal id="x0_lastLFBK_SPECSIG"/><signal id="rcoLFBK_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="reset" negated="ON"/><signal id="x0" negated="ON"/><signal id="x1"/><signal id="ceLFBK_SPECSIG"/><signal id="x1_lastLFBK_SPECSIG"/><signal id="x0_lastLFBK_SPECSIG" negated="ON"/><signal id="rcoLFBK_SPECSIG"/></pterm><pterm id="FB2_5_1"><signal id="reset" negated="ON"/><signal id="x0"/><signal id="ceLFBK_SPECSIG" negated="ON"/><signal id="x0_lastLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="reset" negated="ON"/><signal id="x0" negated="ON"/><signal id="ceLFBK_SPECSIG" negated="ON"/><signal id="x0_lastLFBK_SPECSIG"/></pterm><pterm id="FB2_5_3"><signal id="reset" negated="ON"/><signal id="x1"/><signal id="ceLFBK_SPECSIG" negated="ON"/><signal id="x1_lastLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_4"><signal id="reset" negated="ON"/><signal id="x1" negated="ON"/><signal id="ceLFBK_SPECSIG" negated="ON"/><signal id="x1_lastLFBK_SPECSIG"/></pterm><pterm id="FB2_5_5"><signal id="reset" negated="ON"/><signal id="x0"/><signal id="x1"/><signal id="ceLFBK_SPECSIG"/><signal id="x1_lastLFBK_SPECSIG"/><signal id="x0_lastLFBK_SPECSIG"/><signal id="rcoLFBK_SPECSIG"/></pterm><pterm id="FB2_6_1"><signal id="reset" negated="ON"/><signal id="x0" negated="ON"/><signal id="x1" negated="ON"/><signal id="ceLFBK_SPECSIG"/><signal id="x1_lastLFBK_SPECSIG" negated="ON"/><signal id="x0_lastLFBK_SPECSIG" negated="ON"/><signal id="rcoLFBK_SPECSIG"/></pterm><pterm id="FB2_14_1"><signal id="x1"/></pterm><pterm id="FB2_15_1"><signal id="x0"/></pterm><pterm id="FB2_16_1"><signal id="ceLFBK_SPECSIG"/></pterm><pterm id="FB2_17_1"><signal id="ceLFBK_SPECSIG"/><signal id="rcoLFBK_SPECSIG"/><signal id="tidkvar0PIN_SPECSIG" negated="ON"/><signal id="tidkvar1PIN_SPECSIG" negated="ON"/><signal id="tidkvar2PIN_SPECSIG" negated="ON"/><signal id="tidkvar3PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_2"><signal id="counter3counter&lt;3&gt;_SETFLFBK_SPECSIG"/></pterm><pterm id="FB2_18_1"><signal id="reset"/></pterm><pterm id="FB2_18_2"><signal id="ceLFBK_SPECSIG"/><signal id="clrLFBK_SPECSIG" negated="ON"/></pterm><equation id="u"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/><eq_pterm ptindx="FB2_5_3"/><eq_pterm ptindx="FB2_5_4"/><eq_pterm ptindx="FB2_5_5"/><eq_pterm import="1" ptindx="FB2_4_1"/><eq_pterm import="1" ptindx="FB2_4_2"/><eq_pterm import="1" ptindx="FB2_6_1"/></d2></equation><equation id="x1_last" regUse="D"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="x0_last" regUse="D"><d2><eq_pterm ptindx="FB2_15_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="clr" regUse="D"><d2><eq_pterm ptindx="FB2_16_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="rco" regUse="T"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><fastsig signal="clk"/></clk><set><eq_pterm ptindx="FB2_17_2"/></set><prld ptindx="GND"/></equation><equation id="counter3counter&lt;3&gt;_SETF_SPECSIG"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/></d2></equation></fblock><fblock id="FB3" inputUse="6" pinUse="1"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN11" sigUse="6" signal="tidkvar1_SPECSIG"><pterms pt1="FB3_2_1" pt2="FB3_2_2" pt3="FB3_2_3" pt4="FB3_2_4"/></macrocell><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN12"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN13"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN14"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN18"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN20"/><macrocell id="FB3_MC16"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN22"/><macrocell id="FB3_MC18"/><fbinput fbk="LFBK" id="FB3_I1" signal="counter1LFBK_SPECSIG"/><fbinput id="FB3_I2" signal="counter3counter&lt;3&gt;_SETF_SPECSIG"/><fbinput fbk="PIN" id="FB3_I3" signal="tidkvar0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I4" signal="tidkvar2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I5" signal="tidkvar3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I6" signal="uPIN_SPECSIG"/><pterm id="FB3_2_1"><signal id="counter1LFBK_SPECSIG"/><signal id="uPIN_SPECSIG"/><signal id="tidkvar0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB3_2_2"><signal id="uPIN_SPECSIG"/><signal id="tidkvar0PIN_SPECSIG" negated="ON"/><signal id="tidkvar2PIN_SPECSIG"/></pterm><pterm id="FB3_2_3"><signal id="uPIN_SPECSIG"/><signal id="tidkvar0PIN_SPECSIG" negated="ON"/><signal id="tidkvar3PIN_SPECSIG"/></pterm><pterm id="FB3_2_4"><signal id="counter3counter&lt;3&gt;_SETF_SPECSIG"/></pterm><equation id="tidkvar1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_2_1"/><eq_pterm ptindx="FB3_2_2"/><eq_pterm ptindx="FB3_2_3"/></d2><clk><fastsig signal="clk"/></clk><set><eq_pterm ptindx="FB3_2_4"/></set><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="6" pinUse="1"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN24" sigUse="6" signal="tidkvar0_SPECSIG"><pterms pt1="FB4_2_1" pt2="FB4_2_2" pt3="FB4_2_3"/></macrocell><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN25"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN26"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN27"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN28"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN29"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN33"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN34"/><macrocell id="FB4_MC18"/><fbinput fbk="LFBK" id="FB4_I1" signal="counter0LFBK_SPECSIG"/><fbinput id="FB4_I2" signal="counter3counter&lt;3&gt;_SETF_SPECSIG"/><fbinput fbk="PIN" id="FB4_I3" signal="tidkvar1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I4" signal="tidkvar2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I5" signal="tidkvar3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I6" signal="uPIN_SPECSIG"/><pterm id="FB4_2_1"><signal id="uPIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2_2"><signal id="counter0LFBK_SPECSIG" negated="ON"/><signal id="tidkvar1PIN_SPECSIG" negated="ON"/><signal id="tidkvar2PIN_SPECSIG" negated="ON"/><signal id="tidkvar3PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2_3"><signal id="counter3counter&lt;3&gt;_SETF_SPECSIG"/></pterm><equation id="tidkvar0_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB4_2_1"/><eq_pterm ptindx="FB4_2_2"/></d2><clk><fastsig signal="clk"/></clk><set><eq_pterm ptindx="FB4_2_3"/></set><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'trapplyse.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc9572-7-PC44" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="uPIN_SPECSIG" value="u.PIN"/><specSig signal="tidkvar0PIN_SPECSIG" value="tidkvar&lt;0&gt;.PIN"/><specSig signal="tidkvar1PIN_SPECSIG" value="tidkvar&lt;1&gt;.PIN"/><specSig signal="tidkvar2PIN_SPECSIG" value="tidkvar&lt;2&gt;.PIN"/><specSig signal="tidkvar3PIN_SPECSIG" value="tidkvar&lt;3&gt;.PIN"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="tidkvar2_SPECSIG" value="tidkvar&lt;2&gt;"/><specSig signal="tidkvar3_SPECSIG" value="tidkvar&lt;3&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="GSRI_SPECSIG" value="GSR/I"/><specSig signal="tidkvar1_SPECSIG" value="tidkvar&lt;1&gt;"/><specSig signal="tidkvar0_SPECSIG" value="tidkvar&lt;0&gt;"/><specSig signal="counter2LFBK_SPECSIG" value="counter&lt;2&gt;.LFBK"/><specSig signal="counter3LFBK_SPECSIG" value="counter&lt;3&gt;.LFBK"/><specSig signal="counter3counter&lt;3&gt;_SETF_SPECSIG" value="counter&lt;3&gt;/counter&lt;3&gt;_SETF"/><specSig signal="ceLFBK_SPECSIG" value="ce.LFBK"/><specSig signal="clrLFBK_SPECSIG" value="clr.LFBK"/><specSig signal="counter3counter&lt;3&gt;_SETFLFBK_SPECSIG" value="counter&lt;3&gt;/counter&lt;3&gt;_SETF.LFBK"/><specSig signal="rcoLFBK_SPECSIG" value="rco.LFBK"/><specSig signal="x0_lastLFBK_SPECSIG" value="x0_last.LFBK"/><specSig signal="x1_lastLFBK_SPECSIG" value="x1_last.LFBK"/><specSig signal="counter1LFBK_SPECSIG" value="counter&lt;1&gt;.LFBK"/><specSig signal="counter0LFBK_SPECSIG" value="counter&lt;0&gt;.LFBK"/></document>
