 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: T-2022.03
Date   : Mon Mar 18 00:06:44 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: partial_sum_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  counter_reg[4]/CK (DFFRX4)               0.00       0.50 r
  counter_reg[4]/Q (DFFRX4)                0.61       1.11 f
  U1711/Y (NOR2X6)                         0.27       1.38 r
  U3002/Y (NAND2X2)                        0.17       1.56 f
  U2124/Y (CLKINVX1)                       0.15       1.70 r
  U3003/Y (NAND2X2)                        0.20       1.91 f
  U3005/Y (NAND2X6)                        0.41       2.32 r
  U3203/Y (CLKINVX1)                       0.22       2.54 f
  U1339/Y (NAND4X1)                        0.38       2.92 r
  U3204/Y (BUFX12)                         0.35       3.27 r
  U1793/Y (XNOR2X4)                        0.21       3.49 f
  U2148/Y (BUFX4)                          0.46       3.94 f
  U3247/Y (OAI22XL)                        0.64       4.58 r
  U3364/CO (ADDFX2)                        0.59       5.17 r
  U2116/CO (ADDFXL)                        0.82       5.99 r
  U3370/S (ADDFX1)                         0.46       6.45 r
  U1366/S (ADDFXL)                         0.59       7.04 r
  U3374/S (ADDFX2)                         0.47       7.51 r
  U1276/Y (NOR2X1)                         0.24       7.75 f
  U2277/Y (NOR2X1)                         0.53       8.28 r
  U1267/Y (NAND2X1)                        0.28       8.56 f
  U3383/Y (OAI21X4)                        0.26       8.82 r
  U3552/Y (AOI21X4)                        0.16       8.98 f
  U1730/Y (BUFX20)                         0.17       9.16 f
  U4503/Y (OAI21X1)                        0.25       9.41 r
  U4504/Y (XNOR2X1)                        0.29       9.69 f
  U4505/Y (NAND2X1)                        0.19       9.89 r
  U4506/Y (OAI211X1)                       0.22      10.10 f
  partial_sum_reg[37]/D (DFFQX1)           0.00      10.10 f
  data arrival time                                  10.10

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  partial_sum_reg[37]/CK (DFFQX1)          0.00      10.40 r
  library setup time                      -0.30      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                 -10.10
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
