
## ğŸš€ APB-Based GPIO Controller with UVM Verification

This repository contains the **SystemVerilog RTL**, **UVM-based verification environment**, and documentation for a **General-Purpose Input/Output (GPIO) Controller** using an **APB (Advanced Peripheral Bus) interface**.

Designed for **educational, research, or SoC integration** purposes, this project demonstrates both hardware design and functional verification best practices using **UVM, RAL model, functional coverage, and assertions**.

---

### ğŸ“‚ Repository Contents

* `rtl/` â€“ SystemVerilog RTL for GPIO + APB interface
* `uvm_tb/` â€“ UVM testbench with:

  * APB Agent (Active)
  * GPIO IO Agent (Passive)
  * AUX Agent (Interrupt support)
* `pkg/gpio_pkg.sv` â€“ Package with register offsets, parameters, and macros
* `docs/` â€“ Block diagrams, protocol descriptions, and presentation
* `coverage/` â€“ Functional coverage reports and assertion results

---

### ğŸ“Œ Key Features

* ğŸ” **Bidirectional GPIO** support with tri-state logic
* ğŸ› ï¸ **APB3-compliant** slave interface
* ğŸ“Š **UVM testbench** with RAL model, scoreboarding, and monitors
* ğŸ” **Functional coverage** for GPIO ops, protocol, and interrupts
* ğŸ§  **Assertions** to catch illegal accesses and timing issues
* ğŸ§° **Register access** via configurable memory-mapped interface:

  * `GPIO_DIR` â€“ Direction control (input/output)
  * `GPIO_DATA_OUT` â€“ Write to GPIO pins
  * `GPIO_DATA_IN` â€“ Read GPIO input states
  * `GPIO_INTR_EN` â€“ Enable interrupts per pin
  * `GPIO_INTR_STATUS` â€“ Status of interrupt events

---

### ğŸ§ª Verification Plan

* âœ… RAL model used for mirrored register checking
* âœ… Scoreboard compares DUT vs expected results
* âœ… Cross-coverage between direction, data, and interrupts
* âœ… Assertions validate protocol phases (`PSEL`, `PENABLE`, `PREADY`)
* âœ… Test scenarios:

  * Direction configuration
  * GPIO read/write
  * Interrupt triggering and clearing
  * Edge case tests (reset, illegal access)

---

### ğŸ“ˆ Results

* âœ… Achieved **100% functional and code coverage** in QuestaSim
* âœ… Detected and fixed signal timing mismatches (e.g., `PSEL`/`PENABLE` sync)
* âœ… Modular and reusable UVM components across designs

---

### ğŸ“ Takeaways & Challenges

* Hands-on experience with:

  * APB protocol design
  * UVM agent structuring
  * RAL and functional coverage
  * Debugging scoreboard mismatches
* Learned to build scalable, protocol-compliant testbenches


