GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v":4)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v":4)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter-serial.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter-serial.v":4)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter-serial.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter-serial.v":4)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/console.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/console.v":7)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/console.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/console.v":7)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/cpummu.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/cpummu.v":4)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/cpummu.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/cpummu.v":4)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/gowin_rpll.v'
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":7)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":7)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":8)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":8)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memory_controller.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memory_controller.v":6)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memory_controller.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memory_controller.v":6)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v":8)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v":8)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":10)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":10)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":11)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":11)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sdram.v'
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/max7219.v'
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/clkdivider.v'
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_loader.v'
Analyzing included file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_loader.v":6)
Back to file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_loader.v'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_loader.v":6)
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_reader.v'
Analyzing Verilog file '/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sdcmd_ctrl.v'
WARN  (EX3073) : Port 'lock' remains unconnected for this instance("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":52)
Compiling module 'm_maintn'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":13)
WARN  (EX3780) : Using initial value of 'r_plic_aces_t' since it is never assigned("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":115)
WARN  (EX3780) : Using initial value of 'r_plic_odata' since it is never assigned("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":116)
Extracting RAM for identifier 'cons_fifo'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":428)
WARN  (EX3780) : Using initial value of 'rdbg' since it is never assigned("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":832)
Compiling module 'Gowin_rPLL_nes'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/gowin_rpll.v":7)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":58)
Compiling module 'm_cpummu'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/cpummu.v":6)
Compiling module 'm_mmu'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":13)
WARN  (EX3780) : Using initial value of 'r_mc_mode' since it is never assigned("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":62)
WARN  (EX3791) : Expression size 34 truncated to fit in target size 32("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":105)
WARN  (EX3791) : Expression size 34 truncated to fit in target size 32("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":117)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":183)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":217)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":218)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":230)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":232)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":238)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":239)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":257)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":258)
Compiling module 'm_tlb(D_WIDTH=22,ENTRY=32)'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":383)
Extracting RAM for identifier 'mem'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v":393)
Compiling module 'm_RVCoreM'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":49)
WARN  (EX3780) : Using initial value of 'misa' since it is never assigned("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":96)
Compiling module 'm_decomp'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1363)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1384)
WARN  (EX2420) : Latch inferred for net 'r_iw[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1482)
Compiling module 'm_imm_gen'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1293)
Compiling module 'm_regfile'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":15)
Extracting RAM for identifier 'mem'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":24)
Compiling module 'm_alu_im'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1097)
Compiling module 'm_div_unit'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1020)
Compiling module 'm_div_unit_core'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1062)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1090)
Compiling module 'm_alu_b'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1222)
Compiling module 'm_alu_c'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1273)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":410)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":415)
Compiling module 'm_alu_a'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":1245)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 1("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":543)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":549)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":550)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":688)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":698)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":705)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":721)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":728)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":739)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":743)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":797)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":798)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":813)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":814)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":953)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":957)
WARN  (EX2420) : Latch inferred for net 'r_tlb_flush'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":959)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":972)
WARN  (EX1998) : Net 'medeleg[31]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":99)
WARN  (EX1998) : Net 'mideleg[31]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":100)
Compiling module 'busarbiter'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v":6)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v":106)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v":107)
WARN  (EX2420) : Latch inferred for net 'bus_wmip0[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v":323)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":240)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":300)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":330)
Compiling module 'UartTx'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":67)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":102)
Compiling module 'PLOADER'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":22)
Compiling module 'serialc'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":117)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":132)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":146)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v":149)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":473)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":474)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":494)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":495)
Compiling module 'sd_loader'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_loader.v":8)
Extracting RAM for identifier 'mem'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_loader.v":42)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_loader.v":71)
Compiling module 'sd_reader(CLK_DIV=2)'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_reader.v":10)
Compiling module 'sdcmd_ctrl'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sdcmd_ctrl.v":13)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":678)
Compiling module 'DRAM_conRV'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v":11)
WARN  (EX3791) : Expression size 56 truncated to fit in target size 32("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v":72)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v":230)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v":269)
WARN  (EX3073) : Port 'dout32' remains unconnected for this instance("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memory_controller.v":71)
Compiling module 'MemoryController'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memory_controller.v":10)
Compiling module 'sdram(FREQ=27000000)'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sdram.v":32)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sdram.v":252)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memory_controller.v":76)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 23 for port 'addr'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v":410)
Compiling module 'max7219'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/max7219.v":6)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/max7219.v":146)
Compiling module 'clkdivider'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/clkdivider.v":4)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/clkdivider.v":14)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 21 for port 'n'("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":828)
WARN  (EX1998) : Net 'w_mtimecmp0[63]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":88)
WARN  (EX1998) : Net 'w_mtimecmp1[63]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":88)
WARN  (EX1998) : Net 'w_plic_aces' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":114)
WARN  (EX1998) : Net 'r_ipi[31]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":258)
WARN  (EX1998) : Net 'r_initaddr[1]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":548)
WARN  (EX1998) : Net 'r_initaddr3[1]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":549)
WARN  (EX1998) : Net 'r_initaddr6[1]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":563)
WARN  (EX1998) : Net 'r_initaddr2[1]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":565)
WARN  (EX1998) : Net 'r_zeroaddr[1]' does not have a driver("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":571)
WARN  (EX2565) : Input 'reset' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v":52)
NOTE  (EX0101) : Current top module is "m_maintn"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "m_alu_c" instantiated to "ALU_C" is swept in optimizing("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":313)
WARN  (NL0002) : The module "m_alu_c" instantiated to "ALU_C" is swept in optimizing("/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v":313)
[95%] Generate netlist file "/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
