/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 312 208)
	(text "i2s_tx" (rect 5 0 34 12)(font "Arial" ))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 48)
		(input)
		(text "resetn" (rect 0 0 30 12)(font "Arial" ))
		(text "resetn" (rect 21 43 51 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 32)
		(input)
		(text "MCLK_in" (rect 0 0 43 12)(font "Arial" ))
		(text "MCLK_in" (rect 21 27 64 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 96)
		(input)
		(text "wave_left_in[(data_width-1)..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "wave_left_in[(data_width-1)..0]" (rect 21 91 172 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "wave_right_in[(data_width-1)..0]" (rect 0 0 155 12)(font "Arial" ))
		(text "wave_right_in[(data_width-1)..0]" (rect 21 107 176 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 248 80)
		(output)
		(text "LRCK_out" (rect 0 0 50 12)(font "Arial" ))
		(text "LRCK_out" (rect 184 72 234 84)(font "Arial" ))
		(line (pt 232 80)(pt 248 80))
	)
	(port
		(pt 248 32)
		(output)
		(text "SDIN_out" (rect 0 0 48 12)(font "Arial" ))
		(text "SDIN_out" (rect 183 27 231 39)(font "Arial" ))
		(line (pt 248 32)(pt 232 32))
	)
	(port
		(pt 248 96)
		(output)
		(text "SCLK_out" (rect 0 0 49 12)(font "Arial" ))
		(text "SCLK_out" (rect 184 88 233 100)(font "Arial" ))
		(line (pt 232 96)(pt 248 96))
	)
	(parameter
		"DATA_WIDTH"
		"24"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"BITPERFRAME"
		"24"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 232 128))
	)
	(annotation_block (parameter)(rect 312 0 504 64))
)
