Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 13 01:19:46 2023
| Host         : DESKTOP-TMLOJI9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file the_whole_clock_timing_summary_routed.rpt -pb the_whole_clock_timing_summary_routed.pb -rpx the_whole_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : the_whole_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 101 register/latch pins with no clock driven by root clock pin: CLOCK_1HZ/clk_1Hz_reg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COUNTER_1ST_DIGIT/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_1ST_DIGIT/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_1ST_DIGIT/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_1ST_DIGIT/count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_1ST_DIGIT/count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_2ND_DIGIT/count_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_3RD_DIGIT/count_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: COUNTER_4TH_DIGIT/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 359 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.773        0.000                      0                  116        0.183        0.000                      0                  116        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.773        0.000                      0                   88        0.183        0.000                      0                   88        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.077        0.000                      0                   28        0.959        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.120ns (26.670%)  route 3.079ns (73.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.322     8.955    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X37Y38         LUT4 (Prop_lut4_I0_O)        0.326     9.281 r  CLOCK_1HZ/count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.281    CLOCK_1HZ/count_0[13]
    SLICE_X37Y38         FDCE                                         r  CLOCK_1HZ/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.442    14.783    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y38         FDCE                                         r  CLOCK_1HZ/count_reg[13]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X37Y38         FDCE (Setup_fdce_C_D)        0.031    15.054    CLOCK_1HZ/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.148ns (27.156%)  route 3.079ns (72.844%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.322     8.955    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X37Y38         LUT4 (Prop_lut4_I0_O)        0.354     9.309 r  CLOCK_1HZ/count[15]_i_1/O
                         net (fo=1, routed)           0.000     9.309    CLOCK_1HZ/count_0[15]
    SLICE_X37Y38         FDCE                                         r  CLOCK_1HZ/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.442    14.783    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y38         FDCE                                         r  CLOCK_1HZ/count_reg[15]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X37Y38         FDCE (Setup_fdce_C_D)        0.075    15.098    CLOCK_1HZ/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.120ns (27.448%)  route 2.960ns (72.552%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.203     8.836    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.326     9.162 r  CLOCK_1HZ/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.162    CLOCK_1HZ/count_0[1]
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.440    14.781    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X38Y35         FDCE (Setup_fdce_C_D)        0.077    15.123    CLOCK_1HZ/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.120ns (27.516%)  route 2.950ns (72.484%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.193     8.826    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.326     9.152 r  CLOCK_1HZ/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.152    CLOCK_1HZ/count_0[2]
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.440    14.781    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[2]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X38Y35         FDCE (Setup_fdce_C_D)        0.081    15.127    CLOCK_1HZ/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.146ns (27.908%)  route 2.960ns (72.092%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.203     8.836    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.352     9.188 r  CLOCK_1HZ/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.188    CLOCK_1HZ/count_0[3]
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.440    14.781    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[3]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X38Y35         FDCE (Setup_fdce_C_D)        0.118    15.164    CLOCK_1HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.148ns (28.011%)  route 2.950ns (71.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.193     8.826    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.354     9.180 r  CLOCK_1HZ/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.180    CLOCK_1HZ/count_0[4]
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.440    14.781    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[4]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X38Y35         FDCE (Setup_fdce_C_D)        0.118    15.164    CLOCK_1HZ/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.120ns (28.489%)  route 2.811ns (71.511%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.054     8.687    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.326     9.013 r  CLOCK_1HZ/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.013    CLOCK_1HZ/count_0[17]
    SLICE_X37Y39         FDCE                                         r  CLOCK_1HZ/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  CLOCK_1HZ/count_reg[17]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y39         FDCE (Setup_fdce_C_D)        0.031    15.055    CLOCK_1HZ/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 1.148ns (28.994%)  route 2.811ns (71.006%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.054     8.687    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.354     9.041 r  CLOCK_1HZ/count[19]_i_1/O
                         net (fo=1, routed)           0.000     9.041    CLOCK_1HZ/count_0[19]
    SLICE_X37Y39         FDCE                                         r  CLOCK_1HZ/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  CLOCK_1HZ/count_reg[19]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y39         FDCE (Setup_fdce_C_D)        0.075    15.099    CLOCK_1HZ/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.120ns (28.725%)  route 2.779ns (71.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.021     8.654    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.326     8.980 r  CLOCK_1HZ/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.980    CLOCK_1HZ/count_0[21]
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y40         FDCE (Setup_fdce_C_D)        0.029    15.053    CLOCK_1HZ/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.120ns (28.732%)  route 2.778ns (71.268%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560     5.081    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  CLOCK_1HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.808     6.408    CLOCK_1HZ/count[1]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  CLOCK_1HZ/count[26]_i_6/O
                         net (fo=1, routed)           0.949     7.481    CLOCK_1HZ/count[26]_i_6_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.633 r  CLOCK_1HZ/count[26]_i_2/O
                         net (fo=27, routed)          1.020     8.653    CLOCK_1HZ/count[26]_i_2_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.326     8.979 r  CLOCK_1HZ/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.979    CLOCK_1HZ/count_0[22]
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[22]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y40         FDCE (Setup_fdce_C_D)        0.031    15.055    CLOCK_1HZ/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  6.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BTN_SW/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/pause_output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.439    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  BTN_SW/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  BTN_SW/clk_en_reg/Q
                         net (fo=2, routed)           0.140     1.720    BTN_SW/clk_en
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.046     1.766 r  BTN_SW/pause_output_i_1/O
                         net (fo=1, routed)           0.000     1.766    BTN_SW/pause_output_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  BTN_SW/pause_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.823     1.950    BTN_SW/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  BTN_SW/pause_output_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.131     1.583    BTN_SW/pause_output_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 BTN_SW/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/pause_output_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.439    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  BTN_SW/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  BTN_SW/clk_en_reg/Q
                         net (fo=2, routed)           0.140     1.720    BTN_SW/clk_en
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.765 r  BTN_SW/pause_output_d_i_1/O
                         net (fo=1, routed)           0.000     1.765    BTN_SW/pause_output_d_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  BTN_SW/pause_output_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.823     1.950    BTN_SW/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  BTN_SW/pause_output_d_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.120     1.572    BTN_SW/pause_output_d_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 BTN_SW/clk_dv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/clk_dv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.439    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  BTN_SW/clk_dv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  BTN_SW/clk_dv_reg[20]/Q
                         net (fo=1, routed)           0.108     1.688    BTN_SW/clk_dv[20]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  BTN_SW/clk_dv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    BTN_SW/clk_dv_reg[20]_i_1_n_4
    SLICE_X11Y21         FDRE                                         r  BTN_SW/clk_dv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.824     1.951    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  BTN_SW/clk_dv_reg[20]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    BTN_SW/clk_dv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 BTN_SW/clk_dv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/clk_dv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.559     1.442    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  BTN_SW/clk_dv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  BTN_SW/clk_dv_reg[8]/Q
                         net (fo=1, routed)           0.108     1.691    BTN_SW/clk_dv[8]
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  BTN_SW/clk_dv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    BTN_SW/clk_dv_reg[8]_i_1_n_4
    SLICE_X11Y18         FDRE                                         r  BTN_SW/clk_dv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.954    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  BTN_SW/clk_dv_reg[8]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    BTN_SW/clk_dv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 BTN_SW/clk_dv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/clk_dv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.558     1.441    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  BTN_SW/clk_dv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  BTN_SW/clk_dv_reg[12]/Q
                         net (fo=1, routed)           0.108     1.690    BTN_SW/clk_dv[12]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  BTN_SW/clk_dv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    BTN_SW/clk_dv_reg[12]_i_1_n_4
    SLICE_X11Y19         FDRE                                         r  BTN_SW/clk_dv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.826     1.953    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  BTN_SW/clk_dv_reg[12]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    BTN_SW/clk_dv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 BTN_SW/clk_dv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/clk_dv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.440    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  BTN_SW/clk_dv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  BTN_SW/clk_dv_reg[16]/Q
                         net (fo=1, routed)           0.108     1.689    BTN_SW/clk_dv[16]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  BTN_SW/clk_dv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    BTN_SW/clk_dv_reg[16]_i_1_n_4
    SLICE_X11Y20         FDRE                                         r  BTN_SW/clk_dv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.825     1.952    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  BTN_SW/clk_dv_reg[16]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    BTN_SW/clk_dv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 BTN_SW/clk_dv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/clk_dv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.560     1.443    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  BTN_SW/clk_dv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  BTN_SW/clk_dv_reg[4]/Q
                         net (fo=1, routed)           0.108     1.692    BTN_SW/clk_dv[4]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  BTN_SW/clk_dv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    BTN_SW/clk_dv_reg[4]_i_1_n_4
    SLICE_X11Y17         FDRE                                         r  BTN_SW/clk_dv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.955    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  BTN_SW/clk_dv_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X11Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    BTN_SW/clk_dv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 BTN_SW/clk_dv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/clk_dv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.559     1.442    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  BTN_SW/clk_dv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  BTN_SW/clk_dv_reg[5]/Q
                         net (fo=1, routed)           0.105     1.688    BTN_SW/clk_dv[5]
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  BTN_SW/clk_dv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    BTN_SW/clk_dv_reg[8]_i_1_n_7
    SLICE_X11Y18         FDRE                                         r  BTN_SW/clk_dv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.954    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  BTN_SW/clk_dv_reg[5]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    BTN_SW/clk_dv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 BTN_SW/clk_dv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/clk_dv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.440    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  BTN_SW/clk_dv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  BTN_SW/clk_dv_reg[13]/Q
                         net (fo=1, routed)           0.105     1.686    BTN_SW/clk_dv[13]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  BTN_SW/clk_dv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    BTN_SW/clk_dv_reg[16]_i_1_n_7
    SLICE_X11Y20         FDRE                                         r  BTN_SW/clk_dv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.825     1.952    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  BTN_SW/clk_dv_reg[13]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    BTN_SW/clk_dv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 BTN_SW/clk_dv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_SW/clk_dv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.439    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  BTN_SW/clk_dv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  BTN_SW/clk_dv_reg[17]/Q
                         net (fo=1, routed)           0.105     1.685    BTN_SW/clk_dv[17]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  BTN_SW/clk_dv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    BTN_SW/clk_dv_reg[20]_i_1_n_7
    SLICE_X11Y21         FDRE                                         r  BTN_SW/clk_dv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.824     1.951    BTN_SW/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  BTN_SW/clk_dv_reg[17]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    BTN_SW/clk_dv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y17   BTN_SW/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   BTN_SW/clk_dv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   BTN_SW/clk_dv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   BTN_SW/clk_dv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   BTN_SW/clk_dv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   BTN_SW/clk_dv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   BTN_SW/clk_dv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   BTN_SW/clk_dv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y21   BTN_SW/clk_dv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   BTN_SW/clk_dv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   BTN_SW/clk_dv_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   BTN_SW/clk_dv_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   CLOCK_1HZ/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   CLOCK_1HZ/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   CLOCK_1HZ/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   CLOCK_1HZ/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   CLOCK_1HZ/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   CLOCK_1HZ/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   CLOCK_1HZ/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   BTN_SW/clk_dv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   BTN_SW/clk_dv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   BTN_SW/clk_dv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   BTN_SW/clk_dv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   BTN_SW/clk_dv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   BTN_SW/clk_dv_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   BTN_SW/clk_dv_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   BTN_SW/clk_dv_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   BTN_SW/clk_dv_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   BTN_SW/clk_dv_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.518ns (15.314%)  route 2.865ns (84.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.865     8.455    CLOCK_1HZ/reset
    SLICE_X37Y40         FDCE                                         f  CLOCK_1HZ/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[21]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.518ns (15.314%)  route 2.865ns (84.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.865     8.455    CLOCK_1HZ/reset
    SLICE_X37Y40         FDCE                                         f  CLOCK_1HZ/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[22]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.518ns (15.314%)  route 2.865ns (84.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.865     8.455    CLOCK_1HZ/reset
    SLICE_X37Y40         FDCE                                         f  CLOCK_1HZ/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[23]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.518ns (15.314%)  route 2.865ns (84.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.865     8.455    CLOCK_1HZ/reset
    SLICE_X37Y40         FDCE                                         f  CLOCK_1HZ/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[24]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.518ns (15.314%)  route 2.865ns (84.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.865     8.455    CLOCK_1HZ/reset
    SLICE_X37Y40         FDCE                                         f  CLOCK_1HZ/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[25]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.518ns (15.314%)  route 2.865ns (84.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.865     8.455    CLOCK_1HZ/reset
    SLICE_X37Y40         FDCE                                         f  CLOCK_1HZ/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  CLOCK_1HZ/count_reg[26]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/clk_1Hz_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.518ns (15.967%)  route 2.726ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.726     8.316    CLOCK_1HZ/reset
    SLICE_X37Y39         FDCE                                         f  CLOCK_1HZ/clk_1Hz_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  CLOCK_1HZ/clk_1Hz_reg_reg/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/clk_1Hz_reg_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.518ns (15.967%)  route 2.726ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.726     8.316    CLOCK_1HZ/reset
    SLICE_X37Y39         FDCE                                         f  CLOCK_1HZ/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  CLOCK_1HZ/count_reg[17]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.518ns (15.967%)  route 2.726ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.726     8.316    CLOCK_1HZ/reset
    SLICE_X37Y39         FDCE                                         f  CLOCK_1HZ/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  CLOCK_1HZ/count_reg[18]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.518ns (15.967%)  route 2.726ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.590 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         2.726     8.316    CLOCK_1HZ/reset
    SLICE_X37Y39         FDCE                                         f  CLOCK_1HZ/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.443    14.784    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  CLOCK_1HZ/count_reg[19]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    CLOCK_1HZ/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.164ns (14.137%)  route 0.996ns (85.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         0.996     2.597    CLOCK_1HZ/reset
    SLICE_X38Y35         FDCE                                         f  CLOCK_1HZ/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.954    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    CLOCK_1HZ/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.164ns (14.137%)  route 0.996ns (85.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         0.996     2.597    CLOCK_1HZ/reset
    SLICE_X38Y35         FDCE                                         f  CLOCK_1HZ/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.954    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    CLOCK_1HZ/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.164ns (14.137%)  route 0.996ns (85.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         0.996     2.597    CLOCK_1HZ/reset
    SLICE_X38Y35         FDCE                                         f  CLOCK_1HZ/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.954    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[3]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    CLOCK_1HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.164ns (14.137%)  route 0.996ns (85.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         0.996     2.597    CLOCK_1HZ/reset
    SLICE_X38Y35         FDCE                                         f  CLOCK_1HZ/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.954    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  CLOCK_1HZ/count_reg[4]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    CLOCK_1HZ/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.164ns (13.337%)  route 1.066ns (86.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         1.066     2.667    CLOCK_1HZ/reset
    SLICE_X38Y36         FDCE                                         f  CLOCK_1HZ/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.954    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y36         FDCE                                         r  CLOCK_1HZ/count_reg[5]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    CLOCK_1HZ/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.164ns (13.337%)  route 1.066ns (86.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         1.066     2.667    CLOCK_1HZ/reset
    SLICE_X38Y36         FDCE                                         f  CLOCK_1HZ/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.827     1.954    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X38Y36         FDCE                                         r  CLOCK_1HZ/count_reg[7]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    CLOCK_1HZ/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.164ns (13.128%)  route 1.085ns (86.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         1.085     2.686    CLOCK_1HZ/reset
    SLICE_X37Y37         FDCE                                         f  CLOCK_1HZ/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.955    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  CLOCK_1HZ/count_reg[10]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    CLOCK_1HZ/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.164ns (13.128%)  route 1.085ns (86.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         1.085     2.686    CLOCK_1HZ/reset
    SLICE_X37Y37         FDCE                                         f  CLOCK_1HZ/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.955    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  CLOCK_1HZ/count_reg[11]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    CLOCK_1HZ/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.164ns (13.128%)  route 1.085ns (86.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         1.085     2.686    CLOCK_1HZ/reset
    SLICE_X37Y37         FDCE                                         f  CLOCK_1HZ/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.955    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  CLOCK_1HZ/count_reg[12]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    CLOCK_1HZ/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 BTN_SW/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.164ns (13.128%)  route 1.085ns (86.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    BTN_SW/clk_IBUF_BUFG
    SLICE_X14Y23         FDPE                                         r  BTN_SW/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  BTN_SW/reset_reg/Q
                         net (fo=129, routed)         1.085     2.686    CLOCK_1HZ/reset
    SLICE_X37Y37         FDCE                                         f  CLOCK_1HZ/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.828     1.955    CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  CLOCK_1HZ/count_reg[6]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    CLOCK_1HZ/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  1.072    





