<!doctype html>
<html lang="en">
  <head>
    <!-- Required meta tags -->
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <!-- Bootstrap CSS -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-eOJMYsd53ii+scO/bJGFsiCZc+5NDVN2yr8+0RDqr0Ql0h+rP48ckxlpbzKgwra6" crossorigin="anonymous">

    <title>SA Tutorial FCCM21</title>
  </head>
  <body>
    <nav class="navbar navbar-expand-lg navbar-light bg-light">
      <div class="collapse navbar-collapse justify-content-end">
        <ul class="navbar-nav me-2">
          <li class="nav-item">
            <a class="nav-link active" aria-current="page" href="#">Home</a>
          </li>
        </ul>
      </div>
    </nav>
    
    <div class="container mt-2">
      <div class="row">
        <h2 class="text-center">Productive Construction of High-Performance Systolic Arrays on FPGAs</h2>
      </div>
      <div class="row">
        <h3 class="text-center">FCCM Tutorial 2021</h3>
      </div>
      <div class="row">
        <h6 class="text-center">May 12</h6>
      </div>
      <div class="row">
        <h3> Organizers </h3>
        <ul>
           <li>Zhiru Zhang (Cornell University)</li>
        </ul>
      </div>
      <div class="row">
        <h3> Overview </h3>
        <p>Recent years have seen a growing number of application-specific systolic arrays (SAs) implemented on modern FPGAs for efficient compute acceleration. The characteristics of near-neighbor connections make SAs a great match for FPGAs, where it is particularly important to minimize long interconnects to meet the target clock frequency. However, it requires a tremendous amount of human effort to design and implement a high-performance SA for a given algorithm using the traditional RTL-based methodology. On the other hand, existing high-level synthesis (HLS) tools force the programmers to do “micro-coding” where many optimizations must be carried out through tedious code restructuring and/or insertion of vendor-specific pragmas. In this tutorial, we introduce our recent efforts on developing new programming models and automatic synthesis capabilities that enable FPGA programmers to productively build high-performance SAs.</p>
      </div>
      <div class="row">
        <h3> Schedule </h3>
        
      </div>
      <div class="row">
        <h3> Resources </h3>
        
      </div>
      <div class="row">
        <h3> Publications </h3>
        
      </div>
    </div>

  </body>
</html>


