module and_2in(A,B,Y);
input A,B;
output Y;
wire Y;
assign Y=A&B;
endmodule