Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 07BC3C4D065
	for <lists+qemu-devel@lfdr.de>; Tue, 11 Nov 2025 11:30:06 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vIlck-0008SF-W8; Tue, 11 Nov 2025 05:29:19 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <corvin.koehne@gmail.com>)
 id 1vIlcN-0007h4-0g
 for qemu-devel@nongnu.org; Tue, 11 Nov 2025 05:28:55 -0500
Received: from mail-ej1-x62c.google.com ([2a00:1450:4864:20::62c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <corvin.koehne@gmail.com>)
 id 1vIlcH-0000I6-Av
 for qemu-devel@nongnu.org; Tue, 11 Nov 2025 05:28:54 -0500
Received: by mail-ej1-x62c.google.com with SMTP id
 a640c23a62f3a-b72dad1b713so498793166b.2
 for <qemu-devel@nongnu.org>; Tue, 11 Nov 2025 02:28:48 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1762856927; x=1763461727; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=ma7NM/EMUNjVg7q3k/Bpes+XFemvPD5AxIlXcPcgP2Y=;
 b=BMQlS3eGrjT4eJv8QTgjgm4N8uoSAoZ4TgP0qfAbv/VnVlCsRJ70mdM+Jt54h+vWWu
 DxmH1NxnM7pl5T00NMd4bwi1Y58s30WedoPU+yh1liAmQHPi7IaiQrbcwSOby2+dI57g
 wyTR/CCirc0FGRfbH8BEzNTh5ingMU+3Aj174eyVeX04wAPHgzj7I3oPRqh3R3iDbf5q
 1sEeA2fXN9SxVuOj2CDo+gk7aAIXeWYGdm+MeIEG1f9Zh25V/kF36rZhhhcvQm+C9Edj
 fViBYrcdA6nGji9Qb858XLAR8/teDdfxeJqBmYvYSpATHmK9MUrOg8unensn1hUFN7t+
 oD0A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1762856927; x=1763461727;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=ma7NM/EMUNjVg7q3k/Bpes+XFemvPD5AxIlXcPcgP2Y=;
 b=jPYX2IurnrsDJRk02jgfejUhVHYu1pqQ+qRVew4M/7k+Mk0iKLvAcwVaX3ca1b1x6T
 ZwHkMYDbuepRjqEgRk9Df6V1WXYg7OuWjsgEwEI0nSepQ3FDrSzvdZJz6SbAO5yZJ0VX
 U/veT8w3F4CSJdqJl5ZR+t8OoOXw8UEK3rapgp5jCpbOzk4gI5Nx9XUacb+OcbXh2Zz5
 ilh5GHXcqWWzCXETSBI6mlFvwH+jHc7QBsQa9Y5PNKowYnLLeRbcdg7MKF60UbQrDesu
 oXjThcjPSfWxjJvWd6M4s/HqFVwVN3RETRlkWutNrEY2v/eUWwsKzjaYmaoJmsIuwM3v
 JDcw==
X-Gm-Message-State: AOJu0YxBv0FndspqAxar0Q9X3G96xO6GRxvBtDT8utBSdnKY829wGMD7
 e6Ql1Ct/fZweWpaBQ81Cd0ZsF5KPJJ/itk2Ls85WdK99VjcWMVVJF2RFn8ECisaF
X-Gm-Gg: ASbGncunj9pcpwu9pxIgKjCie+rofbBbRRcsuciMBtke+53UlYyhd7YyLUAFLFGgPsy
 O6ft9Q34UVcZut0oadhpJceEcFfGrgZeo+qBRLogHphHEYaub/vKhzDLI9U4elWwx4PFp5a6ZW6
 neqOntITZ2Ni8bw0beg5PX/qs5HgsXXHHbd9oDevmUfPa06cVmG+AgFq3PciRd6sY4+7CA4Otdd
 uwsIxe9egWEYFhFZAvVgMqV1YzhGBySfrBgPnjEqYvQWpqgXltXxLxbvY4Er00WTtBg8awlN6Yo
 a66Gf/9dA8f7RtezKvU8otwQ5bwb/RS8muPwysw5pjHDDUOf5/R/5OIE7tR7myPVfPmTl9QLQFT
 Z6qUe3DJZskUGyEWHcIvE4CRg6H4TEdwJ8SHlOjtFjnU5Q0W36sOB58wUY/Mw+Wq9ZK1/1Hre7z
 QPPj2AbifpJn95p9onAJ8IiQ==
X-Google-Smtp-Source: AGHT+IG+7Go24+fJW3LJ9vVG3Gt+USa9fd+svrObP8SRVTu5gTVO0hL+MPzdSiNQmX0vn46emjNaow==
X-Received: by 2002:a17:906:d554:b0:b3d:73e1:d809 with SMTP id
 a640c23a62f3a-b72e05e7b30mr1405730066b.48.1762856927038; 
 Tue, 11 Nov 2025 02:28:47 -0800 (PST)
Received: from PC-DA2D10.beckhoff.com
 ([2001:9e8:dc12:ce00:ae91:a1ff:fe8b:15a7])
 by smtp.gmail.com with ESMTPSA id
 a640c23a62f3a-b72bdbd1ecfsm1290619366b.10.2025.11.11.02.28.46
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 11 Nov 2025 02:28:46 -0800 (PST)
From: =?UTF-8?q?Corvin=20K=C3=B6hne?= <corvin.koehne@gmail.com>
To: qemu-devel@nongnu.org
Cc: Peter Maydell <peter.maydell@linaro.org>,
 =?UTF-8?q?Yannick=20Vo=C3=9Fen?= <y.vossen@beckhoff.com>,
 qemu-block@nongnu.org, Paolo Bonzini <pbonzini@redhat.com>,
 Hanna Reitz <hreitz@redhat.com>, Alistair Francis <alistair@alistair23.me>,
 qemu-arm@nongnu.org,
 =?UTF-8?q?Corvin=20K=C3=B6hne?= <c.koehne@beckhoff.com>,
 Kevin Wolf <kwolf@redhat.com>,
 "Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
 YannickV <Y.Vossen@beckhoff.com>,
 "Edgar E. Iglesias" <edgar.iglesias@amd.com>
Subject: [PATCH v4 10/15] hw/misc/zynq_slcr: Add logic for DCI configuration
Date: Tue, 11 Nov 2025 11:28:31 +0100
Message-ID: <20251111102836.212535-11-corvin.koehne@gmail.com>
X-Mailer: git-send-email 2.47.3
In-Reply-To: <20251111102836.212535-1-corvin.koehne@gmail.com>
References: <20251111102836.212535-1-corvin.koehne@gmail.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::62c;
 envelope-from=corvin.koehne@gmail.com; helo=mail-ej1-x62c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

From: YannickV <Y.Vossen@beckhoff.com>

The registers for the digitally controlled impedance (DCI) clock are
part of the system level control registers (SLCR). The DONE bit in
the status register indicates a successfull DCI calibration. An
description of the calibration process can be found here:
https://docs.amd.com/r/en-US/ug585-zynq-7000-SoC-TRM/DDR-IOB-Impedance-Calibration

The DCI control register and status register have been added. As soon
as the ENABLE and RESET bit are set, the RESET bit has also been toggled
to 0 before and the UPDATE_CONTROL is not set, the DONE bit in the status
register is set. If these bits change the DONE bit is reset. Note that the
option bits are not taken into consideration.

Signed-off-by: YannickV <Y.Vossen@beckhoff.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@amd.com>
---
 hw/misc/zynq_slcr.c | 31 +++++++++++++++++++++++++++++++
 1 file changed, 31 insertions(+)

diff --git a/hw/misc/zynq_slcr.c b/hw/misc/zynq_slcr.c
index a766bab182..d7a2994f47 100644
--- a/hw/misc/zynq_slcr.c
+++ b/hw/misc/zynq_slcr.c
@@ -180,6 +180,12 @@ REG32(GPIOB_CFG_HSTL, 0xb14)
 REG32(GPIOB_DRVR_BIAS_CTRL, 0xb18)
 
 REG32(DDRIOB, 0xb40)
+REG32(DDRIOB_DCI_CTRL, 0xb70)
+    FIELD(DDRIOB_DCI_CTRL, RESET, 0, 1)
+    FIELD(DDRIOB_DCI_CTRL, ENABLE, 1, 1)
+    FIELD(DDRIOB_DCI_CTRL, UPDATE_CONTROL, 20, 1)
+REG32(DDRIOB_DCI_STATUS, 0xb74)
+    FIELD(DDRIOB_DCI_STATUS, DONE, 13, 1)
 #define DDRIOB_LENGTH 14
 
 #define ZYNQ_SLCR_MMIO_SIZE     0x1000
@@ -193,6 +199,8 @@ struct ZynqSLCRState {
 
     MemoryRegion iomem;
 
+    bool ddriob_dci_ctrl_reset_toggled;
+
     uint32_t regs[ZYNQ_SLCR_NUM_REGS];
 
     Clock *ps_clk;
@@ -331,6 +339,8 @@ static void zynq_slcr_reset_init(Object *obj, ResetType type)
 
     DB_PRINT("RESET\n");
 
+    s->ddriob_dci_ctrl_reset_toggled = false;
+
     s->regs[R_LOCKSTA] = 1;
     /* 0x100 - 0x11C */
     s->regs[R_ARM_PLL_CTRL]   = 0x0001A008;
@@ -418,6 +428,8 @@ static void zynq_slcr_reset_init(Object *obj, ResetType type)
     s->regs[R_DDRIOB + 4] = s->regs[R_DDRIOB + 5] = s->regs[R_DDRIOB + 6]
                           = 0x00000e00;
     s->regs[R_DDRIOB + 12] = 0x00000021;
+
+    s->regs[R_DDRIOB_DCI_CTRL] = 0x00000020;
 }
 
 static void zynq_slcr_reset_hold(Object *obj, ResetType type)
@@ -554,6 +566,25 @@ static void zynq_slcr_write(void *opaque, hwaddr offset,
                 (int)offset, (unsigned)val & 0xFFFF);
         }
         return;
+
+    case R_DDRIOB_DCI_CTRL:
+        if (!FIELD_EX32(val, DDRIOB_DCI_CTRL, RESET) &&
+            FIELD_EX32(s->regs[R_DDRIOB_DCI_CTRL], DDRIOB_DCI_CTRL, RESET)) {
+
+            s->ddriob_dci_ctrl_reset_toggled = true;
+            DB_PRINT("DDRIOB DCI CTRL RESET was toggled\n");
+        }
+
+        if (FIELD_EX32(val, DDRIOB_DCI_CTRL, ENABLE) &&
+            FIELD_EX32(val, DDRIOB_DCI_CTRL, RESET) &&
+            !FIELD_EX32(val, DDRIOB_DCI_CTRL, UPDATE_CONTROL) &&
+            s->ddriob_dci_ctrl_reset_toggled) {
+
+            s->regs[R_DDRIOB_DCI_STATUS] |= R_DDRIOB_DCI_STATUS_DONE_MASK;
+        } else {
+            s->regs[R_DDRIOB_DCI_STATUS] &= ~R_DDRIOB_DCI_STATUS_DONE_MASK;
+        }
+        break;
     }
 
     if (s->regs[R_LOCKSTA]) {
-- 
2.47.3


