lbl_8001A964:
/* 8001A964 00000000  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8001A968 00000004  7C 08 02 A6 */	mflr r0
/* 8001A96C 00000008  90 01 00 34 */	stw r0, 0x34(r1)
/* 8001A970 0000000C  38 A3 04 D0 */	addi r5, r3, 0x4d0
/* 8001A974 00000010  38 84 04 D0 */	addi r4, r4, 0x4d0
/* 8001A978 00000014  38 61 00 18 */	addi r3, r1, 0x18
/* 8001A97C 00000018  48 24 C1 B9 */	bl __mi__4cXyzCFRC3Vec
/* 8001A980 0000001C  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 8001A984 00000020  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 8001A988 00000024  C0 02 82 04 */	lfs f0, f_op_f_op_actor_mng__LIT_4645(r2)
/* 8001A98C 00000028  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 8001A990 0000002C  C0 01 00 20 */	lfs f0, 0x20(r1)
/* 8001A994 00000030  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 8001A998 00000034  38 61 00 0C */	addi r3, r1, 0xc
/* 8001A99C 00000038  48 32 C7 9D */	bl PSVECSquareMag
/* 8001A9A0 0000003C  C0 02 82 04 */	lfs f0, f_op_f_op_actor_mng__LIT_4645(r2)
/* 8001A9A4 00000040  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001A9A8 00000000  40 81 00 58 */	ble lbl_8001AA00
/* 8001A9AC 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 8001A9B0 00000008  C8 82 82 08 */	lfd f4, f_op_f_op_actor_mng__LIT_4745(r2)
/* 8001A9B4 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 8001A9B8 00000010  C8 62 82 10 */	lfd f3, f_op_f_op_actor_mng__LIT_4746(r2)
/* 8001A9BC 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 8001A9C0 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 8001A9C4 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 8001A9C8 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 8001A9CC 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 8001A9D0 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 8001A9D4 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 8001A9D8 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 8001A9DC 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 8001A9E0 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 8001A9E4 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 8001A9E8 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 8001A9EC 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 8001A9F0 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 8001A9F4 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 8001A9F8 00000050  FC 20 08 18 */	frsp f1, f1
/* 8001A9FC 00000054  48 00 00 88 */	b lbl_8001AA84
lbl_8001AA00:
/* 8001AA00 00000000  C8 02 82 18 */	lfd f0, f_op_f_op_actor_mng__LIT_4747(r2)
/* 8001AA04 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001AA08 00000000  40 80 00 10 */	bge lbl_8001AA18
/* 8001AA0C 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 8001AA10 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 8001AA14 0000000C  48 00 00 70 */	b lbl_8001AA84
lbl_8001AA18:
/* 8001AA18 00000000  D0 21 00 08 */	stfs f1, 8(r1)
/* 8001AA1C 00000004  80 81 00 08 */	lwz r4, 8(r1)
/* 8001AA20 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 8001AA24 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 8001AA28 00000010  7C 03 00 00 */	cmpw r3, r0
/* 8001AA2C 00000014  41 82 00 14 */	beq lbl_8001AA40
/* 8001AA30 00000018  40 80 00 40 */	bge lbl_8001AA70
/* 8001AA34 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 8001AA38 00000020  41 82 00 20 */	beq lbl_8001AA58
/* 8001AA3C 00000024  48 00 00 34 */	b lbl_8001AA70
lbl_8001AA40:
/* 8001AA40 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 8001AA44 00000004  41 82 00 0C */	beq lbl_8001AA50
/* 8001AA48 00000008  38 00 00 01 */	li r0, 1
/* 8001AA4C 0000000C  48 00 00 28 */	b lbl_8001AA74
lbl_8001AA50:
/* 8001AA50 00000000  38 00 00 02 */	li r0, 2
/* 8001AA54 00000004  48 00 00 20 */	b lbl_8001AA74
lbl_8001AA58:
/* 8001AA58 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 8001AA5C 00000004  41 82 00 0C */	beq lbl_8001AA68
/* 8001AA60 00000008  38 00 00 05 */	li r0, 5
/* 8001AA64 0000000C  48 00 00 10 */	b lbl_8001AA74
lbl_8001AA68:
/* 8001AA68 00000000  38 00 00 03 */	li r0, 3
/* 8001AA6C 00000004  48 00 00 08 */	b lbl_8001AA74
lbl_8001AA70:
/* 8001AA70 00000000  38 00 00 04 */	li r0, 4
lbl_8001AA74:
/* 8001AA74 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 8001AA78 00000004  40 82 00 0C */	bne lbl_8001AA84
/* 8001AA7C 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 8001AA80 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_8001AA84:
/* 8001AA84 00000000  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8001AA88 00000004  7C 08 03 A6 */	mtlr r0
/* 8001AA8C 00000008  38 21 00 30 */	addi r1, r1, 0x30
/* 8001AA90 0000000C  4E 80 00 20 */	blr 
