///Reader of register TIMACR2
pub type R = crate::R<u32, super::TIMACR2>;
///Writer for register TIMACR2
pub type W = crate::W<u32, super::TIMACR2>;
///Register TIMACR2 `reset()`'s with value 0
impl crate::ResetValue for super::TIMACR2 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
///Reader of field `TRGHLF`
pub type TRGHLF_R = crate::R<bool, bool>;
///Write proxy for field `TRGHLF`
pub struct TRGHLF_W<'a> {
    w: &'a mut W,
}
impl<'a> TRGHLF_W<'a> {
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20);
        self.w
    }
}
///Reader of field `GTCMP3`
pub type GTCMP3_R = crate::R<bool, bool>;
///Write proxy for field `GTCMP3`
pub struct GTCMP3_W<'a> {
    w: &'a mut W,
}
impl<'a> GTCMP3_W<'a> {
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17);
        self.w
    }
}
///Reader of field `GTCMP1`
pub type GTCMP1_R = crate::R<bool, bool>;
///Write proxy for field `GTCMP1`
pub struct GTCMP1_W<'a> {
    w: &'a mut W,
}
impl<'a> GTCMP1_W<'a> {
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16);
        self.w
    }
}
///Reader of field `FEROM`
pub type FEROM_R = crate::R<u8, u8>;
///Write proxy for field `FEROM`
pub struct FEROM_W<'a> {
    w: &'a mut W,
}
impl<'a> FEROM_W<'a> {
    ///Writes raw bits to the field
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 14)) | (((value as u32) & 0x03) << 14);
        self.w
    }
}
///Reader of field `BMROM`
pub type BMROM_R = crate::R<u8, u8>;
///Write proxy for field `BMROM`
pub struct BMROM_W<'a> {
    w: &'a mut W,
}
impl<'a> BMROM_W<'a> {
    ///Writes raw bits to the field
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 12)) | (((value as u32) & 0x03) << 12);
        self.w
    }
}
///Reader of field `ADROM`
pub type ADROM_R = crate::R<u8, u8>;
///Write proxy for field `ADROM`
pub struct ADROM_W<'a> {
    w: &'a mut W,
}
impl<'a> ADROM_W<'a> {
    ///Writes raw bits to the field
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 10)) | (((value as u32) & 0x03) << 10);
        self.w
    }
}
///Reader of field `OUTROM`
pub type OUTROM_R = crate::R<u8, u8>;
///Write proxy for field `OUTROM`
pub struct OUTROM_W<'a> {
    w: &'a mut W,
}
impl<'a> OUTROM_W<'a> {
    ///Writes raw bits to the field
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 8)) | (((value as u32) & 0x03) << 8);
        self.w
    }
}
///Reader of field `ROM`
pub type ROM_R = crate::R<u8, u8>;
///Write proxy for field `ROM`
pub struct ROM_W<'a> {
    w: &'a mut W,
}
impl<'a> ROM_W<'a> {
    ///Writes raw bits to the field
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 6)) | (((value as u32) & 0x03) << 6);
        self.w
    }
}
///Reader of field `UDM`
pub type UDM_R = crate::R<bool, bool>;
///Write proxy for field `UDM`
pub struct UDM_W<'a> {
    w: &'a mut W,
}
impl<'a> UDM_W<'a> {
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4);
        self.w
    }
}
///Reader of field `DCDR`
pub type DCDR_R = crate::R<bool, bool>;
///Write proxy for field `DCDR`
pub struct DCDR_W<'a> {
    w: &'a mut W,
}
impl<'a> DCDR_W<'a> {
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
///Reader of field `DCDS`
pub type DCDS_R = crate::R<bool, bool>;
///Write proxy for field `DCDS`
pub struct DCDS_W<'a> {
    w: &'a mut W,
}
impl<'a> DCDS_W<'a> {
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1);
        self.w
    }
}
///Reader of field `DCDE`
pub type DCDE_R = crate::R<bool, bool>;
///Write proxy for field `DCDE`
pub struct DCDE_W<'a> {
    w: &'a mut W,
}
impl<'a> DCDE_W<'a> {
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
impl R {
    ///Bit 20 - Triggered-half mode
    #[inline(always)]
    pub fn trghlf(&self) -> TRGHLF_R {
        TRGHLF_R::new(((self.bits >> 20) & 0x01) != 0)
    }
    ///Bit 17 - Greater than Compare 3 PWM mode
    #[inline(always)]
    pub fn gtcmp3(&self) -> GTCMP3_R {
        GTCMP3_R::new(((self.bits >> 17) & 0x01) != 0)
    }
    ///Bit 16 - Greater than Compare 1 PWM mode
    #[inline(always)]
    pub fn gtcmp1(&self) -> GTCMP1_R {
        GTCMP1_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    ///Bits 14:15 - Fault and Event Roll-Over Mode
    #[inline(always)]
    pub fn ferom(&self) -> FEROM_R {
        FEROM_R::new(((self.bits >> 14) & 0x03) as u8)
    }
    ///Bits 12:13 - Burst Mode Roll-Over Mode
    #[inline(always)]
    pub fn bmrom(&self) -> BMROM_R {
        BMROM_R::new(((self.bits >> 12) & 0x03) as u8)
    }
    ///Bits 10:11 - ADC Roll-Over Mode
    #[inline(always)]
    pub fn adrom(&self) -> ADROM_R {
        ADROM_R::new(((self.bits >> 10) & 0x03) as u8)
    }
    ///Bits 8:9 - Output Roll-Over Mode
    #[inline(always)]
    pub fn outrom(&self) -> OUTROM_R {
        OUTROM_R::new(((self.bits >> 8) & 0x03) as u8)
    }
    ///Bits 6:7 - Roll-Over Mode
    #[inline(always)]
    pub fn rom(&self) -> ROM_R {
        ROM_R::new(((self.bits >> 6) & 0x03) as u8)
    }
    ///Bit 4 - Up-Down Mode
    #[inline(always)]
    pub fn udm(&self) -> UDM_R {
        UDM_R::new(((self.bits >> 4) & 0x01) != 0)
    }
    ///Bit 2 - Dual Channel DAC Reset trigger
    #[inline(always)]
    pub fn dcdr(&self) -> DCDR_R {
        DCDR_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    ///Bit 1 - Dual Channel DAC Step trigger
    #[inline(always)]
    pub fn dcds(&self) -> DCDS_R {
        DCDS_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    ///Bit 0 - Dual Channel DAC trigger enable
    #[inline(always)]
    pub fn dcde(&self) -> DCDE_R {
        DCDE_R::new((self.bits & 0x01) != 0)
    }
}
impl W {
    ///Bit 20 - Triggered-half mode
    #[inline(always)]
    pub fn trghlf(&mut self) -> TRGHLF_W {
        TRGHLF_W { w: self }
    }
    ///Bit 17 - Greater than Compare 3 PWM mode
    #[inline(always)]
    pub fn gtcmp3(&mut self) -> GTCMP3_W {
        GTCMP3_W { w: self }
    }
    ///Bit 16 - Greater than Compare 1 PWM mode
    #[inline(always)]
    pub fn gtcmp1(&mut self) -> GTCMP1_W {
        GTCMP1_W { w: self }
    }
    ///Bits 14:15 - Fault and Event Roll-Over Mode
    #[inline(always)]
    pub fn ferom(&mut self) -> FEROM_W {
        FEROM_W { w: self }
    }
    ///Bits 12:13 - Burst Mode Roll-Over Mode
    #[inline(always)]
    pub fn bmrom(&mut self) -> BMROM_W {
        BMROM_W { w: self }
    }
    ///Bits 10:11 - ADC Roll-Over Mode
    #[inline(always)]
    pub fn adrom(&mut self) -> ADROM_W {
        ADROM_W { w: self }
    }
    ///Bits 8:9 - Output Roll-Over Mode
    #[inline(always)]
    pub fn outrom(&mut self) -> OUTROM_W {
        OUTROM_W { w: self }
    }
    ///Bits 6:7 - Roll-Over Mode
    #[inline(always)]
    pub fn rom(&mut self) -> ROM_W {
        ROM_W { w: self }
    }
    ///Bit 4 - Up-Down Mode
    #[inline(always)]
    pub fn udm(&mut self) -> UDM_W {
        UDM_W { w: self }
    }
    ///Bit 2 - Dual Channel DAC Reset trigger
    #[inline(always)]
    pub fn dcdr(&mut self) -> DCDR_W {
        DCDR_W { w: self }
    }
    ///Bit 1 - Dual Channel DAC Step trigger
    #[inline(always)]
    pub fn dcds(&mut self) -> DCDS_W {
        DCDS_W { w: self }
    }
    ///Bit 0 - Dual Channel DAC trigger enable
    #[inline(always)]
    pub fn dcde(&mut self) -> DCDE_W {
        DCDE_W { w: self }
    }
}
