INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Downloads/lab8-20250512T074643Z-001/SPM/SPM.srcs/sources_1/new/SixteenBitShiftRightReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitShiftRightReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Downloads/lab8-20250512T074643Z-001/SPM/SPM.srcs/sources_1/new/UniversalReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UniversalReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Downloads/lab8-20250512T074643Z-001/SPM/SPM.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
WARNING: [VRFC 10-8497] literal value 'b10100000001011111 truncated to fit in 16 bits [C:/Users/omarbeheiry/Downloads/lab8-20250512T074643Z-001/SPM/SPM.srcs/sim_1/new/reg_tb.v:56]
