
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Apr 25 06:46:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 328.039 ; gain = 41.434
Command: read_checkpoint -auto_incremental -incremental C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7744
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1001.473 ; gain = 469.934
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:90]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:148]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:531' bound to instance 'design_1_i' of component 'design_1' [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:52]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:553]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_1' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1248]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:260]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29472]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_1_11_SRL_FIFO' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43175' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43175]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43175]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90780' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90780]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90780]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155012' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155012]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155012]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90780' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155012' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90780' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155012' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90780' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155012' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_1_11_SRL_FIFO' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_1_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:59' bound to instance 'axi_bram_ctrl_1' of component 'design_1_axi_bram_ctrl_1_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1291]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_1_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:260]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:104]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:862]
INFO: [Synth 8-3491] module 'design_1_axi_dma_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'design_1_axi_dma_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1334]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:104]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:21806' bound to instance 'U0' of component 'axi_dma' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22151]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:55204]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:53343]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:13674]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:13674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:7368]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-226] default block is never used [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9442]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:7368]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:12119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10621]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10621]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:12119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:20100]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:20100]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:19398]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:19398]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:53343]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:49399]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:49399]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:55204]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22151]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:104]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1376]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:446]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1399]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2216]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2272]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2272]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2272]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2272]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2272]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2216]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2523]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2523]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1GOYQYZ' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2765]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00arn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00arn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00awn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00awn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00bn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00bn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00rn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00rn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00wn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00wn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2765]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_1XMPFJB' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3007]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01e_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/synth/bd_afc3_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01e_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/synth/bd_afc3_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1XMPFJB' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3007]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_94N5OD' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3249]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01arn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01arn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01awn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01awn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01bn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01bn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01rn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01rn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01wn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01wn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_94N5OD' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3249]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01s2a_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01s2a_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_1I9A8BR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3491]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m02e_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/synth/bd_afc3_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m02e_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/synth/bd_afc3_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_1I9A8BR' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3491]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_PO9IG6' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3733]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m02arn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/synth/bd_afc3_m02arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m02arn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/synth/bd_afc3_m02arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m02awn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/synth/bd_afc3_m02awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m02awn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/synth/bd_afc3_m02awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m02bn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/synth/bd_afc3_m02bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m02bn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/synth/bd_afc3_m02bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m02rn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/synth/bd_afc3_m02rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m02rn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/synth/bd_afc3_m02rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m02wn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/synth/bd_afc3_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m02wn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/synth/bd_afc3_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_PO9IG6' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3733]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m02s2a_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/synth/bd_afc3_m02s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m02s2a_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/synth/bd_afc3_m02s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_1N01L5Z' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3975]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m03e_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_53/synth/bd_afc3_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m03e_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_53/synth/bd_afc3_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_1N01L5Z' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3975]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_1HP4O9C' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4217]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m03arn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/synth/bd_afc3_m03arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m03arn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/synth/bd_afc3_m03arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m03awn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_50/synth/bd_afc3_m03awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m03awn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_50/synth/bd_afc3_m03awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m03bn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_52/synth/bd_afc3_m03bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m03bn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_52/synth/bd_afc3_m03bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m03rn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_49/synth/bd_afc3_m03rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m03rn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_49/synth/bd_afc3_m03rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m03wn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_51/synth/bd_afc3_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m03wn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_51/synth/bd_afc3_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_1HP4O9C' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4217]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m03s2a_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/synth/bd_afc3_m03s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m03s2a_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/synth/bd_afc3_m03s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm04_exit_pipeline_imp_1D8WVFR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4459]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m04e_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_60/synth/bd_afc3_m04e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m04e_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_60/synth/bd_afc3_m04e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm04_exit_pipeline_imp_1D8WVFR' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4459]
INFO: [Synth 8-6157] synthesizing module 'm04_nodes_imp_19KV9JK' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4757]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m04arn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_55/synth/bd_afc3_m04arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m04arn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_55/synth/bd_afc3_m04arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m04awn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_57/synth/bd_afc3_m04awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m04awn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_57/synth/bd_afc3_m04awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m04bn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_59/synth/bd_afc3_m04bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m04bn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_59/synth/bd_afc3_m04bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m04rn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_56/synth/bd_afc3_m04rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m04rn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_56/synth/bd_afc3_m04rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m04wn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_58/synth/bd_afc3_m04wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m04wn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_58/synth/bd_afc3_m04wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm04_nodes_imp_19KV9JK' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4757]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m04s2a_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_54/synth/bd_afc3_m04s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m04s2a_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_54/synth/bd_afc3_m04s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4999]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_afc3_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:5398]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_afc3_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:5398]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' has 82 connections declared, but only 80 given [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:5398]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:4999]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:5481]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:5481]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_4N4PBE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:5723]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arinsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arinsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_aroutsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_aroutsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awinsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awinsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awoutsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awoutsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_binsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_binsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_boutsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_boutsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_1MZRIMQ' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2281]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arni_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arni_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awni_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awni_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_bni_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_bni_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rni_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rni_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_wni_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_wni_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_1MZRIMQ' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2281]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rinsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rinsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_routsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_routsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_winsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_winsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_woutsw_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_woutsw_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_4N4PBE' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:5723]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:59' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1532]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2089' bound to instance 'U0' of component 'axi_uartlite' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1557]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:80]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_blk_mem_gen_0_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/5ec1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:80]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:65' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1578]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:65]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:59' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1585]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_DEVICE bound to: xc7s50 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 0 - type: integer 
	Parameter C_USE_BSCAN_SWITCH bound to: 0 - type: integer 
	Parameter C_USE_JTAG_BSCAN bound to: 1 - type: integer 
	Parameter C_DTM_IDCODE bound to: 147 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_RISCV' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:10836' bound to instance 'U0' of component 'mdm_riscv' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:1662]
INFO: [Synth 8-638] synthesizing module 'MDM_RISCV' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:12521]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:510' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14162]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:534]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:544]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:534]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:1735' bound to instance 'LUT1_I' of component 'MB_LUT1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14180]
INFO: [Synth 8-638] synthesizing module 'mdm_riscv_v1_0_3_MB_LUT1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:1749]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:1771]
INFO: [Synth 8-256] done synthesizing module 'mdm_riscv_v1_0_3_MB_LUT1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:1749]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:319' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14224]
INFO: [Synth 8-638] synthesizing module 'mdm_riscv_v1_0_3_xil_scan_reset_control' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'mdm_riscv_v1_0_3_xil_scan_reset_control' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFGCE_1' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:621' bound to instance 'BUFG_JTAG_TCK' of component 'MB_BUFGCE_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14620]
INFO: [Synth 8-638] synthesizing module 'MB_BUFGCE_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:635]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFGCE_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:645]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFGCE_1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:635]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DTM_IDCODE bound to: 147 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 1 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:5226' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14780]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:6464]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DTM_IDCODE bound to: 147 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3265' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:7942]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3507]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3651]
WARNING: [Synth 8-3919] null assignment ignored [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3651]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:319' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3676]
INFO: [Synth 8-226] default block is never used [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3754]
	Parameter C_TARGET bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFGCE_1' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:621' bound to instance 'BUFG_DRCK' of component 'MB_BUFGCE_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3914]
	Parameter C_TARGET bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:572' bound to instance 'BUFG_UPDATE' of component 'MB_BUFG' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3926]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:585]
	Parameter C_TARGET bound to: 9 - type: integer 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:595]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:585]
WARNING: [Synth 8-3919] null assignment ignored [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:4272]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3507]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:6464]
INFO: [Synth 8-256] done synthesizing module 'MDM_RISCV' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:12521]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_microblaze_riscv_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/synth/design_1_microblaze_riscv_0_0.vhd:59' bound to instance 'microblaze_riscv_0' of component 'design_1_microblaze_riscv_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1598]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_riscv_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/synth/design_1_microblaze_riscv_0_0.vhd:116]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_PART bound to: xc7s50csga324-1 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PDADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_riscv_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter C_ARCHID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_IMPID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_HARTID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_S_AXI bound to: 0 - type: integer 
	Parameter C_USE_MULDIV bound to: 0 - type: integer 
	Parameter C_USE_ATOMIC bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_COMPRESSION bound to: 0 - type: integer 
	Parameter C_USE_BITMAN bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_MISALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_INSTR_EXCEPTION bound to: 2 - type: integer 
	Parameter C_PMP_ENTRIES bound to: 0 - type: integer 
	Parameter C_PMP_GRANULARITY bound to: 2 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_SLEEP bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_COUNTERS bound to: 1 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 0 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 0 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 64 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 0 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'riscv' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/f9dd/hdl/microblaze_riscv_v1_0_vh_rfs.vhd:128013' bound to instance 'U0' of component 'riscv' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/synth/design_1_microblaze_riscv_0_0.vhd:829]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_riscv_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/synth/design_1_microblaze_riscv_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'microblaze_riscv_0_local_memory_imp_1TUIWYR' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:41]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:59' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000100001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:59' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:267]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:59' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:295]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000100001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:59' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:349]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:59' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:377]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/5ec1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'microblaze_riscv_0_local_memory_imp_1TUIWYR' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:41]
INFO: [Synth 8-3491] module 'design_1_myip_pong2_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/synth/design_1_myip_pong2_0_0.vhd:56' bound to instance 'myip_pong2_0' of component 'design_1_myip_pong2_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'design_1_myip_pong2_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/synth/design_1_myip_pong2_0_0.vhd:89]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_pong2' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2.vhd:6' bound to instance 'U0' of component 'myip_pong2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/synth/design_1_myip_pong2_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'myip_pong2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2.vhd:61]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_pong2_slave_lite_v1_0_S00_AXI' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:6' bound to instance 'myip_pong2_slave_lite_v1_0_S00_AXI_inst' of component 'myip_pong2_slave_lite_v1_0_S00_AXI' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2.vhd:109]
INFO: [Synth 8-638] synthesizing module 'myip_pong2_slave_lite_v1_0_S00_AXI' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:53]
INFO: [Synth 8-226] default block is never used [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:183]
INFO: [Synth 8-638] synthesizing module 'design_6_wrapper' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/cc49/design_6_wrapper.vhd:35]
INFO: [Synth 8-3491] module 'design_6' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:215' bound to instance 'design_6_i' of component 'design_6' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/cc49/design_6_wrapper.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_6' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:240]
INFO: [Synth 8-638] synthesizing module 'Debounce_imp_1YR14H4' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:32]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/9cd1/design_6_Debounce_Switch_0_0.vhd:56' bound to instance 'Debounce_Switch_0' of component 'design_6_Debounce_Switch_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/9cd1/design_6_Debounce_Switch_0_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/9cd1/design_6_Debounce_Switch_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Debounce_Switch' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Debounce_Switch' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/9cd1/design_6_Debounce_Switch_0_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_1_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/0cdc/design_6_Debounce_Switch_1_0.vhd:56' bound to instance 'Debounce_Switch_1' of component 'design_6_Debounce_Switch_1_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:75]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_1_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/0cdc/design_6_Debounce_Switch_1_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/0cdc/design_6_Debounce_Switch_1_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_1_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/0cdc/design_6_Debounce_Switch_1_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_2_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/fcc8/design_6_Debounce_Switch_2_0.vhd:56' bound to instance 'Debounce_Switch_2' of component 'design_6_Debounce_Switch_2_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_2_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/fcc8/design_6_Debounce_Switch_2_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/fcc8/design_6_Debounce_Switch_2_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_2_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/fcc8/design_6_Debounce_Switch_2_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_3_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/6cc5/design_6_Debounce_Switch_3_0.vhd:56' bound to instance 'Debounce_Switch_3' of component 'design_6_Debounce_Switch_3_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:87]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_3_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/6cc5/design_6_Debounce_Switch_3_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/6cc5/design_6_Debounce_Switch_3_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_3_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/6cc5/design_6_Debounce_Switch_3_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_4_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/5ce3/design_6_Debounce_Switch_4_0.vhd:56' bound to instance 'Debounce_Switch_4' of component 'design_6_Debounce_Switch_4_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:93]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_4_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/5ce3/design_6_Debounce_Switch_4_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/5ce3/design_6_Debounce_Switch_4_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_4_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/5ce3/design_6_Debounce_Switch_4_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Debounce_imp_1YR14H4' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:32]
INFO: [Synth 8-3491] module 'design_6_Pong_Top2_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/79eb/design_6_Pong_Top2_0_0.vhd:57' bound to instance 'Pong_Top2_0' of component 'design_6_Pong_Top2_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:340]
INFO: [Synth 8-638] synthesizing module 'design_6_Pong_Top2_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/79eb/design_6_Pong_Top2_0_0.vhd:76]
	Parameter g_Video_Width bound to: 3 - type: integer 
	Parameter g_Total_Cols bound to: 800 - type: integer 
	Parameter g_Total_Rows bound to: 525 - type: integer 
	Parameter g_Active_Cols bound to: 640 - type: integer 
	Parameter g_Active_Rows bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Top2' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd:10' bound to instance 'U0' of component 'Pong_Top2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/79eb/design_6_Pong_Top2_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Pong_Top2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd:48]
	Parameter g_Player_Paddle_X bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Paddle_Ctrl' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Paddle_Ctrl.vhd:11' bound to instance 'Paddle_Ctrl_P1_inst' of component 'Pong_Paddle_Ctrl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd:115]
INFO: [Synth 8-638] synthesizing module 'Pong_Paddle_Ctrl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Pong_Paddle_Ctrl' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Paddle_Ctrl.vhd:30]
	Parameter g_Player_Paddle_X bound to: 39 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Paddle_Ctrl' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Paddle_Ctrl.vhd:11' bound to instance 'Paddle_Ctrl_P2_inst' of component 'Pong_Paddle_Ctrl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Pong_Paddle_Ctrl__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Pong_Paddle_Ctrl__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-3491] module 'Pong_Ball_Ctrl' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Ball_Ctrl.vhd:10' bound to instance 'Pong_Ball_Ctrl_inst' of component 'Pong_Ball_Ctrl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Pong_Ball_Ctrl' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Ball_Ctrl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Pong_Ball_Ctrl' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Ball_Ctrl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Pong_Top2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'design_6_Pong_Top2_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/79eb/design_6_Pong_Top2_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'VGA_imp_1EM9P0E' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:121]
INFO: [Synth 8-3491] module 'design_6_Sync_To_Count2_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/4e92/design_6_Sync_To_Count2_0_0.vhd:56' bound to instance 'Sync_To_Count2_0' of component 'design_6_Sync_To_Count2_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:171]
INFO: [Synth 8-638] synthesizing module 'design_6_Sync_To_Count2_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/4e92/design_6_Sync_To_Count2_0_0.vhd:68]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'Sync_To_Count2' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Sync_To_Count2.vhd:15' bound to instance 'U0' of component 'Sync_To_Count2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/4e92/design_6_Sync_To_Count2_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Sync_To_Count2' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Sync_To_Count2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Sync_To_Count2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Sync_To_Count2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'design_6_Sync_To_Count2_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/4e92/design_6_Sync_To_Count2_0_0.vhd:68]
INFO: [Synth 8-3491] module 'design_6_VGA_Sync_Porch_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/b720/design_6_VGA_Sync_Porch_0_0.vhd:56' bound to instance 'VGA_Sync_Porch_0' of component 'design_6_VGA_Sync_Porch_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:181]
INFO: [Synth 8-638] synthesizing module 'design_6_VGA_Sync_Porch_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/b720/design_6_VGA_Sync_Porch_0_0.vhd:72]
	Parameter g_VIDEO_WIDTH bound to: 3 - type: integer 
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
	Parameter g_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter g_ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'VGA_Sync_Porch' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Porch.vhd:21' bound to instance 'U0' of component 'VGA_Sync_Porch' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/b720/design_6_VGA_Sync_Porch_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync_Porch' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Porch.vhd:46]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'Sync_To_Count' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Sync_To_Count.vhd:15' bound to instance 'Sync_To_Count_Porch_inst' of component 'Sync_To_Count' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Porch.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Sync_To_Count' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Sync_To_Count.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Sync_To_Count' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Sync_To_Count.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync_Porch' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Porch.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_6_VGA_Sync_Porch_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/b720/design_6_VGA_Sync_Porch_0_0.vhd:72]
INFO: [Synth 8-3491] module 'design_6_VGA_Sync_Pulses_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/0bbe/design_6_VGA_Sync_Pulses_0_0.vhd:56' bound to instance 'VGA_Sync_Pulses_0' of component 'design_6_VGA_Sync_Pulses_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:195]
INFO: [Synth 8-638] synthesizing module 'design_6_VGA_Sync_Pulses_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/0bbe/design_6_VGA_Sync_Pulses_0_0.vhd:66]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
	Parameter g_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter g_ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'VGA_Sync_Pulses' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Pulses.vhd:14' bound to instance 'U0' of component 'VGA_Sync_Pulses' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/0bbe/design_6_VGA_Sync_Pulses_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync_Pulses' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Pulses.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync_Pulses' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Pulses.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_6_VGA_Sync_Pulses_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/0bbe/design_6_VGA_Sync_Pulses_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_6_util_vector_logic_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/99a6/synth/design_6_util_vector_logic_0_0.v:53' bound to instance 'util_vector_logic_0' of component 'design_6_util_vector_logic_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'VGA_imp_1EM9P0E' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:121]
INFO: [Synth 8-3491] module 'design_6_clk_wiz_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/6e17/design_6_clk_wiz_0_0.v:66' bound to instance 'clk_wiz_0' of component 'design_6_clk_wiz_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:372]
INFO: [Synth 8-3491] module 'design_6_hdmi_tx_0_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/71c9/synth/design_6_hdmi_tx_0_0.v:53' bound to instance 'hdmi_tx_0' of component 'design_6_hdmi_tx_0_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'design_6' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/85d2/design_6.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_6_wrapper' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/cc49/design_6_wrapper.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'myip_pong2_slave_lite_v1_0_S00_AXI' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'myip_pong2' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'design_1_myip_pong2_0_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/synth/design_1_myip_pong2_0_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_pwm_audio_axi_stream_0_1' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_pwm_audio_axi_stream_0_1/synth/design_1_pwm_audio_axi_stream_0_1.vhd:56' bound to instance 'pwm_audio_axi_stream_0' of component 'design_1_pwm_audio_axi_stream_0_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1708]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_audio_axi_stream_0_1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_pwm_audio_axi_stream_0_1/synth/design_1_pwm_audio_axi_stream_0_1.vhd:68]
	Parameter SAMPLE_RATE bound to: 8000 - type: integer 
	Parameter CLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'pwm_audio_axi_stream' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/5e94/src/pwm_audio.vhd:5' bound to instance 'U0' of component 'pwm_audio_axi_stream' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_pwm_audio_axi_stream_0_1/synth/design_1_pwm_audio_axi_stream_0_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'pwm_audio_axi_stream' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/5e94/src/pwm_audio.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pwm_audio_axi_stream' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/5e94/src/pwm_audio.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_pwm_audio_axi_stream_0_1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_pwm_audio_axi_stream_0_1/synth/design_1_pwm_audio_axi_stream_0_1.vhd:68]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:59' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:1718]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25517]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19829]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2306]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:3049]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:3987]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:3988]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:15074]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1990]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1990]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:8000]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:8311]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:12820]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:12821]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:13159]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:21996]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22022]
WARNING: [Synth 8-3848] Net s_axis_s2mm_sts_tready in module/entity axi_dma does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22131]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22679]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22680]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22705]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22614]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2248]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element r_P1_Score_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element r_P2_Score_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element ade_q_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:174]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:175]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_q_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:176]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_qq_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:177]
WARNING: [Synth 8-6014] Unused sequential element adin_q_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:184]
WARNING: [Synth 8-6014] Unused sequential element adin_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:185]
WARNING: [Synth 8-6014] Unused sequential element ade_q_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:174]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:175]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_q_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:176]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_qq_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:177]
WARNING: [Synth 8-6014] Unused sequential element adin_q_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:184]
WARNING: [Synth 8-6014] Unused sequential element adin_reg_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v:185]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:178]
WARNING: [Synth 8-3848] Net score_p1_s in module/entity myip_pong2_slave_lite_v1_0_S00_AXI does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:20]
WARNING: [Synth 8-3848] Net score_p2_s in module/entity myip_pong2_slave_lite_v1_0_S00_AXI does not have driver. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element last_sample_reg was removed.  [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/5e94/src/pwm_audio.vhd:61]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module pwm_audio_axi_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[3] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[2] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[1] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[0] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ade in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[3] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[2] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[1] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[0] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port ade in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_p1_s in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_p2_s in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized40 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 1928.016 ; gain = 1396.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:53 . Memory (MB): peak = 1928.016 ; gain = 1396.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:53 . Memory (MB): peak = 1928.016 ; gain = 1396.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1928.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 488 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.xdc] for cell 'design_1_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.xdc] for cell 'design_1_i/microblaze_riscv_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/6e17/design_6_clk_wiz_0_0.xdc] for cell 'design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/6e17/design_6_clk_wiz_0_0.xdc] for cell 'design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/constrs_1/imports/ip_repo/UrbanaModified_axi.xdc]
Finished Parsing XDC File [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/constrs_1/imports/ip_repo/UrbanaModified_axi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/constrs_1/imports/ip_repo/UrbanaModified_axi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/6e17/design_6_clk_wiz_0_0_late.xdc] for cell 'design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/6e17/design_6_clk_wiz_0_0_late.xdc] for cell 'design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 79 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2130.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 331 instances were transformed.
  BUFGCE_1 => BUFGCTRL: 2 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 105 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  MUXCY_L => MUXCY: 123 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.651 . Memory (MB): peak = 2130.211 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:38 ; elapsed = 00:02:53 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:38 ; elapsed = 00:02:53 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for design_1_i/clk_wiz_1/inst. (constraint file  c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc, line 53).
Applied set_property keep_hierarchy = soft for design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst. (constraint file  c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc, line 49).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_riscv_0/U0. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 259).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1/U0. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 266).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1/inst. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 271).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 279).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0/U0. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 285).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 403).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 406).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0/U0. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 416).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0. (constraint file  C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/dont_touch.xdc, line 424).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_riscv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_riscv_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_riscv_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_riscv_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/myip_pong2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/pwm_audio_axi_stream_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:02:53 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'Test_Access_Port.state_reg' in module 'JTAG_CONTROL'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'Pong_Top2'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                tl_reset |                 0000000000000001 |                             0000
                    idle |                 0000000000000010 |                             0001
               select_dr |                 0000000000000100 |                             0010
               select_ir |                 0000000000001000 |                             1001
              capture_ir |                 0000000000010000 |                             1010
                shift_ir |                 0000000000100000 |                             1011
                exit1_ir |                 0000000001000000 |                             1100
                pause_ir |                 0000000010000000 |                             1101
                exit2_ir |                 0000000100000000 |                             1110
               update_ir |                 0000001000000000 |                             1111
              capture_dr |                 0000010000000000 |                             0011
                shift_dr |                 0000100000000000 |                             0100
                exit1_dr |                 0001000000000000 |                             0101
                pause_dr |                 0010000000000000 |                             0110
                exit2_dr |                 0100000000000000 |                             0111
               update_dr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Test_Access_Port.state_reg' using encoding 'one-hot' in module 'JTAG_CONTROL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                            00001 |                              000
               s_running |                            00010 |                              001
               s_p2_wins |                            00100 |                              011
               s_p1_wins |                            01000 |                              010
               s_cleanup |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'one-hot' in module 'Pong_Top2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:53 ; elapsed = 00:03:10 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 7     
	   4 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 8     
	   3 Input    7 Bit       Adders := 3     
	   4 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 7     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 41    
	   8 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 5     
	   3 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 14    
	   4 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 14    
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 359   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	             2178 Bit    Registers := 4     
	              166 Bit    Registers := 2     
	              153 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               47 Bit    Registers := 5     
	               42 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 48    
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               21 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 116   
	                4 Bit    Registers := 72    
	                3 Bit    Registers := 104   
	                2 Bit    Registers := 83    
	                1 Bit    Registers := 1646  
+---RAMs : 
	               4K Bit	(128 X 39 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  153 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 12    
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   58 Bit        Muxes := 6     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 51    
	   4 Input   32 Bit        Muxes := 6     
	   5 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 19    
	  16 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 11    
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 26    
	   7 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 15    
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 28    
	   5 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 47    
	   4 Input    4 Bit        Muxes := 7     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 29    
	   3 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 136   
	   4 Input    2 Bit        Muxes := 16    
	   3 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 727   
	   6 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 17    
	   7 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 48    
	   9 Input    1 Bit        Muxes := 38    
	   8 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '71' bits. [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:12121]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_lr_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_sc_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_amo_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module design_1_dlmb_v10_0.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module design_1_ilmb_v10_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[1]) is unused and will be removed from module design_1_axi_bram_ctrl_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:20 ; elapsed = 00:04:41 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------+----------------------------+---------------+----------------+
|Module Name                                | RTL Object                 | Depth x Width | Implemented As | 
+-------------------------------------------+----------------------------+---------------+----------------+
|microblaze_riscv_v1_0_3_Barrel_Shifter_gti | Barrel32.two_comp_table[0] | 32x5          | LUT            | 
|microblaze_riscv_v1_0_3_Barrel_Shifter_gti | Barrel32.two_comp_table[0] | 32x5          | LUT            | 
+-------------------------------------------+----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                     | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_riscv_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:29 ; elapsed = 00:04:49 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:35 ; elapsed = 00:04:55 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                     | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/p1_score_latched_reg ) from module (design_1_myip_pong2_0_0) as it is equivalent to (\U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/p1_score_latched_reg__0 ) and driving same net [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:269]
INFO: [Synth 8-4765] Removing register instance (\U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/p2_score_latched_reg ) from module (design_1_myip_pong2_0_0) as it is equivalent to (\U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/p2_score_latched_reg__0 ) and driving same net [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:270]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:42 ; elapsed = 00:05:03 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-5410] Found another clock driver \Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native :TCK [c:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:645]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:48 ; elapsed = 00:05:09 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:48 ; elapsed = 00:05:09 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:50 ; elapsed = 00:05:11 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:50 ; elapsed = 00:05:11 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:50 ; elapsed = 00:05:11 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:50 ; elapsed = 00:05:11 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_myip_pong2_0_0 | U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_HSync_reg            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_uartlite            | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite            | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                        | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_9      | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|MDM_RISCV               | MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[31]                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MDM_RISCV               | MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[3]                                                                                                   | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|MDM_RISCV               | Use_JTAG_BSCAN.bscanid_reg[27]                                                                                                          | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM_RISCV               | Use_JTAG_BSCAN.bscanid_reg[11]                                                                                                          | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM_RISCV               | Use_JTAG_BSCAN.bscanid_reg[1]                                                                                                           | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]           | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]           | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]           | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[15]          | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | PC_Buffer_reg[3]                   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INSTR_BUFFER_I1/data_buffer_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     7|
|3     |BUFGCE     |     2|
|4     |CARRY4     |   119|
|5     |LUT1       |   311|
|6     |LUT2       |   660|
|7     |LUT3       |   715|
|8     |LUT4       |   740|
|9     |LUT5       |   827|
|10    |LUT6       |  1322|
|12    |MMCME2_ADV |     2|
|13    |MUXCY_L    |   112|
|14    |MUXF7      |    40|
|15    |MUXF8      |     1|
|16    |OSERDESE2  |     8|
|18    |RAM32M     |    16|
|19    |RAMB36E1   |    49|
|22    |SRL16      |     2|
|23    |SRL16E     |   155|
|24    |SRLC32E    |     1|
|25    |XORCY      |    63|
|26    |FDCE       |   288|
|27    |FDE        |    32|
|28    |FDPE       |     1|
|29    |FDR        |    73|
|30    |FDRE       |  3329|
|31    |FDS        |     1|
|32    |FDSE       |   157|
|33    |IBUF       |     8|
|34    |OBUF       |     4|
|35    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:50 ; elapsed = 00:05:11 . Memory (MB): peak = 2130.211 ; gain = 1598.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:23 ; elapsed = 00:04:23 . Memory (MB): peak = 2130.211 ; gain = 1396.477
Synthesis Optimization Complete : Time (s): cpu = 00:04:50 ; elapsed = 00:05:11 . Memory (MB): peak = 2130.211 ; gain = 1598.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.904 . Memory (MB): peak = 2130.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 564 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2130.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 204 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 30 instances
  BUFGCE_1 => BUFGCTRL: 2 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 73 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: bc1a3373
INFO: [Common 17-83] Releasing license: Synthesis
761 Infos, 222 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:03 ; elapsed = 00:05:29 . Memory (MB): peak = 2130.211 ; gain = 1773.762
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2130.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 06:52:04 2025...
