git clone --depth 1 --no-tags https://github.com/bimalka98/DownSampleMe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431362747
git clone --depth 1 --no-tags https://github.com/lyjslay/Basic-FPGA-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430009827
git clone --depth 1 --no-tags https://github.com/tkamucheka/CSCE4114-ip-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428121182
git clone --depth 1 --no-tags https://github.com/mustafaAlgun/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431822348
git clone --depth 1 --no-tags https://github.com/mcupro/DDS4USE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430496320
git clone --depth 1 --no-tags https://github.com/willer-lu/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431403494
git clone --depth 1 --no-tags https://github.com/pranav-nb/verilog_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427887365
git clone --depth 1 --no-tags https://github.com/wataru030-XIAOHEI/FPGAStudyNotebook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430411997
git clone --depth 1 --no-tags https://github.com/NikolaosGian/hardware_digital_systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431831579
git clone --depth 1 --no-tags https://github.com/Wenlong-Qi/test_MNIST_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429111960
git clone --depth 1 --no-tags https://github.com/XuBao1/HDLBits_Answer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427870679
git clone --depth 1 --no-tags https://github.com/p4r4xor/superscalar-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431605717
git clone --depth 1 --no-tags https://github.com/Shashank-Handa/Parallel-In-Parllel-Out-Parallel-In-Serial-Out-Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431766259
git clone --depth 1 --no-tags https://github.com/crystal-catherine/Computing_system_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431746542
git clone --depth 1 --no-tags https://github.com/suphon-t/hwsynlab-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432165403
git clone --depth 1 --no-tags https://github.com/majdbiw4200/Pong_Game_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427163843
git clone --depth 1 --no-tags https://github.com/hoglet67/rc_transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427912108
git clone --depth 1 --no-tags https://github.com/jeffreyyunz/Verilog-HDL-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426771008
git clone --depth 1 --no-tags https://github.com/akilesh1102/Switching-Median-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429402147
git clone --depth 1 --no-tags https://github.com/mrapi00/PUnC-LC3ISA_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432523265
git clone --depth 1 --no-tags https://github.com/River911009/learnFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429531363
git clone --depth 1 --no-tags https://github.com/LazyJazz/RISC-V-Processor-ALTERA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432177864
git clone --depth 1 --no-tags https://github.com/connorchiang/Finite-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427455601
git clone --depth 1 --no-tags https://github.com/hypercurious/vga-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431016365
git clone --depth 1 --no-tags https://github.com/hbbr0312/single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427262016
git clone --depth 1 --no-tags https://github.com/DocYep/21-06-VLSI-CONV_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429676818
git clone --depth 1 --no-tags https://github.com/My-University-AUT/LC-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430206263
git clone --depth 1 --no-tags https://github.com/marytwtw18/CO_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431843882
git clone --depth 1 --no-tags https://github.com/AbhilashDatta/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427915677
git clone --depth 1 --no-tags https://github.com/GLYgly-yiyi/Keywords_recognize.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427662172
git clone --depth 1 --no-tags https://github.com/itspalomo/ECE176-13-bit-Multi-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431687600
git clone --depth 1 --no-tags https://github.com/crystal-catherine/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428944995
git clone --depth 1 --no-tags https://github.com/UsamaAyub-EE/RISC-V-Processor-with-5-stage-pipeline-and-hazard-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428574496
git clone --depth 1 --no-tags https://github.com/SouthernPark/SnakeGameFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430866937
git clone --depth 1 --no-tags https://github.com/MerryCello/basic_calculator_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430879961
git clone --depth 1 --no-tags https://github.com/hongxiaoo/verilog-eeprom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430393224
git clone --depth 1 --no-tags https://github.com/jameschuang2002/Lab-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432250382
git clone --depth 1 --no-tags https://github.com/alan861130/VLSI-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428562263
git clone --depth 1 --no-tags https://github.com/SSSM0602/CSEE-4270-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427522409
git clone --depth 1 --no-tags https://github.com/Nicholas1812216/CORDIC_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429242866
git clone --depth 1 --no-tags https://github.com/clefspear/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429233161
git clone --depth 1 --no-tags https://github.com/damyan-p/316_stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430582567
git clone --depth 1 --no-tags https://github.com/bprimal22/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430515289
git clone --depth 1 --no-tags https://github.com/jianshitansuantong233/ee216a_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429572190
git clone --depth 1 --no-tags https://github.com/MaxKev1n/single_cycle_cpu_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429652467
git clone --depth 1 --no-tags https://github.com/Oshwiciqwq/BUAA-CO-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431774713
git clone --depth 1 --no-tags https://github.com/nbstrong/DE1_SoC_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428057238
git clone --depth 1 --no-tags https://github.com/TaninZeraati/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432216577
git clone --depth 1 --no-tags https://github.com/gumistor/DS18B20_to_FPGA_on_1wire.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431524748
git clone --depth 1 --no-tags https://github.com/nbstrong/DE2_115_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428105989
git clone --depth 1 --no-tags https://github.com/wataru030-XIAOHEI/FPGAdasai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428015905
git clone --depth 1 --no-tags https://github.com/Perriex/Fibonacci-with-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427739733
git clone --depth 1 --no-tags https://github.com/JasonHuang2000/CA-single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430067902
git clone --depth 1 --no-tags https://github.com/jcr4698/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430614800
git clone --depth 1 --no-tags https://github.com/jaoviedo/MIPS_single_cycle_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428072311
git clone --depth 1 --no-tags https://github.com/holopika/FPGA_2021_cehuang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428125225
git clone --depth 1 --no-tags https://github.com/rommelsabang/468Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432554233
git clone --depth 1 --no-tags https://github.com/calebchow9/fpga-pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428518576
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Temperature-sensor-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427945691
git clone --depth 1 --no-tags https://github.com/kapelnik/verilogEncDec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429406688
git clone --depth 1 --no-tags https://github.com/Abdullah-IIT-Palakkad/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427105509
git clone --depth 1 --no-tags https://github.com/suryam35/Computer-Organization-And-Architecture-Lab-CS39001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430656047
git clone --depth 1 --no-tags https://github.com/akhufstetler/botapult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430199095
git clone --depth 1 --no-tags https://github.com/lucaxchaves/IPCores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430422543
git clone --depth 1 --no-tags https://github.com/yanxu97/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431725523
git clone --depth 1 --no-tags https://github.com/megkotch09/cos306.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428046737
git clone --depth 1 --no-tags https://github.com/Bjorsvik98/ProjectTFE4152delivery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429441362
git clone --depth 1 --no-tags https://github.com/houzhuhouzhu/vdemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429465686
git clone --depth 1 --no-tags https://github.com/liujiaming0504/IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428951848
git clone --depth 1 --no-tags https://github.com/spArTans5/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426683260
git clone --depth 1 --no-tags https://github.com/Cypre55/KGP-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427844349
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/VGA-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427949004
git clone --depth 1 --no-tags https://github.com/MarcosVCunha97/trabalhoBarramentos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428393131
git clone --depth 1 --no-tags https://github.com/maccoymerrell/Rowhammer_StratixV_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427220253
git clone --depth 1 --no-tags https://github.com/LEE-YOUNG-JE/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427273445
git clone --depth 1 --no-tags https://github.com/nguyenhuydong1998/chipyard-make-config.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428109903
git clone --depth 1 --no-tags https://github.com/FADEDATE/FPGA_Launchpad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428126453
git clone --depth 1 --no-tags https://github.com/Abasin47/IC-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429608343
git clone --depth 1 --no-tags https://github.com/Jeon-Kyung-Chan/FPGA-project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428307038
git clone --depth 1 --no-tags https://github.com/sumandeb/SABER_HardTrojan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428190211
git clone --depth 1 --no-tags https://github.com/hou150/EEE6225-low-area-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427573749
git clone --depth 1 --no-tags https://github.com/kalyani2119/Gate_Level_modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427577627
git clone --depth 1 --no-tags https://github.com/aabennak/564_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427468123
git clone --depth 1 --no-tags https://github.com/gregdavill/DiVA-bootloader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431456847
git clone --depth 1 --no-tags https://github.com/pmflores08/EEE168Laboratory04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431901982
git clone --depth 1 --no-tags https://github.com/nralibera/PAr_135.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430055053
git clone --depth 1 --no-tags https://github.com/c369578336/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430673973
git clone --depth 1 --no-tags https://github.com/jnguyen38/fpga-ml-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431738530
git clone --depth 1 --no-tags https://github.com/andreasellini98/ISA09_2021_2022_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430432135
git clone --depth 1 --no-tags https://github.com/roozbehpk/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430432632
git clone --depth 1 --no-tags https://github.com/tallenintegsys/blinkenLightsXC6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430439573
git clone --depth 1 --no-tags https://github.com/wingersoft/ShiftReg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427680343
git clone --depth 1 --no-tags https://github.com/JordanUFlores/Reg_File_Ulloa_1_Jordan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431298602
git clone --depth 1 --no-tags https://github.com/millanisaac/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431814453
git clone --depth 1 --no-tags https://github.com/vtkhatri/gray_code_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426798385
