vendor_name = ModelSim
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/altera_up_avalon_adv_adc.v
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/adc_adc_mega_0.v
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/adc.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/temporizador_doble.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/pll1.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/pll1.cmp
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Motores.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Motores.smf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/generador_prueba.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Control_Motores.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/comparador_izquierda.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/comparador_derecha.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/control.smf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/sumador_3_bits.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Min_Vector.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Matriz_ubicacion.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/elijo_sentido.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_3.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_2.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_1.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_0.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/bit_to_vector.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/decido_accion.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Waveform_decido_accion.vwf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Waveform_elijo_sentido.vwf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/SENT_ACTUAL.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/algoritmo_decision.bdf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/latcheo_salida.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/DFF_fijo.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Waveform_HABMURO.vwf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Waveform_celda.vwf
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/constante_111.vhd
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/db/ratatouille.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/db/mux_9rc.tdf
design_name = Celda
instance = comp, \inst|LessThan0~1 , inst|LessThan0~1, Celda, 1
instance = comp, \inst|LessThan7~0 , inst|LessThan7~0, Celda, 1
instance = comp, \inst|process_0~13 , inst|process_0~13, Celda, 1
instance = comp, \inst|process_0~14 , inst|process_0~14, Celda, 1
instance = comp, \inst|process_0~15 , inst|process_0~15, Celda, 1
instance = comp, \inst|process_0~18 , inst|process_0~18, Celda, 1
instance = comp, \Muro_Izq~input , Muro_Izq~input, Celda, 1
instance = comp, \Izquierda[0]~input , Izquierda[0]~input, Celda, 1
instance = comp, \muros_ady[3]~output , muros_ady[3]~output, Celda, 1
instance = comp, \muros_ady[2]~output , muros_ady[2]~output, Celda, 1
instance = comp, \muros_ady[1]~output , muros_ady[1]~output, Celda, 1
instance = comp, \muros_ady[0]~output , muros_ady[0]~output, Celda, 1
instance = comp, \Peso[2]~output , Peso[2]~output, Celda, 1
instance = comp, \Peso[1]~output , Peso[1]~output, Celda, 1
instance = comp, \Peso[0]~output , Peso[0]~output, Celda, 1
instance = comp, \CLK~input , CLK~input, Celda, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, Celda, 1
instance = comp, \hab_escrit[3]~input , hab_escrit[3]~input, Celda, 1
instance = comp, \Muro_Ad~input , Muro_Ad~input, Celda, 1
instance = comp, \inst3|estado~0 , inst3|estado~0, Celda, 1
instance = comp, \Reset~input , Reset~input, Celda, 1
instance = comp, \Reset~inputclkctrl , Reset~inputclkctrl, Celda, 1
instance = comp, \inst3|estado , inst3|estado, Celda, 1
instance = comp, \hab_escrit[2]~input , hab_escrit[2]~input, Celda, 1
instance = comp, \Muro_At~input , Muro_At~input, Celda, 1
instance = comp, \inst5|estado~0 , inst5|estado~0, Celda, 1
instance = comp, \inst5|estado , inst5|estado, Celda, 1
instance = comp, \Muro_Der~input , Muro_Der~input, Celda, 1
instance = comp, \hab_escrit[1]~input , hab_escrit[1]~input, Celda, 1
instance = comp, \inst8|estado~0 , inst8|estado~0, Celda, 1
instance = comp, \inst8|estado , inst8|estado, Celda, 1
instance = comp, \hab_escrit[0]~input , hab_escrit[0]~input, Celda, 1
instance = comp, \inst11|estado~0 , inst11|estado~0, Celda, 1
instance = comp, \inst11|estado , inst11|estado, Celda, 1
instance = comp, \Derecha[1]~input , Derecha[1]~input, Celda, 1
instance = comp, \inst7|$00000|auto_generated|result_node[1] , inst7|$00000|auto_generated|result_node[1], Celda, 1
instance = comp, \Atras[2]~input , Atras[2]~input, Celda, 1
instance = comp, \inst|LessThan0~0 , inst|LessThan0~0, Celda, 1
instance = comp, \Derecha[2]~input , Derecha[2]~input, Celda, 1
instance = comp, \inst7|$00000|auto_generated|result_node[2] , inst7|$00000|auto_generated|result_node[2], Celda, 1
instance = comp, \Adelante[1]~input , Adelante[1]~input, Celda, 1
instance = comp, \inst17|$00000|auto_generated|result_node[1] , inst17|$00000|auto_generated|result_node[1], Celda, 1
instance = comp, \Derecha[0]~input , Derecha[0]~input, Celda, 1
instance = comp, \inst7|$00000|auto_generated|result_node[0] , inst7|$00000|auto_generated|result_node[0], Celda, 1
instance = comp, \inst|LessThan1~4 , inst|LessThan1~4, Celda, 1
instance = comp, \inst|LessThan1~5 , inst|LessThan1~5, Celda, 1
instance = comp, \Izquierda[2]~input , Izquierda[2]~input, Celda, 1
instance = comp, \inst9|$00000|auto_generated|result_node[2] , inst9|$00000|auto_generated|result_node[2], Celda, 1
instance = comp, \Izquierda[1]~input , Izquierda[1]~input, Celda, 1
instance = comp, \inst9|$00000|auto_generated|result_node[1] , inst9|$00000|auto_generated|result_node[1], Celda, 1
instance = comp, \Adelante[0]~input , Adelante[0]~input, Celda, 1
instance = comp, \inst17|$00000|auto_generated|result_node[0] , inst17|$00000|auto_generated|result_node[0], Celda, 1
instance = comp, \inst|LessThan2~0 , inst|LessThan2~0, Celda, 1
instance = comp, \Adelante[2]~input , Adelante[2]~input, Celda, 1
instance = comp, \inst17|$00000|auto_generated|result_node[2] , inst17|$00000|auto_generated|result_node[2], Celda, 1
instance = comp, \inst6|$00000|auto_generated|result_node[2] , inst6|$00000|auto_generated|result_node[2], Celda, 1
instance = comp, \inst|process_0~10 , inst|process_0~10, Celda, 1
instance = comp, \inst|process_0~11 , inst|process_0~11, Celda, 1
instance = comp, \inst|process_0~12 , inst|process_0~12, Celda, 1
instance = comp, \Atras[1]~input , Atras[1]~input, Celda, 1
instance = comp, \inst6|$00000|auto_generated|result_node[1] , inst6|$00000|auto_generated|result_node[1], Celda, 1
instance = comp, \inst6|$00000|auto_generated|result_node[0] , inst6|$00000|auto_generated|result_node[0], Celda, 1
instance = comp, \inst|LessThan7~1 , inst|LessThan7~1, Celda, 1
instance = comp, \inst|LessThan6~4 , inst|LessThan6~4, Celda, 1
instance = comp, \inst|LessThan6~5 , inst|LessThan6~5, Celda, 1
instance = comp, \inst|Min_Out[2]~0 , inst|Min_Out[2]~0, Celda, 1
instance = comp, \inst|Min_Out[2]~1 , inst|Min_Out[2]~1, Celda, 1
instance = comp, \inst|Min_Out[2]~2 , inst|Min_Out[2]~2, Celda, 1
instance = comp, \inst|Min_Out[2]~3 , inst|Min_Out[2]~3, Celda, 1
instance = comp, \inst|Min_Out[2]~4 , inst|Min_Out[2]~4, Celda, 1
instance = comp, \inst9|$00000|auto_generated|result_node[0] , inst9|$00000|auto_generated|result_node[0], Celda, 1
instance = comp, \inst|LessThan5~0 , inst|LessThan5~0, Celda, 1
instance = comp, \Atras[0]~input , Atras[0]~input, Celda, 1
instance = comp, \inst|LessThan4~0 , inst|LessThan4~0, Celda, 1
instance = comp, \inst|LessThan4~1 , inst|LessThan4~1, Celda, 1
instance = comp, \inst|process_0~16 , inst|process_0~16, Celda, 1
instance = comp, \inst|LessThan3~4 , inst|LessThan3~4, Celda, 1
instance = comp, \inst|process_0~17 , inst|process_0~17, Celda, 1
instance = comp, \inst|Min_Out[2]~5 , inst|Min_Out[2]~5, Celda, 1
instance = comp, \inst|Min_Out[2]~6 , inst|Min_Out[2]~6, Celda, 1
instance = comp, \inst|Min_Out[1]~9 , inst|Min_Out[1]~9, Celda, 1
instance = comp, \inst|Min_Out[1]~10 , inst|Min_Out[1]~10, Celda, 1
instance = comp, \inst|Min_Out[2]~7 , inst|Min_Out[2]~7, Celda, 1
instance = comp, \inst|Min_Out[2]~8 , inst|Min_Out[2]~8, Celda, 1
instance = comp, \inst|Min_Out[0]~11 , inst|Min_Out[0]~11, Celda, 1
instance = comp, \inst|Min_Out[0]~12 , inst|Min_Out[0]~12, Celda, 1
instance = comp, \inst16|Add0~0 , inst16|Add0~0, Celda, 1
instance = comp, \inst2|reg_val[2] , inst2|reg_val[2], Celda, 1
instance = comp, \inst16|Add0~1 , inst16|Add0~1, Celda, 1
instance = comp, \inst2|reg_val[1] , inst2|reg_val[1], Celda, 1
instance = comp, \inst2|reg_val[0] , inst2|reg_val[0], Celda, 1
