
*** Running vivado
    with args -log design_main_xup_and5_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_main_xup_and5_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_main_xup_and5_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_main_xup_and5_1_0, cache-ID = 751d520f4c05989c.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 23 22:30:46 2018...
