`timescale 1 ns/ 100 ps
module encoder_vlg_tst();
    // constants                                           

    // test vector input registers
    reg [3:0] a;
    // wires                                               
    wire [1:0]salida;

    // assign statements (if any)                          
    encoder i1 (
    // port map - connection between master ports and signals/registers   
        .a(a),
        .salida(salida)
    );

    initial                                                
    begin                                                  

        $display("Running testbench"); 

    end

    always                                                                
    begin                                                  
        #50
        a=4'b1110;
        #50
        a=4'b1101;
        #50
        a=4'b1011;
        #50
        a=4'b0111;
        #50
        a=4'b0110;          
    end   

endmodule