{
	"author": ["Michael Hutton", "Richard Yuan", "Jay Schleicher", "Gregg Baeckler", "Sammy Cheung", "Kar Keng Chua", "Hee Kong Phoo"],
	"booktitle": "Proceedings of the 10th Conference on Design, Automation and Test in Europe: Designers’ Forum",
	"booktitleshort": "DATE Designers’ Forum",
	"crossref": "conf/date/2006",
	"dblpkey": "conf/date/HuttonYSBCCP06",
	"doi": "10.1145/1131355.1131369",
	"isbn": "3-9810801-0-6",
	"pages": "64-69",
	"publisher": "European Design and Automation Association, Leuven, Belgium",
	"stemmed": ["a", "methodolog", "for", "fpga", "to", "structur", "asic", "synthesi", "and", "verif"],
	"tag": ["synthesis", "verification"],
	"title": "A methodology for FPGA to structured-ASIC synthesis and verification",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2006
}