module module_0 (
    input logic [id_1[id_1] : id_1] id_2,
    input logic id_3,
    input id_4,
    output logic [id_3 : id_1] id_5,
    input logic [id_2 : id_5] id_6,
    output [(  id_2  ) : id_6] id_7,
    output id_8,
    output [id_7 : id_3] id_9,
    input id_10,
    input [id_8 : id_3] id_11,
    input id_12,
    input logic id_13,
    input [id_13 : id_9] id_14,
    output [id_1 : id_14] id_15,
    output id_16,
    output logic id_17,
    input logic id_18,
    input logic [1 'd0 : id_12] id_19,
    input logic id_20,
    input [id_14 : id_8] id_21,
    input logic [id_5 : id_4] id_22,
    output [id_14 : id_17] id_23,
    output id_24
);
  id_25 id_26 (
      .id_21(1),
      .id_18(id_20)
  );
endmodule
