
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112274                       # Number of seconds simulated
sim_ticks                                112273650500                       # Number of ticks simulated
final_tick                               112273650500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1193318                       # Simulator instruction rate (inst/s)
host_op_rate                                  1268624                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3067145491                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669852                       # Number of bytes of host memory used
host_seconds                                    36.61                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         226176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6546688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6772864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       226176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        226176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       559488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          559488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            3534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          102292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8742                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8742                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2014507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          58310102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60324608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2014507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2014507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4983253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4983253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4983253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2014507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         58310102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65307861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     97527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012135036500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          470                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              229183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7853                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8742                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8742                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6467904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  304960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  524736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6772864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               559488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4765                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   524                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              128                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  112273632500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105826                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8742                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.132411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.178269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.601628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6270     28.62%     28.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4311     19.68%     48.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2836     12.94%     61.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3795     17.32%     78.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1524      6.96%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          914      4.17%     89.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          641      2.93%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          809      3.69%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          809      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21909                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     215.012766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    195.383216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            150     31.91%     31.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           50     10.64%     42.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           44      9.36%     51.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           57     12.13%     64.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           46      9.79%     73.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           42      8.94%     82.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           29      6.17%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           12      2.55%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           18      3.83%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            8      1.70%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            4      0.85%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.64%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      1.06%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.444681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.419977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.914304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              132     28.09%     28.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.64%     28.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              329     70.00%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           470                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       226176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6241728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       524736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2014506.511481070891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 55593881.308776006103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4673723.510931890458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       102292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8742                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    158988000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5156644750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2650911120250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44988.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50411.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 303238517.53                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   3420739000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5315632750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  505305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33848.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52598.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    80006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     979973.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 88407480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 46978305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               389586960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               40152240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5906075760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2130013050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            314235360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     21190965240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      8983116480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       9948545100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            49043233635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            436.818732                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         106772306500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    590159500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2498340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  36907841500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  23393599750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2412237750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  46471472000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 68058480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 36166350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               331988580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2646540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5495496240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1697555760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            312362880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     19432634370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8838920640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11227123080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            47447552640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            422.606305                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         107727260500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    603736000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2324660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  42093781250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  23018122750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1617946500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  42615404000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        224547301                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  224547301                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999758                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14066523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2606150                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.397434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30739196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30739196                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6559915                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6559915                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4709998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4709998                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     11269913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11269913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11269913                       # number of overall hits
system.cpu.dcache.overall_hits::total        11269913                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2453749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2453749                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       152401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       152401                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      2606150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2606150                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2606150                       # number of overall misses
system.cpu.dcache.overall_misses::total       2606150                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  40777864000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40777864000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2408831500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2408831500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  43186695500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43186695500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43186695500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43186695500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9013664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9013664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13876063                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13876063                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13876063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13876063                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.272225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.272225                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031343                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.187816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.187816                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.187816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.187816                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16618.596279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16618.596279                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 15805.877258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15805.877258                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16571.070545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16571.070545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16571.070545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16571.070545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1838281                       # number of writebacks
system.cpu.dcache.writebacks::total           1838281                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2453749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2453749                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       152401                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       152401                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      2606150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2606150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2606150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2606150                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38324115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38324115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2256430500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2256430500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  40580545500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40580545500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40580545500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40580545500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.272225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.272225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.187816                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.187816                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.187816                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.187816                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15618.596279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15618.596279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14805.877258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14805.877258                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15571.070545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15571.070545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15571.070545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15571.070545                       # average overall mshr miss latency
system.cpu.dcache.replacements                2606134                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.998175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1121690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.060716                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.998175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44935705                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44935705                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     42692325                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42692325                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     42692325                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42692325                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42692325                       # number of overall hits
system.cpu.icache.overall_hits::total        42692325                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1121690                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1121690                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1121690                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1121690                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1121690                       # number of overall misses
system.cpu.icache.overall_misses::total       1121690                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14942187000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14942187000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  14942187000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14942187000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14942187000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14942187000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025601                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025601                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025601                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13321.137748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13321.137748                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13321.137748                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13321.137748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13321.137748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13321.137748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1121658                       # number of writebacks
system.cpu.icache.writebacks::total           1121658                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1121690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1121690                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1121690                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1121690                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1121690                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1121690                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13820497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13820497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13820497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13820497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13820497000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13820497000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025601                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025601                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025601                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025601                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025601                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025601                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12321.137748                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12321.137748                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12321.137748                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12321.137748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12321.137748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12321.137748                       # average overall mshr miss latency
system.cpu.icache.replacements                1121658                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.968763                       # Cycle average of tags in use
system.l2.tags.total_refs                     7410214                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    106732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     69.428231                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.368308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        35.998053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       212.602402                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.140617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.830478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999878                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 118670156                       # Number of tag accesses
system.l2.tags.data_accesses                118670156                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      1838281                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1838281                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1100084                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1100084                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            150954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150954                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1118156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1118156                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       2352904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2352904                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1118156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2503858                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3622014                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1118156                       # number of overall hits
system.l2.overall_hits::.cpu.data             2503858                       # number of overall hits
system.l2.overall_hits::total                 3622014                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            1447                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1447                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         3534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3534                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       100845                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          100845                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               3534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             102292                       # number of demand (read+write) misses
system.l2.demand_misses::total                 105826                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3534                       # number of overall misses
system.l2.overall_misses::.cpu.data            102292                       # number of overall misses
system.l2.overall_misses::total                105826                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    429981000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     429981000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    339022000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    339022000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   9880593500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9880593500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    339022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10310574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10649596500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    339022000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10310574500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10649596500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      1838281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1838281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1100084                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1100084                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        152401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            152401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1121690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1121690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      2453749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2453749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1121690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2606150                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3727840                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1121690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2606150                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3727840                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.009495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009495                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003151                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.041098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041098                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.039250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028388                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.039250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028388                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 297153.420871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 297153.420871                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95931.522354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95931.522354                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97978.020725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97978.020725                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 95931.522354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100795.511868                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100633.081662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95931.522354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100795.511868                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100633.081662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8742                       # number of writebacks
system.l2.writebacks::total                      8742                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data         1447                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1447                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3534                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       100845                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       100845                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          3534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        102292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            105826                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       102292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           105826                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    415511000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    415511000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    303682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    303682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8872143500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8872143500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    303682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9287654500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9591336500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    303682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9287654500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9591336500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.009495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.041098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041098                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.039250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028388                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.039250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.028388                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 287153.420871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 287153.420871                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85931.522354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85931.522354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87978.020725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87978.020725                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85931.522354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90795.511868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90633.081662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85931.522354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90795.511868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90633.081662                       # average overall mshr miss latency
system.l2.replacements                         106476                       # number of replacements
system.membus.snoop_filter.tot_requests        211395                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       105569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             104379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8742                       # Transaction distribution
system.membus.trans_dist::CleanEvict            96827                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1447                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        104379                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       317221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 317221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            105826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  105826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              105826                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254472500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          558412250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7455632                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3727792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        45418                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            907                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 112273650500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3575439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1847023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1121658                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          865587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           152401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          152401                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1121690                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2453749                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3365038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7818434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11183472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    143574272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    284443584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              428017856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106476                       # Total snoops (count)
system.tol2bus.snoopTraffic                    559488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3834316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109251                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3787991     98.79%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46325      1.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3834316                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6687755000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1682535000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3909225000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
