// Seed: 3895781895
module module_0;
  wire id_1;
  assign id_1 = id_1;
  tri1 id_2 = 1;
  id_3(
      .id_0(1), .id_1((~id_4)), .id_2(1), .id_3(id_2)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output logic id_2,
    output supply1 id_3,
    input supply0 id_4
    , id_11,
    input wor id_5,
    input logic id_6,
    input wor id_7,
    output logic id_8,
    input wor id_9
);
  initial begin
    id_8 <= 1;
    id_2 <= id_6;
  end
  module_0();
endmodule
