Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct  5 17:45:07 2017
| Host         : Nate-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file cnc_controller_design_1_wrapper_control_sets_placed.rpt
| Design       : cnc_controller_design_1_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   314 |
| Unused register locations in slices containing registers |   352 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             153 |           76 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           60 |
| Yes          | No                    | No                     |             454 |          116 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2477 |          840 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                        Enable Signal                                                                                                        |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                            |                                                                                                                                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/PWM_OUT_i_2__4_n_1                                                                                                | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/PWM_OUT_i_1_n_1                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/PWM_OUT_i_1__0_n_1                                                                                                | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/PWM_OUT_i_1__3_n_1                                                                                                | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[7].pwm_channel_i/PWM_OUT_i_1__5_n_1                                                                                                | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/PWM_OUT_i_1__1_n_1                                                                                                | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/PWM_OUT_i_1__2_n_1                                                                                                | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[6].pwm_channel_i/PWM_OUT_i_1__4_n_1                                                                                                | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                            |                                                                                                                                                                         |                1 |              2 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                4 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                4 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0] | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                      | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                      | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                          | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                       | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0] | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3]_0[0]                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]  | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | cnc_controller_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                             |                2 |              5 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/m_valid_i_i_1__5_n_1                                                                                             |                3 |              6 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                  | cnc_controller_design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                       |                1 |              6 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_master_slots[1].reg_slice_mi/p_1_in                                                                          |                3 |              6 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                 |                                                                                                                                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                 |                                                                                                                                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                8 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                6 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                7 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[6]                                                                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[14]                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[22]                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[30]                                                                                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[23]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_1                                                                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                5 |             10 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_rvalid_i                                                                                                                | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in       |                                                                                                                                                                         |                4 |             12 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_1                                                                            | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_arready_i_1_n_1                                                                                                                                          | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |               10 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[46]_0                                                                                 |                                                                                                                                                                         |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in_0                                                                                              |                                                                                                                                                                         |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                                         |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_1                                                                            |                                                                                                                                                                         |                6 |             14 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                            |                                                                                                                                                                         |                2 |             14 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                                         |                2 |             14 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                 |                                                                                                                                                                         |                4 |             16 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                              |                                                                                                                                                                         |                8 |             21 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                |                                                                                                                                                                         |                8 |             21 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               14 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/clk_counter[0]_i_2_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/clk_counter[0]_i_1_n_1                                        |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/cycles_remaining[26]_i_1_n_1                                                                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                9 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/cycles_remaining[26]_i_1__0_n_1                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |               10 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/clk_counter[0]_i_2__1_n_1                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/clk_counter[0]_i_1__1_n_1                                     |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/cycles_remaining[26]_i_1__1_n_1                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |               11 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/clk_counter[0]_i_2__0_n_1                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/clk_counter[0]_i_1__0_n_1                                     |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/clk_counter[0]_i_2__4_n_1                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/clk_counter[0]_i_1__4_n_1                                     |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/cycles_remaining[26]_i_1__4_n_1                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |               12 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/clk_counter[0]_i_2__2_n_1                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/clk_counter[0]_i_1__2_n_1                                     |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/cycles_remaining[26]_i_1__2_n_1                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |               10 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/clk_counter[0]_i_2__3_n_1                                                                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/clk_counter[0]_i_1__3_n_1                                     |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/cycles_remaining[26]_i_1__3_n_1                                                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |               10 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                            |                                                                                                                                                                         |                7 |             28 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             28 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                                         |                9 |             28 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                            |                                                                                                                                                                         |                8 |             28 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                                         |                6 |             28 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                    | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             28 |
|  cnc_controller_design_1_i/pl_pwm_0/U0/n_0_1292_BUFG           |                                                                                                                                                                                                                             |                                                                                                                                                                         |               32 |             32 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_1                                                                                                                                        | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/SR[0]                                                         |                7 |             32 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                                         |               10 |             34 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                              |                                                                                                                                                                         |               10 |             47 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                         |                8 |             47 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                            |                                                                                                                                                                         |                9 |             47 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                                         |                9 |             47 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | cnc_controller_design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               20 |             59 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             |                                                                                                                                                                         |               45 |            122 |
+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     1 |
| 4      |                    23 |
| 5      |                     1 |
| 6      |                     3 |
| 8      |                   218 |
| 10     |                     1 |
| 12     |                     3 |
| 13     |                    21 |
| 14     |                     3 |
| 16+    |                    31 |
+--------+-----------------------+


