
GPIO_EXTI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d38  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08001f30  08001f30  00011f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f80  08001f80  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08001f80  08001f80  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f80  08001f80  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08001f80  08001f80  00011f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08001f88  08001f88  00011f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08001f90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000018  08001fa8  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08001fa8  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_line   00007b93  00000000  00000000  0002004e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00007e21  00000000  00000000  00027be1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000171f  00000000  00000000  0002fa02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000778  00000000  00000000  00031128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f9d4a  00000000  00000000  000318a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000006c0  00000000  00000000  0012b5f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002763d  00000000  00000000  0012bcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001532ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c38  00000000  00000000  00153340  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	e000      	b.n	800020a <__do_global_dtors_aux+0x12>
 8000208:	bf00      	nop
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000018 	.word	0x20000018
 8000214:	00000000 	.word	0x00000000
 8000218:	08001f18 	.word	0x08001f18

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	e000      	b.n	800022a <frame_dummy+0xe>
 8000228:	bf00      	nop
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	2000001c 	.word	0x2000001c
 8000234:	08001f18 	.word	0x08001f18

08000238 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000238:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000270 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800023c:	f000 f9ac 	bl	8000598 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000240:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000242:	e003      	b.n	800024c <LoopCopyDataInit>

08000244 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000244:	4b0b      	ldr	r3, [pc, #44]	; (8000274 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000246:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000248:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800024a:	3104      	adds	r1, #4

0800024c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800024c:	480a      	ldr	r0, [pc, #40]	; (8000278 <LoopForever+0xa>)
	ldr	r3, =_edata
 800024e:	4b0b      	ldr	r3, [pc, #44]	; (800027c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000250:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000252:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000254:	d3f6      	bcc.n	8000244 <CopyDataInit>
	ldr	r2, =_sbss
 8000256:	4a0a      	ldr	r2, [pc, #40]	; (8000280 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000258:	e002      	b.n	8000260 <LoopFillZerobss>

0800025a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800025a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800025c:	f842 3b04 	str.w	r3, [r2], #4

08000260 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000260:	4b08      	ldr	r3, [pc, #32]	; (8000284 <LoopForever+0x16>)
	cmp	r2, r3
 8000262:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000264:	d3f9      	bcc.n	800025a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000266:	f001 fe2b 	bl	8001ec0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800026a:	f000 f80e 	bl	800028a <main>

0800026e <LoopForever>:

LoopForever:
    b LoopForever
 800026e:	e7fe      	b.n	800026e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000270:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8000274:	08001f90 	.word	0x08001f90
	ldr	r0, =_sdata
 8000278:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800027c:	20000018 	.word	0x20000018
	ldr	r2, =_sbss
 8000280:	20000018 	.word	0x20000018
	ldr	r3, = _ebss
 8000284:	20000038 	.word	0x20000038

08000288 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000288:	e7fe      	b.n	8000288 <ADC1_2_IRQHandler>

0800028a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800028a:	b580      	push	{r7, lr}
 800028c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800028e:	f000 fa41 	bl	8000714 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000292:	f000 f808 	bl	80002a6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ICACHE_Init();
 8000296:	f000 f857 	bl	8000348 <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */
  /* -1- Initialize LEDs mounted on STM32L562E-DK board */
  BSP_LED_Init(LED10);
 800029a:	2001      	movs	r0, #1
 800029c:	f000 f902 	bl	80004a4 <BSP_LED_Init>

  /* -2- Configure External line 13 (connected to PC.13 pin) in interrupt mode */
  EXTI13_IRQHandler_Config();
 80002a0:	f000 f866 	bl	8000370 <EXTI13_IRQHandler_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002a4:	e7fe      	b.n	80002a4 <main+0x1a>

080002a6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a6:	b580      	push	{r7, lr}
 80002a8:	b098      	sub	sp, #96	; 0x60
 80002aa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ac:	f107 0318 	add.w	r3, r7, #24
 80002b0:	2248      	movs	r2, #72	; 0x48
 80002b2:	2100      	movs	r1, #0
 80002b4:	4618      	mov	r0, r3
 80002b6:	f001 fe27 	bl	8001f08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	2200      	movs	r2, #0
 80002be:	601a      	str	r2, [r3, #0]
 80002c0:	605a      	str	r2, [r3, #4]
 80002c2:	609a      	str	r2, [r3, #8]
 80002c4:	60da      	str	r2, [r3, #12]
 80002c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 80002c8:	2000      	movs	r0, #0
 80002ca:	f000 fdcb 	bl	8000e64 <HAL_PWREx_ControlVoltageScaling>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80002d4:	f000 f888 	bl	80003e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002d8:	2310      	movs	r3, #16
 80002da:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002dc:	2301      	movs	r3, #1
 80002de:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80002e0:	2300      	movs	r3, #0
 80002e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002e4:	2360      	movs	r3, #96	; 0x60
 80002e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002e8:	2302      	movs	r3, #2
 80002ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002ec:	2301      	movs	r3, #1
 80002ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002f0:	2301      	movs	r3, #1
 80002f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 80002f4:	2337      	movs	r3, #55	; 0x37
 80002f6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80002f8:	2307      	movs	r3, #7
 80002fa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002fc:	2302      	movs	r3, #2
 80002fe:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000300:	2302      	movs	r3, #2
 8000302:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000304:	f107 0318 	add.w	r3, r7, #24
 8000308:	4618      	mov	r0, r3
 800030a:	f000 fe4b 	bl	8000fa4 <HAL_RCC_OscConfig>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000314:	f000 f868 	bl	80003e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000318:	230f      	movs	r3, #15
 800031a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800031c:	2303      	movs	r3, #3
 800031e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000320:	2300      	movs	r3, #0
 8000322:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000324:	2300      	movs	r3, #0
 8000326:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800032c:	1d3b      	adds	r3, r7, #4
 800032e:	2105      	movs	r1, #5
 8000330:	4618      	mov	r0, r3
 8000332:	f001 fb0d 	bl	8001950 <HAL_RCC_ClockConfig>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800033c:	f000 f854 	bl	80003e8 <Error_Handler>
  }
}
 8000340:	bf00      	nop
 8000342:	3760      	adds	r7, #96	; 0x60
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800034c:	2000      	movs	r0, #0
 800034e:	f000 fd4b 	bl	8000de8 <HAL_ICACHE_ConfigAssociativityMode>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	d001      	beq.n	800035c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000358:	f000 f846 	bl	80003e8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800035c:	f000 fd64 	bl	8000e28 <HAL_ICACHE_Enable>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000366:	f000 f83f 	bl	80003e8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
	...

08000370 <EXTI13_IRQHandler_Config>:
  * @brief  Configures EXTI line 13 (connected to PC.13 pin) in interrupt mode
  * @param  None
  * @retval None
  */
static void EXTI13_IRQHandler_Config(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b086      	sub	sp, #24
 8000374:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef   GPIO_InitStructure;


  /* Enable GPIOC clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000376:	4b12      	ldr	r3, [pc, #72]	; (80003c0 <EXTI13_IRQHandler_Config+0x50>)
 8000378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800037a:	4a11      	ldr	r2, [pc, #68]	; (80003c0 <EXTI13_IRQHandler_Config+0x50>)
 800037c:	f043 0304 	orr.w	r3, r3, #4
 8000380:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000382:	4b0f      	ldr	r3, [pc, #60]	; (80003c0 <EXTI13_IRQHandler_Config+0x50>)
 8000384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000386:	f003 0304 	and.w	r3, r3, #4
 800038a:	603b      	str	r3, [r7, #0]
 800038c:	683b      	ldr	r3, [r7, #0]

  /* Configure PC.13 pin as input floating */
  GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
 800038e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000392:	60bb      	str	r3, [r7, #8]


  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000394:	2300      	movs	r3, #0
 8000396:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Pin = BUTTON_USER_PIN;
 8000398:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800039c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	4619      	mov	r1, r3
 80003a2:	4808      	ldr	r0, [pc, #32]	; (80003c4 <EXTI13_IRQHandler_Config+0x54>)
 80003a4:	f000 fb3c 	bl	8000a20 <HAL_GPIO_Init>


  /* Enable and set line 13 Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(EXTI13_IRQn, 2, 0);
 80003a8:	2200      	movs	r2, #0
 80003aa:	2102      	movs	r1, #2
 80003ac:	2018      	movs	r0, #24
 80003ae:	f000 fb02 	bl	80009b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 80003b2:	2018      	movs	r0, #24
 80003b4:	f000 fb19 	bl	80009ea <HAL_NVIC_EnableIRQ>
}
 80003b8:	bf00      	nop
 80003ba:	3718      	adds	r7, #24
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}
 80003c0:	40021000 	.word	0x40021000
 80003c4:	42020800 	.word	0x42020800

080003c8 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief EXTI line detection callbacks
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	4603      	mov	r3, r0
 80003d0:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == BUTTON_USER_PIN)
 80003d2:	88fb      	ldrh	r3, [r7, #6]
 80003d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003d8:	d102      	bne.n	80003e0 <HAL_GPIO_EXTI_Falling_Callback+0x18>
  {
    /* Toggle LED10 */
    BSP_LED_Toggle(LED10);
 80003da:	2001      	movs	r0, #1
 80003dc:	f000 f8c0 	bl	8000560 <BSP_LED_Toggle>

  }
}
 80003e0:	bf00      	nop
 80003e2:	3708      	adds	r7, #8
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}

080003e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 80003ec:	e7fe      	b.n	80003ec <Error_Handler+0x4>
	...

080003f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003f6:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <HAL_MspInit+0x44>)
 80003f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003fa:	4a0e      	ldr	r2, [pc, #56]	; (8000434 <HAL_MspInit+0x44>)
 80003fc:	f043 0301 	orr.w	r3, r3, #1
 8000400:	6613      	str	r3, [r2, #96]	; 0x60
 8000402:	4b0c      	ldr	r3, [pc, #48]	; (8000434 <HAL_MspInit+0x44>)
 8000404:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000406:	f003 0301 	and.w	r3, r3, #1
 800040a:	607b      	str	r3, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800040e:	4b09      	ldr	r3, [pc, #36]	; (8000434 <HAL_MspInit+0x44>)
 8000410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000412:	4a08      	ldr	r2, [pc, #32]	; (8000434 <HAL_MspInit+0x44>)
 8000414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000418:	6593      	str	r3, [r2, #88]	; 0x58
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <HAL_MspInit+0x44>)
 800041c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800041e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000422:	603b      	str	r3, [r7, #0]
 8000424:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000426:	f000 fd89 	bl	8000f3c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800042a:	bf00      	nop
 800042c:	3708      	adds	r7, #8
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	40021000 	.word	0x40021000

08000438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr

08000446 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000446:	b480      	push	{r7}
 8000448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800044a:	e7fe      	b.n	800044a <HardFault_Handler+0x4>

0800044c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000450:	e7fe      	b.n	8000450 <MemManage_Handler+0x4>

08000452 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000452:	b480      	push	{r7}
 8000454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000456:	e7fe      	b.n	8000456 <BusFault_Handler+0x4>

08000458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800045c:	e7fe      	b.n	800045c <UsageFault_Handler+0x4>

0800045e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800045e:	b480      	push	{r7}
 8000460:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000462:	bf00      	nop
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr

0800046c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000470:	bf00      	nop
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr

0800047a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800047a:	b480      	push	{r7}
 800047c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800047e:	bf00      	nop
 8000480:	46bd      	mov	sp, r7
 8000482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000486:	4770      	bx	lr

08000488 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800048c:	f000 f998 	bl	80007c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000490:	bf00      	nop
 8000492:	bd80      	pop	{r7, pc}

08000494 <EXTI13_IRQHandler>:
  * @brief  This function handles external line 13 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI13_IRQHandler(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_USER_PIN);
 8000498:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800049c:	f000 fc72 	bl	8000d84 <HAL_GPIO_EXTI_IRQHandler>
}
 80004a0:	bf00      	nop
 80004a2:	bd80      	pop	{r7, pc}

080004a4 <BSP_LED_Init>:
  *     @arg  LED9
  *     @arg  LED10
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b08c      	sub	sp, #48	; 0x30
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	4603      	mov	r3, r0
 80004ac:	71fb      	strb	r3, [r7, #7]
  int32_t          status = BSP_ERROR_NONE;
 80004ae:	2300      	movs	r3, #0
 80004b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED9)
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d10c      	bne.n	80004d2 <BSP_LED_Init+0x2e>
  {
    LED9_GPIO_CLK_ENABLE();
 80004b8:	4b26      	ldr	r3, [pc, #152]	; (8000554 <BSP_LED_Init+0xb0>)
 80004ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004bc:	4a25      	ldr	r2, [pc, #148]	; (8000554 <BSP_LED_Init+0xb0>)
 80004be:	f043 0308 	orr.w	r3, r3, #8
 80004c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004c4:	4b23      	ldr	r3, [pc, #140]	; (8000554 <BSP_LED_Init+0xb0>)
 80004c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004c8:	f003 0308 	and.w	r3, r3, #8
 80004cc:	617b      	str	r3, [r7, #20]
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	e019      	b.n	8000506 <BSP_LED_Init+0x62>
  }
  else /* Led = LED10 */
  {
    /* Enable VddIO2 for GPIOG */
    __HAL_RCC_PWR_CLK_ENABLE();
 80004d2:	4b20      	ldr	r3, [pc, #128]	; (8000554 <BSP_LED_Init+0xb0>)
 80004d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004d6:	4a1f      	ldr	r2, [pc, #124]	; (8000554 <BSP_LED_Init+0xb0>)
 80004d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004dc:	6593      	str	r3, [r2, #88]	; 0x58
 80004de:	4b1d      	ldr	r3, [pc, #116]	; (8000554 <BSP_LED_Init+0xb0>)
 80004e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004e6:	613b      	str	r3, [r7, #16]
 80004e8:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80004ea:	f000 fd17 	bl	8000f1c <HAL_PWREx_EnableVddIO2>
    LED10_GPIO_CLK_ENABLE();
 80004ee:	4b19      	ldr	r3, [pc, #100]	; (8000554 <BSP_LED_Init+0xb0>)
 80004f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004f2:	4a18      	ldr	r2, [pc, #96]	; (8000554 <BSP_LED_Init+0xb0>)
 80004f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004fa:	4b16      	ldr	r3, [pc, #88]	; (8000554 <BSP_LED_Init+0xb0>)
 80004fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	68fb      	ldr	r3, [r7, #12]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	4a13      	ldr	r2, [pc, #76]	; (8000558 <BSP_LED_Init+0xb4>)
 800050a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800050e:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 8000510:	2301      	movs	r3, #1
 8000512:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Pull  = GPIO_PULLUP;
 8000514:	2301      	movs	r3, #1
 8000516:	623b      	str	r3, [r7, #32]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000518:	2303      	movs	r3, #3
 800051a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 800051c:	79fb      	ldrb	r3, [r7, #7]
 800051e:	4a0f      	ldr	r2, [pc, #60]	; (800055c <BSP_LED_Init+0xb8>)
 8000520:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000524:	f107 0218 	add.w	r2, r7, #24
 8000528:	4611      	mov	r1, r2
 800052a:	4618      	mov	r0, r3
 800052c:	f000 fa78 	bl	8000a20 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000530:	79fb      	ldrb	r3, [r7, #7]
 8000532:	4a0a      	ldr	r2, [pc, #40]	; (800055c <BSP_LED_Init+0xb8>)
 8000534:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000538:	79fb      	ldrb	r3, [r7, #7]
 800053a:	4a07      	ldr	r2, [pc, #28]	; (8000558 <BSP_LED_Init+0xb4>)
 800053c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000540:	2201      	movs	r2, #1
 8000542:	4619      	mov	r1, r3
 8000544:	f000 fbec 	bl	8000d20 <HAL_GPIO_WritePin>

  return status;
 8000548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800054a:	4618      	mov	r0, r3
 800054c:	3730      	adds	r7, #48	; 0x30
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40021000 	.word	0x40021000
 8000558:	20000000 	.word	0x20000000
 800055c:	20000004 	.word	0x20000004

08000560 <BSP_LED_Toggle>:
  *     @arg  LED9
  *     @arg  LED10
  * @retval BSP error code
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
 800056a:	2300      	movs	r3, #0
 800056c:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800056e:	79fb      	ldrb	r3, [r7, #7]
 8000570:	4a07      	ldr	r2, [pc, #28]	; (8000590 <BSP_LED_Toggle+0x30>)
 8000572:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	4906      	ldr	r1, [pc, #24]	; (8000594 <BSP_LED_Toggle+0x34>)
 800057a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800057e:	4619      	mov	r1, r3
 8000580:	4610      	mov	r0, r2
 8000582:	f000 fbe5 	bl	8000d50 <HAL_GPIO_TogglePin>

  return status;
 8000586:	68fb      	ldr	r3, [r7, #12]
}
 8000588:	4618      	mov	r0, r3
 800058a:	3710      	adds	r7, #16
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000004 	.word	0x20000004
 8000594:	20000000 	.word	0x20000000

08000598 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <SystemInit+0x20>)
 800059e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005a2:	4a05      	ldr	r2, [pc, #20]	; (80005b8 <SystemInit+0x20>)
 80005a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	e000ed00 	.word	0xe000ed00

080005bc <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	b087      	sub	sp, #28
 80005c0:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 80005c2:	4b4f      	ldr	r3, [pc, #316]	; (8000700 <SystemCoreClockUpdate+0x144>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d107      	bne.n	80005de <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 80005ce:	4b4c      	ldr	r3, [pc, #304]	; (8000700 <SystemCoreClockUpdate+0x144>)
 80005d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80005d4:	0a1b      	lsrs	r3, r3, #8
 80005d6:	f003 030f 	and.w	r3, r3, #15
 80005da:	617b      	str	r3, [r7, #20]
 80005dc:	e005      	b.n	80005ea <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80005de:	4b48      	ldr	r3, [pc, #288]	; (8000700 <SystemCoreClockUpdate+0x144>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	091b      	lsrs	r3, r3, #4
 80005e4:	f003 030f 	and.w	r3, r3, #15
 80005e8:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80005ea:	4a46      	ldr	r2, [pc, #280]	; (8000704 <SystemCoreClockUpdate+0x148>)
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005f2:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80005f4:	4b42      	ldr	r3, [pc, #264]	; (8000700 <SystemCoreClockUpdate+0x144>)
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	f003 030c 	and.w	r3, r3, #12
 80005fc:	2b0c      	cmp	r3, #12
 80005fe:	d866      	bhi.n	80006ce <SystemCoreClockUpdate+0x112>
 8000600:	a201      	add	r2, pc, #4	; (adr r2, 8000608 <SystemCoreClockUpdate+0x4c>)
 8000602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000606:	bf00      	nop
 8000608:	0800063d 	.word	0x0800063d
 800060c:	080006cf 	.word	0x080006cf
 8000610:	080006cf 	.word	0x080006cf
 8000614:	080006cf 	.word	0x080006cf
 8000618:	08000645 	.word	0x08000645
 800061c:	080006cf 	.word	0x080006cf
 8000620:	080006cf 	.word	0x080006cf
 8000624:	080006cf 	.word	0x080006cf
 8000628:	0800064d 	.word	0x0800064d
 800062c:	080006cf 	.word	0x080006cf
 8000630:	080006cf 	.word	0x080006cf
 8000634:	080006cf 	.word	0x080006cf
 8000638:	08000655 	.word	0x08000655
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 800063c:	4a32      	ldr	r2, [pc, #200]	; (8000708 <SystemCoreClockUpdate+0x14c>)
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	6013      	str	r3, [r2, #0]
      break;
 8000642:	e048      	b.n	80006d6 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000644:	4b30      	ldr	r3, [pc, #192]	; (8000708 <SystemCoreClockUpdate+0x14c>)
 8000646:	4a31      	ldr	r2, [pc, #196]	; (800070c <SystemCoreClockUpdate+0x150>)
 8000648:	601a      	str	r2, [r3, #0]
      break;
 800064a:	e044      	b.n	80006d6 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800064c:	4b2e      	ldr	r3, [pc, #184]	; (8000708 <SystemCoreClockUpdate+0x14c>)
 800064e:	4a2f      	ldr	r2, [pc, #188]	; (800070c <SystemCoreClockUpdate+0x150>)
 8000650:	601a      	str	r2, [r3, #0]
      break;
 8000652:	e040      	b.n	80006d6 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000654:	4b2a      	ldr	r3, [pc, #168]	; (8000700 <SystemCoreClockUpdate+0x144>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	f003 0303 	and.w	r3, r3, #3
 800065c:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 800065e:	4b28      	ldr	r3, [pc, #160]	; (8000700 <SystemCoreClockUpdate+0x144>)
 8000660:	68db      	ldr	r3, [r3, #12]
 8000662:	091b      	lsrs	r3, r3, #4
 8000664:	f003 030f 	and.w	r3, r3, #15
 8000668:	3301      	adds	r3, #1
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	2b02      	cmp	r3, #2
 8000670:	d003      	beq.n	800067a <SystemCoreClockUpdate+0xbe>
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	2b03      	cmp	r3, #3
 8000676:	d006      	beq.n	8000686 <SystemCoreClockUpdate+0xca>
 8000678:	e00b      	b.n	8000692 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 800067a:	4a24      	ldr	r2, [pc, #144]	; (800070c <SystemCoreClockUpdate+0x150>)
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000682:	613b      	str	r3, [r7, #16]
          break;
 8000684:	e00b      	b.n	800069e <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000686:	4a21      	ldr	r2, [pc, #132]	; (800070c <SystemCoreClockUpdate+0x150>)
 8000688:	68bb      	ldr	r3, [r7, #8]
 800068a:	fbb2 f3f3 	udiv	r3, r2, r3
 800068e:	613b      	str	r3, [r7, #16]
          break;
 8000690:	e005      	b.n	800069e <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000692:	697a      	ldr	r2, [r7, #20]
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	fbb2 f3f3 	udiv	r3, r2, r3
 800069a:	613b      	str	r3, [r7, #16]
          break;
 800069c:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 800069e:	4b18      	ldr	r3, [pc, #96]	; (8000700 <SystemCoreClockUpdate+0x144>)
 80006a0:	68db      	ldr	r3, [r3, #12]
 80006a2:	0a1b      	lsrs	r3, r3, #8
 80006a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80006a8:	693b      	ldr	r3, [r7, #16]
 80006aa:	fb02 f303 	mul.w	r3, r2, r3
 80006ae:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80006b0:	4b13      	ldr	r3, [pc, #76]	; (8000700 <SystemCoreClockUpdate+0x144>)
 80006b2:	68db      	ldr	r3, [r3, #12]
 80006b4:	0e5b      	lsrs	r3, r3, #25
 80006b6:	f003 0303 	and.w	r3, r3, #3
 80006ba:	3301      	adds	r3, #1
 80006bc:	005b      	lsls	r3, r3, #1
 80006be:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 80006c0:	693a      	ldr	r2, [r7, #16]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c8:	4a0f      	ldr	r2, [pc, #60]	; (8000708 <SystemCoreClockUpdate+0x14c>)
 80006ca:	6013      	str	r3, [r2, #0]
      break;
 80006cc:	e003      	b.n	80006d6 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 80006ce:	4a0e      	ldr	r2, [pc, #56]	; (8000708 <SystemCoreClockUpdate+0x14c>)
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	6013      	str	r3, [r2, #0]
      break;
 80006d4:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80006d6:	4b0a      	ldr	r3, [pc, #40]	; (8000700 <SystemCoreClockUpdate+0x144>)
 80006d8:	689b      	ldr	r3, [r3, #8]
 80006da:	091b      	lsrs	r3, r3, #4
 80006dc:	f003 030f 	and.w	r3, r3, #15
 80006e0:	4a0b      	ldr	r2, [pc, #44]	; (8000710 <SystemCoreClockUpdate+0x154>)
 80006e2:	5cd3      	ldrb	r3, [r2, r3]
 80006e4:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80006e6:	4b08      	ldr	r3, [pc, #32]	; (8000708 <SystemCoreClockUpdate+0x14c>)
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	fa22 f303 	lsr.w	r3, r2, r3
 80006f0:	4a05      	ldr	r2, [pc, #20]	; (8000708 <SystemCoreClockUpdate+0x14c>)
 80006f2:	6013      	str	r3, [r2, #0]
}
 80006f4:	bf00      	nop
 80006f6:	371c      	adds	r7, #28
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	40021000 	.word	0x40021000
 8000704:	08001f40 	.word	0x08001f40
 8000708:	2000000c 	.word	0x2000000c
 800070c:	00f42400 	.word	0x00f42400
 8000710:	08001f30 	.word	0x08001f30

08000714 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800071a:	2300      	movs	r3, #0
 800071c:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800071e:	2004      	movs	r0, #4
 8000720:	f000 f93e 	bl	80009a0 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8000724:	f7ff ff4a 	bl	80005bc <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000728:	2000      	movs	r0, #0
 800072a:	f000 f80d 	bl	8000748 <HAL_InitTick>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d002      	beq.n	800073a <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8000734:	2301      	movs	r3, #1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	e001      	b.n	800073e <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800073a:	f7ff fe59 	bl	80003f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800073e:	79fb      	ldrb	r3, [r7, #7]
}
 8000740:	4618      	mov	r0, r3
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b084      	sub	sp, #16
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000750:	2300      	movs	r3, #0
 8000752:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000754:	4b17      	ldr	r3, [pc, #92]	; (80007b4 <HAL_InitTick+0x6c>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d023      	beq.n	80007a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800075c:	4b16      	ldr	r3, [pc, #88]	; (80007b8 <HAL_InitTick+0x70>)
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	4b14      	ldr	r3, [pc, #80]	; (80007b4 <HAL_InitTick+0x6c>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	4619      	mov	r1, r3
 8000766:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800076a:	fbb3 f3f1 	udiv	r3, r3, r1
 800076e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000772:	4618      	mov	r0, r3
 8000774:	f000 f947 	bl	8000a06 <HAL_SYSTICK_Config>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d10f      	bne.n	800079e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2b07      	cmp	r3, #7
 8000782:	d809      	bhi.n	8000798 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000784:	2200      	movs	r2, #0
 8000786:	6879      	ldr	r1, [r7, #4]
 8000788:	f04f 30ff 	mov.w	r0, #4294967295
 800078c:	f000 f913 	bl	80009b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000790:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <HAL_InitTick+0x74>)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6013      	str	r3, [r2, #0]
 8000796:	e007      	b.n	80007a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000798:	2301      	movs	r3, #1
 800079a:	73fb      	strb	r3, [r7, #15]
 800079c:	e004      	b.n	80007a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800079e:	2301      	movs	r3, #1
 80007a0:	73fb      	strb	r3, [r7, #15]
 80007a2:	e001      	b.n	80007a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007a4:	2301      	movs	r3, #1
 80007a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000014 	.word	0x20000014
 80007b8:	2000000c 	.word	0x2000000c
 80007bc:	20000010 	.word	0x20000010

080007c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007c4:	4b06      	ldr	r3, [pc, #24]	; (80007e0 <HAL_IncTick+0x20>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	461a      	mov	r2, r3
 80007ca:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <HAL_IncTick+0x24>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4413      	add	r3, r2
 80007d0:	4a04      	ldr	r2, [pc, #16]	; (80007e4 <HAL_IncTick+0x24>)
 80007d2:	6013      	str	r3, [r2, #0]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	20000014 	.word	0x20000014
 80007e4:	20000034 	.word	0x20000034

080007e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  return uwTick;
 80007ec:	4b03      	ldr	r3, [pc, #12]	; (80007fc <HAL_GetTick+0x14>)
 80007ee:	681b      	ldr	r3, [r3, #0]
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	20000034 	.word	0x20000034

08000800 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	f003 0307 	and.w	r3, r3, #7
 800080e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000810:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <__NVIC_SetPriorityGrouping+0x44>)
 8000812:	68db      	ldr	r3, [r3, #12]
 8000814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000816:	68ba      	ldr	r2, [r7, #8]
 8000818:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800081c:	4013      	ands	r3, r2
 800081e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000828:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800082c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000832:	4a04      	ldr	r2, [pc, #16]	; (8000844 <__NVIC_SetPriorityGrouping+0x44>)
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	60d3      	str	r3, [r2, #12]
}
 8000838:	bf00      	nop
 800083a:	3714      	adds	r7, #20
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800084c:	4b04      	ldr	r3, [pc, #16]	; (8000860 <__NVIC_GetPriorityGrouping+0x18>)
 800084e:	68db      	ldr	r3, [r3, #12]
 8000850:	0a1b      	lsrs	r3, r3, #8
 8000852:	f003 0307 	and.w	r3, r3, #7
}
 8000856:	4618      	mov	r0, r3
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	4603      	mov	r3, r0
 800086c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800086e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000872:	2b00      	cmp	r3, #0
 8000874:	db0b      	blt.n	800088e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	f003 021f 	and.w	r2, r3, #31
 800087c:	4907      	ldr	r1, [pc, #28]	; (800089c <__NVIC_EnableIRQ+0x38>)
 800087e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000882:	095b      	lsrs	r3, r3, #5
 8000884:	2001      	movs	r0, #1
 8000886:	fa00 f202 	lsl.w	r2, r0, r2
 800088a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	e000e100 	.word	0xe000e100

080008a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	6039      	str	r1, [r7, #0]
 80008aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	db0a      	blt.n	80008ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	490c      	ldr	r1, [pc, #48]	; (80008ec <__NVIC_SetPriority+0x4c>)
 80008ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008be:	0152      	lsls	r2, r2, #5
 80008c0:	b2d2      	uxtb	r2, r2
 80008c2:	440b      	add	r3, r1
 80008c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c8:	e00a      	b.n	80008e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	b2da      	uxtb	r2, r3
 80008ce:	4908      	ldr	r1, [pc, #32]	; (80008f0 <__NVIC_SetPriority+0x50>)
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	f003 030f 	and.w	r3, r3, #15
 80008d6:	3b04      	subs	r3, #4
 80008d8:	0152      	lsls	r2, r2, #5
 80008da:	b2d2      	uxtb	r2, r2
 80008dc:	440b      	add	r3, r1
 80008de:	761a      	strb	r2, [r3, #24]
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr
 80008ec:	e000e100 	.word	0xe000e100
 80008f0:	e000ed00 	.word	0xe000ed00

080008f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b089      	sub	sp, #36	; 0x24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	60b9      	str	r1, [r7, #8]
 80008fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	f003 0307 	and.w	r3, r3, #7
 8000906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000908:	69fb      	ldr	r3, [r7, #28]
 800090a:	f1c3 0307 	rsb	r3, r3, #7
 800090e:	2b03      	cmp	r3, #3
 8000910:	bf28      	it	cs
 8000912:	2303      	movcs	r3, #3
 8000914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3303      	adds	r3, #3
 800091a:	2b06      	cmp	r3, #6
 800091c:	d902      	bls.n	8000924 <NVIC_EncodePriority+0x30>
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	3b04      	subs	r3, #4
 8000922:	e000      	b.n	8000926 <NVIC_EncodePriority+0x32>
 8000924:	2300      	movs	r3, #0
 8000926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000928:	f04f 32ff 	mov.w	r2, #4294967295
 800092c:	69bb      	ldr	r3, [r7, #24]
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	43da      	mvns	r2, r3
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	401a      	ands	r2, r3
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800093c:	f04f 31ff 	mov.w	r1, #4294967295
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	fa01 f303 	lsl.w	r3, r1, r3
 8000946:	43d9      	mvns	r1, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800094c:	4313      	orrs	r3, r2
         );
}
 800094e:	4618      	mov	r0, r3
 8000950:	3724      	adds	r7, #36	; 0x24
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
	...

0800095c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3b01      	subs	r3, #1
 8000968:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800096c:	d301      	bcc.n	8000972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800096e:	2301      	movs	r3, #1
 8000970:	e00f      	b.n	8000992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000972:	4a0a      	ldr	r2, [pc, #40]	; (800099c <SysTick_Config+0x40>)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	3b01      	subs	r3, #1
 8000978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800097a:	2107      	movs	r1, #7
 800097c:	f04f 30ff 	mov.w	r0, #4294967295
 8000980:	f7ff ff8e 	bl	80008a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000984:	4b05      	ldr	r3, [pc, #20]	; (800099c <SysTick_Config+0x40>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800098a:	4b04      	ldr	r3, [pc, #16]	; (800099c <SysTick_Config+0x40>)
 800098c:	2207      	movs	r2, #7
 800098e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000990:	2300      	movs	r3, #0
}
 8000992:	4618      	mov	r0, r3
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	e000e010 	.word	0xe000e010

080009a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff ff29 	bl	8000800 <__NVIC_SetPriorityGrouping>
}
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b086      	sub	sp, #24
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	4603      	mov	r3, r0
 80009be:	60b9      	str	r1, [r7, #8]
 80009c0:	607a      	str	r2, [r7, #4]
 80009c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009c4:	f7ff ff40 	bl	8000848 <__NVIC_GetPriorityGrouping>
 80009c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009ca:	687a      	ldr	r2, [r7, #4]
 80009cc:	68b9      	ldr	r1, [r7, #8]
 80009ce:	6978      	ldr	r0, [r7, #20]
 80009d0:	f7ff ff90 	bl	80008f4 <NVIC_EncodePriority>
 80009d4:	4602      	mov	r2, r0
 80009d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009da:	4611      	mov	r1, r2
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff ff5f 	bl	80008a0 <__NVIC_SetPriority>
}
 80009e2:	bf00      	nop
 80009e4:	3718      	adds	r7, #24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	4603      	mov	r3, r0
 80009f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff ff33 	bl	8000864 <__NVIC_EnableIRQ>
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b082      	sub	sp, #8
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000a0e:	6878      	ldr	r0, [r7, #4]
 8000a10:	f7ff ffa4 	bl	800095c <SysTick_Config>
 8000a14:	4603      	mov	r3, r0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
	...

08000a20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b087      	sub	sp, #28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000a2e:	e158      	b.n	8000ce2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	2101      	movs	r1, #1
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	f000 814a 	beq.w	8000cdc <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f003 0303 	and.w	r3, r3, #3
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d005      	beq.n	8000a60 <HAL_GPIO_Init+0x40>
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f003 0303 	and.w	r3, r3, #3
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d130      	bne.n	8000ac2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	2203      	movs	r2, #3
 8000a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a70:	43db      	mvns	r3, r3
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	4013      	ands	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	68da      	ldr	r2, [r3, #12]
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	fa02 f303 	lsl.w	r3, r2, r3
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a96:	2201      	movs	r2, #1
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9e:	43db      	mvns	r3, r3
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	091b      	lsrs	r3, r3, #4
 8000aac:	f003 0201 	and.w	r2, r3, #1
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	f003 0303 	and.w	r3, r3, #3
 8000aca:	2b03      	cmp	r3, #3
 8000acc:	d017      	beq.n	8000afe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	68db      	ldr	r3, [r3, #12]
 8000ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	2203      	movs	r2, #3
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	43db      	mvns	r3, r3
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	689a      	ldr	r2, [r3, #8]
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	fa02 f303 	lsl.w	r3, r2, r3
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f003 0303 	and.w	r3, r3, #3
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d123      	bne.n	8000b52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	08da      	lsrs	r2, r3, #3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	3208      	adds	r2, #8
 8000b12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b16:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	f003 0307 	and.w	r3, r3, #7
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	220f      	movs	r2, #15
 8000b22:	fa02 f303 	lsl.w	r3, r2, r3
 8000b26:	43db      	mvns	r3, r3
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	691a      	ldr	r2, [r3, #16]
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	f003 0307 	and.w	r3, r3, #7
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	08da      	lsrs	r2, r3, #3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	3208      	adds	r2, #8
 8000b4c:	6939      	ldr	r1, [r7, #16]
 8000b4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	2203      	movs	r2, #3
 8000b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b62:	43db      	mvns	r3, r3
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	4013      	ands	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f003 0203 	and.w	r2, r3, #3
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f000 80a4 	beq.w	8000cdc <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8000b94:	4a5a      	ldr	r2, [pc, #360]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	089b      	lsrs	r3, r3, #2
 8000b9a:	3318      	adds	r3, #24
 8000b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba0:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	f003 0303 	and.w	r3, r3, #3
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	220f      	movs	r2, #15
 8000bac:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb0:	43db      	mvns	r3, r3
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a52      	ldr	r2, [pc, #328]	; (8000d04 <HAL_GPIO_Init+0x2e4>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d025      	beq.n	8000c0c <HAL_GPIO_Init+0x1ec>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a51      	ldr	r2, [pc, #324]	; (8000d08 <HAL_GPIO_Init+0x2e8>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d01f      	beq.n	8000c08 <HAL_GPIO_Init+0x1e8>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a50      	ldr	r2, [pc, #320]	; (8000d0c <HAL_GPIO_Init+0x2ec>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d019      	beq.n	8000c04 <HAL_GPIO_Init+0x1e4>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a4f      	ldr	r2, [pc, #316]	; (8000d10 <HAL_GPIO_Init+0x2f0>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d013      	beq.n	8000c00 <HAL_GPIO_Init+0x1e0>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a4e      	ldr	r2, [pc, #312]	; (8000d14 <HAL_GPIO_Init+0x2f4>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d00d      	beq.n	8000bfc <HAL_GPIO_Init+0x1dc>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a4d      	ldr	r2, [pc, #308]	; (8000d18 <HAL_GPIO_Init+0x2f8>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d007      	beq.n	8000bf8 <HAL_GPIO_Init+0x1d8>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a4c      	ldr	r2, [pc, #304]	; (8000d1c <HAL_GPIO_Init+0x2fc>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d101      	bne.n	8000bf4 <HAL_GPIO_Init+0x1d4>
 8000bf0:	2306      	movs	r3, #6
 8000bf2:	e00c      	b.n	8000c0e <HAL_GPIO_Init+0x1ee>
 8000bf4:	2307      	movs	r3, #7
 8000bf6:	e00a      	b.n	8000c0e <HAL_GPIO_Init+0x1ee>
 8000bf8:	2305      	movs	r3, #5
 8000bfa:	e008      	b.n	8000c0e <HAL_GPIO_Init+0x1ee>
 8000bfc:	2304      	movs	r3, #4
 8000bfe:	e006      	b.n	8000c0e <HAL_GPIO_Init+0x1ee>
 8000c00:	2303      	movs	r3, #3
 8000c02:	e004      	b.n	8000c0e <HAL_GPIO_Init+0x1ee>
 8000c04:	2302      	movs	r3, #2
 8000c06:	e002      	b.n	8000c0e <HAL_GPIO_Init+0x1ee>
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e000      	b.n	8000c0e <HAL_GPIO_Init+0x1ee>
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	697a      	ldr	r2, [r7, #20]
 8000c10:	f002 0203 	and.w	r2, r2, #3
 8000c14:	00d2      	lsls	r2, r2, #3
 8000c16:	4093      	lsls	r3, r2
 8000c18:	693a      	ldr	r2, [r7, #16]
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8000c1e:	4938      	ldr	r1, [pc, #224]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	089b      	lsrs	r3, r3, #2
 8000c24:	3318      	adds	r3, #24
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c2c:	4b34      	ldr	r3, [pc, #208]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	43db      	mvns	r3, r3
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d003      	beq.n	8000c50 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c50:	4a2b      	ldr	r2, [pc, #172]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000c56:	4b2a      	ldr	r3, [pc, #168]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	43db      	mvns	r3, r3
 8000c60:	693a      	ldr	r2, [r7, #16]
 8000c62:	4013      	ands	r3, r2
 8000c64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c7a:	4a21      	ldr	r2, [pc, #132]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000c80:	4b1f      	ldr	r3, [pc, #124]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000c86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	43db      	mvns	r3, r3
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d003      	beq.n	8000ca6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ca6:	4a16      	ldr	r2, [pc, #88]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 8000cae:	4b14      	ldr	r3, [pc, #80]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000cb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d003      	beq.n	8000cd4 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000cd4:	4a0a      	ldr	r2, [pc, #40]	; (8000d00 <HAL_GPIO_Init+0x2e0>)
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	f47f ae9f 	bne.w	8000a30 <HAL_GPIO_Init+0x10>
  }
}
 8000cf2:	bf00      	nop
 8000cf4:	bf00      	nop
 8000cf6:	371c      	adds	r7, #28
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	4002f400 	.word	0x4002f400
 8000d04:	42020000 	.word	0x42020000
 8000d08:	42020400 	.word	0x42020400
 8000d0c:	42020800 	.word	0x42020800
 8000d10:	42020c00 	.word	0x42020c00
 8000d14:	42021000 	.word	0x42021000
 8000d18:	42021400 	.word	0x42021400
 8000d1c:	42021800 	.word	0x42021800

08000d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	460b      	mov	r3, r1
 8000d2a:	807b      	strh	r3, [r7, #2]
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d30:	787b      	ldrb	r3, [r7, #1]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d003      	beq.n	8000d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d36:	887a      	ldrh	r2, [r7, #2]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d3c:	e002      	b.n	8000d44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d3e:	887a      	ldrh	r2, [r7, #2]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	460b      	mov	r3, r1
 8000d5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	695b      	ldr	r3, [r3, #20]
 8000d60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d62:	887a      	ldrh	r2, [r7, #2]
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	4013      	ands	r3, r2
 8000d68:	041a      	lsls	r2, r3, #16
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	43d9      	mvns	r1, r3
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	400b      	ands	r3, r1
 8000d72:	431a      	orrs	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	619a      	str	r2, [r3, #24]
}
 8000d78:	bf00      	nop
 8000d7a:	3714      	adds	r7, #20
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8000d8e:	4b0f      	ldr	r3, [pc, #60]	; (8000dcc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8000d90:	68da      	ldr	r2, [r3, #12]
 8000d92:	88fb      	ldrh	r3, [r7, #6]
 8000d94:	4013      	ands	r3, r2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d006      	beq.n	8000da8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000d9a:	4a0c      	ldr	r2, [pc, #48]	; (8000dcc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8000d9c:	88fb      	ldrh	r3, [r7, #6]
 8000d9e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000da0:	88fb      	ldrh	r3, [r7, #6]
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 f814 	bl	8000dd0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8000da8:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8000daa:	691a      	ldr	r2, [r3, #16]
 8000dac:	88fb      	ldrh	r3, [r7, #6]
 8000dae:	4013      	ands	r3, r2
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d006      	beq.n	8000dc2 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000db4:	4a05      	ldr	r2, [pc, #20]	; (8000dcc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8000db6:	88fb      	ldrh	r3, [r7, #6]
 8000db8:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000dba:	88fb      	ldrh	r3, [r7, #6]
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff fb03 	bl	80003c8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	4002f400 	.word	0x4002f400

08000dd0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
	...

08000de8 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000df0:	2300      	movs	r3, #0
 8000df2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8000df4:	4b0b      	ldr	r3, [pc, #44]	; (8000e24 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f003 0301 	and.w	r3, r3, #1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d002      	beq.n	8000e06 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8000e00:	2301      	movs	r3, #1
 8000e02:	73fb      	strb	r3, [r7, #15]
 8000e04:	e007      	b.n	8000e16 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8000e06:	4b07      	ldr	r3, [pc, #28]	; (8000e24 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f023 0204 	bic.w	r2, r3, #4
 8000e0e:	4905      	ldr	r1, [pc, #20]	; (8000e24 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	600b      	str	r3, [r1, #0]
  }

  return status;
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	40030400 	.word	0x40030400

08000e28 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8000e2c:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <HAL_ICACHE_Enable+0x1c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a04      	ldr	r2, [pc, #16]	; (8000e44 <HAL_ICACHE_Enable+0x1c>)
 8000e32:	f043 0301 	orr.w	r3, r3, #1
 8000e36:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8000e38:	2300      	movs	r3, #0
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	40030400 	.word	0x40030400

08000e48 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8000e4c:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <HAL_PWREx_GetVoltageRange+0x18>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	40007000 	.word	0x40007000

08000e64 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8000e6c:	4b27      	ldr	r3, [pc, #156]	; (8000f0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000e74:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8000e76:	f000 f871 	bl	8000f5c <HAL_PWREx_SMPS_GetEffectiveMode>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e80:	d101      	bne.n	8000e86 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e03e      	b.n	8000f04 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8000e86:	4b21      	ldr	r3, [pc, #132]	; (8000f0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e92:	d101      	bne.n	8000e98 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
 8000e96:	e035      	b.n	8000f04 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000e98:	68ba      	ldr	r2, [r7, #8]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d101      	bne.n	8000ea4 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	e02f      	b.n	8000f04 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000ea4:	4b19      	ldr	r3, [pc, #100]	; (8000f0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8000eac:	4917      	ldr	r1, [pc, #92]	; (8000f0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8000eb4:	4b16      	ldr	r3, [pc, #88]	; (8000f10 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	095b      	lsrs	r3, r3, #5
 8000eba:	4a16      	ldr	r2, [pc, #88]	; (8000f14 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ec0:	09db      	lsrs	r3, r3, #7
 8000ec2:	2232      	movs	r2, #50	; 0x32
 8000ec4:	fb02 f303 	mul.w	r3, r2, r3
 8000ec8:	4a13      	ldr	r2, [pc, #76]	; (8000f18 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8000eca:	fba2 2303 	umull	r2, r3, r2, r3
 8000ece:	08db      	lsrs	r3, r3, #3
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ed4:	e002      	b.n	8000edc <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000edc:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ede:	695b      	ldr	r3, [r3, #20]
 8000ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ee8:	d102      	bne.n	8000ef0 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d1f2      	bne.n	8000ed6 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ef2:	695b      	ldr	r3, [r3, #20]
 8000ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000efc:	d101      	bne.n	8000f02 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e000      	b.n	8000f04 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8000f02:	2300      	movs	r3, #0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40007000 	.word	0x40007000
 8000f10:	2000000c 	.word	0x2000000c
 8000f14:	0a7c5ac5 	.word	0x0a7c5ac5
 8000f18:	cccccccd 	.word	0xcccccccd

08000f1c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_PWREx_EnableVddIO2+0x1c>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	4a04      	ldr	r2, [pc, #16]	; (8000f38 <HAL_PWREx_EnableVddIO2+0x1c>)
 8000f26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f2a:	6053      	str	r3, [r2, #4]
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	40007000 	.word	0x40007000

08000f3c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000f40:	4b05      	ldr	r3, [pc, #20]	; (8000f58 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	4a04      	ldr	r2, [pc, #16]	; (8000f58 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000f46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f4a:	6093      	str	r3, [r2, #8]
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	40007000 	.word	0x40007000

08000f5c <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d003      	beq.n	8000f7a <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8000f72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	e00a      	b.n	8000f90 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d103      	bne.n	8000f8c <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8000f84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	e001      	b.n	8000f90 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8000f90:	687b      	ldr	r3, [r7, #4]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40007000 	.word	0x40007000

08000fa4 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b088      	sub	sp, #32
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d102      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	f000 bcc2 	b.w	800193c <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fb8:	4ba3      	ldr	r3, [pc, #652]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f003 030c 	and.w	r3, r3, #12
 8000fc0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fc2:	4ba1      	ldr	r3, [pc, #644]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	f003 0303 	and.w	r3, r3, #3
 8000fca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 0310 	and.w	r3, r3, #16
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	f000 80e9 	beq.w	80011ac <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d006      	beq.n	8000fee <HAL_RCC_OscConfig+0x4a>
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	2b0c      	cmp	r3, #12
 8000fe4:	f040 8083 	bne.w	80010ee <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d17f      	bne.n	80010ee <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fee:	4b96      	ldr	r3, [pc, #600]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d006      	beq.n	8001008 <HAL_RCC_OscConfig+0x64>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d102      	bne.n	8001008 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	f000 bc9a 	b.w	800193c <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800100c:	4b8e      	ldr	r3, [pc, #568]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0308 	and.w	r3, r3, #8
 8001014:	2b00      	cmp	r3, #0
 8001016:	d004      	beq.n	8001022 <HAL_RCC_OscConfig+0x7e>
 8001018:	4b8b      	ldr	r3, [pc, #556]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001020:	e005      	b.n	800102e <HAL_RCC_OscConfig+0x8a>
 8001022:	4b89      	ldr	r3, [pc, #548]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001024:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001028:	091b      	lsrs	r3, r3, #4
 800102a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800102e:	4293      	cmp	r3, r2
 8001030:	d224      	bcs.n	800107c <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fe72 	bl	8001d20 <RCC_SetFlashLatencyFromMSIRange>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d002      	beq.n	8001048 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	f000 bc7a 	b.w	800193c <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001048:	4b7f      	ldr	r3, [pc, #508]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a7e      	ldr	r2, [pc, #504]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800104e:	f043 0308 	orr.w	r3, r3, #8
 8001052:	6013      	str	r3, [r2, #0]
 8001054:	4b7c      	ldr	r3, [pc, #496]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001060:	4979      	ldr	r1, [pc, #484]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001062:	4313      	orrs	r3, r2
 8001064:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001066:	4b78      	ldr	r3, [pc, #480]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	021b      	lsls	r3, r3, #8
 8001074:	4974      	ldr	r1, [pc, #464]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001076:	4313      	orrs	r3, r2
 8001078:	604b      	str	r3, [r1, #4]
 800107a:	e026      	b.n	80010ca <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800107c:	4b72      	ldr	r3, [pc, #456]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a71      	ldr	r2, [pc, #452]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001082:	f043 0308 	orr.w	r3, r3, #8
 8001086:	6013      	str	r3, [r2, #0]
 8001088:	4b6f      	ldr	r3, [pc, #444]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001094:	496c      	ldr	r1, [pc, #432]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001096:	4313      	orrs	r3, r2
 8001098:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800109a:	4b6b      	ldr	r3, [pc, #428]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6a1b      	ldr	r3, [r3, #32]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	4967      	ldr	r1, [pc, #412]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 80010aa:	4313      	orrs	r3, r2
 80010ac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d10a      	bne.n	80010ca <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b8:	4618      	mov	r0, r3
 80010ba:	f000 fe31 	bl	8001d20 <RCC_SetFlashLatencyFromMSIRange>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d002      	beq.n	80010ca <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	f000 bc39 	b.w	800193c <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80010ca:	f000 fe15 	bl	8001cf8 <HAL_RCC_GetHCLKFreq>
 80010ce:	4603      	mov	r3, r0
 80010d0:	4a5e      	ldr	r2, [pc, #376]	; (800124c <HAL_RCC_OscConfig+0x2a8>)
 80010d2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80010d4:	4b5e      	ldr	r3, [pc, #376]	; (8001250 <HAL_RCC_OscConfig+0x2ac>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fb35 	bl	8000748 <HAL_InitTick>
 80010de:	4603      	mov	r3, r0
 80010e0:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d060      	beq.n	80011aa <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	f000 bc27 	b.w	800193c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	69db      	ldr	r3, [r3, #28]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d039      	beq.n	800116a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80010f6:	4b54      	ldr	r3, [pc, #336]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a53      	ldr	r2, [pc, #332]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001102:	f7ff fb71 	bl	80007e8 <HAL_GetTick>
 8001106:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001108:	e00f      	b.n	800112a <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800110a:	f7ff fb6d 	bl	80007e8 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d908      	bls.n	800112a <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001118:	4b4b      	ldr	r3, [pc, #300]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d102      	bne.n	800112a <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	f000 bc09 	b.w	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800112a:	4b47      	ldr	r3, [pc, #284]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	2b00      	cmp	r3, #0
 8001134:	d0e9      	beq.n	800110a <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001136:	4b44      	ldr	r3, [pc, #272]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a43      	ldr	r2, [pc, #268]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800113c:	f043 0308 	orr.w	r3, r3, #8
 8001140:	6013      	str	r3, [r2, #0]
 8001142:	4b41      	ldr	r3, [pc, #260]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114e:	493e      	ldr	r1, [pc, #248]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001150:	4313      	orrs	r3, r2
 8001152:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001154:	4b3c      	ldr	r3, [pc, #240]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a1b      	ldr	r3, [r3, #32]
 8001160:	021b      	lsls	r3, r3, #8
 8001162:	4939      	ldr	r1, [pc, #228]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001164:	4313      	orrs	r3, r2
 8001166:	604b      	str	r3, [r1, #4]
 8001168:	e020      	b.n	80011ac <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800116a:	4b37      	ldr	r3, [pc, #220]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a36      	ldr	r2, [pc, #216]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001170:	f023 0301 	bic.w	r3, r3, #1
 8001174:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001176:	f7ff fb37 	bl	80007e8 <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800117c:	e00e      	b.n	800119c <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800117e:	f7ff fb33 	bl	80007e8 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d907      	bls.n	800119c <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800118c:	4b2e      	ldr	r3, [pc, #184]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e3cf      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800119c:	4b2a      	ldr	r3, [pc, #168]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1ea      	bne.n	800117e <HAL_RCC_OscConfig+0x1da>
 80011a8:	e000      	b.n	80011ac <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011aa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d07e      	beq.n	80012b6 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d005      	beq.n	80011ca <HAL_RCC_OscConfig+0x226>
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	2b0c      	cmp	r3, #12
 80011c2:	d10e      	bne.n	80011e2 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d10b      	bne.n	80011e2 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d06e      	beq.n	80012b4 <HAL_RCC_OscConfig+0x310>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d16a      	bne.n	80012b4 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e3ac      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011ea:	d106      	bne.n	80011fa <HAL_RCC_OscConfig+0x256>
 80011ec:	4b16      	ldr	r3, [pc, #88]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a15      	ldr	r2, [pc, #84]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 80011f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f6:	6013      	str	r3, [r2, #0]
 80011f8:	e01d      	b.n	8001236 <HAL_RCC_OscConfig+0x292>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001202:	d10c      	bne.n	800121e <HAL_RCC_OscConfig+0x27a>
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a0f      	ldr	r2, [pc, #60]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800120a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800120e:	6013      	str	r3, [r2, #0]
 8001210:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a0c      	ldr	r2, [pc, #48]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001216:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800121a:	6013      	str	r3, [r2, #0]
 800121c:	e00b      	b.n	8001236 <HAL_RCC_OscConfig+0x292>
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a09      	ldr	r2, [pc, #36]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001224:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	4b07      	ldr	r3, [pc, #28]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a06      	ldr	r2, [pc, #24]	; (8001248 <HAL_RCC_OscConfig+0x2a4>)
 8001230:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001234:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d020      	beq.n	8001280 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123e:	f7ff fad3 	bl	80007e8 <HAL_GetTick>
 8001242:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001244:	e015      	b.n	8001272 <HAL_RCC_OscConfig+0x2ce>
 8001246:	bf00      	nop
 8001248:	40021000 	.word	0x40021000
 800124c:	2000000c 	.word	0x2000000c
 8001250:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001254:	f7ff fac8 	bl	80007e8 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b64      	cmp	r3, #100	; 0x64
 8001260:	d907      	bls.n	8001272 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001262:	4b9f      	ldr	r3, [pc, #636]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d101      	bne.n	8001272 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e364      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001272:	4b9b      	ldr	r3, [pc, #620]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d0ea      	beq.n	8001254 <HAL_RCC_OscConfig+0x2b0>
 800127e:	e01a      	b.n	80012b6 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001280:	f7ff fab2 	bl	80007e8 <HAL_GetTick>
 8001284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001286:	e00e      	b.n	80012a6 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001288:	f7ff faae 	bl	80007e8 <HAL_GetTick>
 800128c:	4602      	mov	r2, r0
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	2b64      	cmp	r3, #100	; 0x64
 8001294:	d907      	bls.n	80012a6 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001296:	4b92      	ldr	r3, [pc, #584]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e34a      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012a6:	4b8e      	ldr	r3, [pc, #568]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1ea      	bne.n	8001288 <HAL_RCC_OscConfig+0x2e4>
 80012b2:	e000      	b.n	80012b6 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d06c      	beq.n	800139c <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d005      	beq.n	80012d4 <HAL_RCC_OscConfig+0x330>
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	2b0c      	cmp	r3, #12
 80012cc:	d119      	bne.n	8001302 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d116      	bne.n	8001302 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012d4:	4b82      	ldr	r3, [pc, #520]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d005      	beq.n	80012ec <HAL_RCC_OscConfig+0x348>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e327      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ec:	4b7c      	ldr	r3, [pc, #496]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	691b      	ldr	r3, [r3, #16]
 80012f8:	061b      	lsls	r3, r3, #24
 80012fa:	4979      	ldr	r1, [pc, #484]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80012fc:	4313      	orrs	r3, r2
 80012fe:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001300:	e04c      	b.n	800139c <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d029      	beq.n	800135e <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800130a:	4b75      	ldr	r3, [pc, #468]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a74      	ldr	r2, [pc, #464]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001314:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001316:	f7ff fa67 	bl	80007e8 <HAL_GetTick>
 800131a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800131c:	e00e      	b.n	800133c <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800131e:	f7ff fa63 	bl	80007e8 <HAL_GetTick>
 8001322:	4602      	mov	r2, r0
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d907      	bls.n	800133c <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800132c:	4b6c      	ldr	r3, [pc, #432]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001334:	2b00      	cmp	r3, #0
 8001336:	d101      	bne.n	800133c <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e2ff      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800133c:	4b68      	ldr	r3, [pc, #416]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001344:	2b00      	cmp	r3, #0
 8001346:	d0ea      	beq.n	800131e <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001348:	4b65      	ldr	r3, [pc, #404]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	061b      	lsls	r3, r3, #24
 8001356:	4962      	ldr	r1, [pc, #392]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001358:	4313      	orrs	r3, r2
 800135a:	604b      	str	r3, [r1, #4]
 800135c:	e01e      	b.n	800139c <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800135e:	4b60      	ldr	r3, [pc, #384]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a5f      	ldr	r2, [pc, #380]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001364:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001368:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800136a:	f7ff fa3d 	bl	80007e8 <HAL_GetTick>
 800136e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001370:	e00e      	b.n	8001390 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001372:	f7ff fa39 	bl	80007e8 <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d907      	bls.n	8001390 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001380:	4b57      	ldr	r3, [pc, #348]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 800138c:	2303      	movs	r3, #3
 800138e:	e2d5      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001390:	4b53      	ldr	r3, [pc, #332]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1ea      	bne.n	8001372 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0308 	and.w	r3, r3, #8
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d05f      	beq.n	8001468 <HAL_RCC_OscConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	695b      	ldr	r3, [r3, #20]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d038      	beq.n	8001422 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d108      	bne.n	80013ca <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 80013b8:	4b49      	ldr	r3, [pc, #292]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80013ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013be:	4a48      	ldr	r2, [pc, #288]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80013c0:	f023 0310 	bic.w	r3, r3, #16
 80013c4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80013c8:	e007      	b.n	80013da <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 80013ca:	4b45      	ldr	r3, [pc, #276]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80013cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013d0:	4a43      	ldr	r2, [pc, #268]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80013d2:	f043 0310 	orr.w	r3, r3, #16
 80013d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013da:	4b41      	ldr	r3, [pc, #260]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80013dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013e0:	4a3f      	ldr	r2, [pc, #252]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 80013e2:	f043 0301 	orr.w	r3, r3, #1
 80013e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ea:	f7ff f9fd 	bl	80007e8 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013f0:	e00f      	b.n	8001412 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013f2:	f7ff f9f9 	bl	80007e8 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b07      	cmp	r3, #7
 80013fe:	d908      	bls.n	8001412 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001400:	4b37      	ldr	r3, [pc, #220]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001402:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e294      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001412:	4b33      	ldr	r3, [pc, #204]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001414:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001418:	f003 0302 	and.w	r3, r3, #2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0e8      	beq.n	80013f2 <HAL_RCC_OscConfig+0x44e>
 8001420:	e022      	b.n	8001468 <HAL_RCC_OscConfig+0x4c4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001422:	4b2f      	ldr	r3, [pc, #188]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001424:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001428:	4a2d      	ldr	r2, [pc, #180]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800142a:	f023 0301 	bic.w	r3, r3, #1
 800142e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001432:	f7ff f9d9 	bl	80007e8 <HAL_GetTick>
 8001436:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001438:	e00f      	b.n	800145a <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800143a:	f7ff f9d5 	bl	80007e8 <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b07      	cmp	r3, #7
 8001446:	d908      	bls.n	800145a <HAL_RCC_OscConfig+0x4b6>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001448:	4b25      	ldr	r3, [pc, #148]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800144a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <HAL_RCC_OscConfig+0x4b6>
          {
            return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e270      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800145a:	4b21      	ldr	r3, [pc, #132]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800145c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1e8      	bne.n	800143a <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 8131 	beq.w	80016d8 <HAL_RCC_OscConfig+0x734>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800147a:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800147c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d10d      	bne.n	80014a2 <HAL_RCC_OscConfig+0x4fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001486:	4b16      	ldr	r3, [pc, #88]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800148a:	4a15      	ldr	r2, [pc, #84]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 800148c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001490:	6593      	str	r3, [r2, #88]	; 0x58
 8001492:	4b13      	ldr	r3, [pc, #76]	; (80014e0 <HAL_RCC_OscConfig+0x53c>)
 8001494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800149e:	2301      	movs	r3, #1
 80014a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <HAL_RCC_OscConfig+0x540>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d122      	bne.n	80014f4 <HAL_RCC_OscConfig+0x550>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014ae:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <HAL_RCC_OscConfig+0x540>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a0c      	ldr	r2, [pc, #48]	; (80014e4 <HAL_RCC_OscConfig+0x540>)
 80014b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ba:	f7ff f995 	bl	80007e8 <HAL_GetTick>
 80014be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014c0:	e012      	b.n	80014e8 <HAL_RCC_OscConfig+0x544>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014c2:	f7ff f991 	bl	80007e8 <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d90b      	bls.n	80014e8 <HAL_RCC_OscConfig+0x544>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014d0:	4b04      	ldr	r3, [pc, #16]	; (80014e4 <HAL_RCC_OscConfig+0x540>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d105      	bne.n	80014e8 <HAL_RCC_OscConfig+0x544>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e22d      	b.n	800193c <HAL_RCC_OscConfig+0x998>
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40007000 	.word	0x40007000
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014e8:	4bb8      	ldr	r3, [pc, #736]	; (80017cc <HAL_RCC_OscConfig+0x828>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d0e6      	beq.n	80014c2 <HAL_RCC_OscConfig+0x51e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d01f      	beq.n	8001540 <HAL_RCC_OscConfig+0x59c>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d010      	beq.n	800152e <HAL_RCC_OscConfig+0x58a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800150c:	4bb0      	ldr	r3, [pc, #704]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800150e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001512:	4aaf      	ldr	r2, [pc, #700]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800151c:	4bac      	ldr	r3, [pc, #688]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800151e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001522:	4aab      	ldr	r2, [pc, #684]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800152c:	e018      	b.n	8001560 <HAL_RCC_OscConfig+0x5bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800152e:	4ba8      	ldr	r3, [pc, #672]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001534:	4aa6      	ldr	r2, [pc, #664]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001536:	f043 0301 	orr.w	r3, r3, #1
 800153a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800153e:	e00f      	b.n	8001560 <HAL_RCC_OscConfig+0x5bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001540:	4ba3      	ldr	r3, [pc, #652]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001546:	4aa2      	ldr	r2, [pc, #648]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001548:	f023 0301 	bic.w	r3, r3, #1
 800154c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001550:	4b9f      	ldr	r3, [pc, #636]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001556:	4a9e      	ldr	r2, [pc, #632]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001558:	f023 0304 	bic.w	r3, r3, #4
 800155c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d068      	beq.n	800163a <HAL_RCC_OscConfig+0x696>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001568:	f7ff f93e 	bl	80007e8 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800156e:	e011      	b.n	8001594 <HAL_RCC_OscConfig+0x5f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001570:	f7ff f93a 	bl	80007e8 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	f241 3288 	movw	r2, #5000	; 0x1388
 800157e:	4293      	cmp	r3, r2
 8001580:	d908      	bls.n	8001594 <HAL_RCC_OscConfig+0x5f0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001582:	4b93      	ldr	r3, [pc, #588]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_RCC_OscConfig+0x5f0>
          {
            return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e1d3      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001594:	4b8e      	ldr	r3, [pc, #568]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d0e6      	beq.n	8001570 <HAL_RCC_OscConfig+0x5cc>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d022      	beq.n	80015f4 <HAL_RCC_OscConfig+0x650>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80015ae:	4b88      	ldr	r3, [pc, #544]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80015b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015b4:	4a86      	ldr	r2, [pc, #536]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80015b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80015be:	e011      	b.n	80015e4 <HAL_RCC_OscConfig+0x640>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015c0:	f7ff f912 	bl	80007e8 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d908      	bls.n	80015e4 <HAL_RCC_OscConfig+0x640>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80015d2:	4b7f      	ldr	r3, [pc, #508]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80015d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d101      	bne.n	80015e4 <HAL_RCC_OscConfig+0x640>
            {
              return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e1ab      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80015e4:	4b7a      	ldr	r3, [pc, #488]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80015e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0e6      	beq.n	80015c0 <HAL_RCC_OscConfig+0x61c>
 80015f2:	e068      	b.n	80016c6 <HAL_RCC_OscConfig+0x722>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80015f4:	4b76      	ldr	r3, [pc, #472]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80015f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015fa:	4a75      	ldr	r2, [pc, #468]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80015fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001600:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001604:	e011      	b.n	800162a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001606:	f7ff f8ef 	bl	80007e8 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	f241 3288 	movw	r2, #5000	; 0x1388
 8001614:	4293      	cmp	r3, r2
 8001616:	d908      	bls.n	800162a <HAL_RCC_OscConfig+0x686>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001618:	4b6d      	ldr	r3, [pc, #436]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800161a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800161e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_RCC_OscConfig+0x686>
            {
              return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e188      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800162a:	4b69      	ldr	r3, [pc, #420]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800162c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001630:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1e6      	bne.n	8001606 <HAL_RCC_OscConfig+0x662>
 8001638:	e045      	b.n	80016c6 <HAL_RCC_OscConfig+0x722>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800163a:	f7ff f8d5 	bl	80007e8 <HAL_GetTick>
 800163e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001640:	e011      	b.n	8001666 <HAL_RCC_OscConfig+0x6c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001642:	f7ff f8d1 	bl	80007e8 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001650:	4293      	cmp	r3, r2
 8001652:	d908      	bls.n	8001666 <HAL_RCC_OscConfig+0x6c2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001654:	4b5e      	ldr	r3, [pc, #376]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <HAL_RCC_OscConfig+0x6c2>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e16a      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001666:	4b5a      	ldr	r3, [pc, #360]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800166c:	f003 0302 	and.w	r3, r3, #2
 8001670:	2b00      	cmp	r3, #0
 8001672:	d1e6      	bne.n	8001642 <HAL_RCC_OscConfig+0x69e>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001674:	4b56      	ldr	r3, [pc, #344]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800167a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800167e:	2b00      	cmp	r3, #0
 8001680:	d021      	beq.n	80016c6 <HAL_RCC_OscConfig+0x722>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001682:	4b53      	ldr	r3, [pc, #332]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001688:	4a51      	ldr	r2, [pc, #324]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800168a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800168e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001692:	e011      	b.n	80016b8 <HAL_RCC_OscConfig+0x714>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001694:	f7ff f8a8 	bl	80007e8 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d908      	bls.n	80016b8 <HAL_RCC_OscConfig+0x714>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80016a6:	4b4a      	ldr	r3, [pc, #296]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80016a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <HAL_RCC_OscConfig+0x714>
            {
              return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e141      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80016b8:	4b45      	ldr	r3, [pc, #276]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80016ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d1e6      	bne.n	8001694 <HAL_RCC_OscConfig+0x6f0>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016c6:	7ffb      	ldrb	r3, [r7, #31]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d105      	bne.n	80016d8 <HAL_RCC_OscConfig+0x734>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016cc:	4b40      	ldr	r3, [pc, #256]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80016ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d0:	4a3f      	ldr	r2, [pc, #252]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80016d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016d6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0320 	and.w	r3, r3, #32
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d04a      	beq.n	800177a <HAL_RCC_OscConfig+0x7d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d023      	beq.n	8001734 <HAL_RCC_OscConfig+0x790>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80016ec:	4b38      	ldr	r3, [pc, #224]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80016ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80016f2:	4a37      	ldr	r2, [pc, #220]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016fc:	f7ff f874 	bl	80007e8 <HAL_GetTick>
 8001700:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001702:	e00f      	b.n	8001724 <HAL_RCC_OscConfig+0x780>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001704:	f7ff f870 	bl	80007e8 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d908      	bls.n	8001724 <HAL_RCC_OscConfig+0x780>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001712:	4b2f      	ldr	r3, [pc, #188]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001714:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e10b      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001724:	4b2a      	ldr	r3, [pc, #168]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001726:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d0e8      	beq.n	8001704 <HAL_RCC_OscConfig+0x760>
 8001732:	e022      	b.n	800177a <HAL_RCC_OscConfig+0x7d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001734:	4b26      	ldr	r3, [pc, #152]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001736:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800173a:	4a25      	ldr	r2, [pc, #148]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800173c:	f023 0301 	bic.w	r3, r3, #1
 8001740:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001744:	f7ff f850 	bl	80007e8 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800174a:	e00f      	b.n	800176c <HAL_RCC_OscConfig+0x7c8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800174c:	f7ff f84c 	bl	80007e8 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d908      	bls.n	800176c <HAL_RCC_OscConfig+0x7c8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800175a:	4b1d      	ldr	r3, [pc, #116]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800175c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <HAL_RCC_OscConfig+0x7c8>
          {
            return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e0e7      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800176c:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800176e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1e8      	bne.n	800174c <HAL_RCC_OscConfig+0x7a8>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800177e:	2b00      	cmp	r3, #0
 8001780:	f000 80db 	beq.w	800193a <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f003 030c 	and.w	r3, r3, #12
 800178c:	2b0c      	cmp	r3, #12
 800178e:	f000 8095 	beq.w	80018bc <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001796:	2b02      	cmp	r3, #2
 8001798:	d16a      	bne.n	8001870 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800179a:	4b0d      	ldr	r3, [pc, #52]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a0c      	ldr	r2, [pc, #48]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80017a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a6:	f7ff f81f 	bl	80007e8 <HAL_GetTick>
 80017aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017ac:	e012      	b.n	80017d4 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017ae:	f7ff f81b 	bl	80007e8 <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d90b      	bls.n	80017d4 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017bc:	4b04      	ldr	r3, [pc, #16]	; (80017d0 <HAL_RCC_OscConfig+0x82c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e0b7      	b.n	800193c <HAL_RCC_OscConfig+0x998>
 80017cc:	40007000 	.word	0x40007000
 80017d0:	40021000 	.word	0x40021000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017d4:	4b5b      	ldr	r3, [pc, #364]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1e6      	bne.n	80017ae <HAL_RCC_OscConfig+0x80a>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017e0:	4b58      	ldr	r3, [pc, #352]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 80017e2:	68da      	ldr	r2, [r3, #12]
 80017e4:	4b58      	ldr	r3, [pc, #352]	; (8001948 <HAL_RCC_OscConfig+0x9a4>)
 80017e6:	4013      	ands	r3, r2
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80017f0:	3a01      	subs	r2, #1
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	4311      	orrs	r1, r2
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80017fa:	0212      	lsls	r2, r2, #8
 80017fc:	4311      	orrs	r1, r2
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001802:	0852      	lsrs	r2, r2, #1
 8001804:	3a01      	subs	r2, #1
 8001806:	0552      	lsls	r2, r2, #21
 8001808:	4311      	orrs	r1, r2
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800180e:	0852      	lsrs	r2, r2, #1
 8001810:	3a01      	subs	r2, #1
 8001812:	0652      	lsls	r2, r2, #25
 8001814:	4311      	orrs	r1, r2
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800181a:	06d2      	lsls	r2, r2, #27
 800181c:	430a      	orrs	r2, r1
 800181e:	4949      	ldr	r1, [pc, #292]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001820:	4313      	orrs	r3, r2
 8001822:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001824:	4b47      	ldr	r3, [pc, #284]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a46      	ldr	r2, [pc, #280]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 800182a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800182e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001830:	4b44      	ldr	r3, [pc, #272]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	4a43      	ldr	r2, [pc, #268]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001836:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800183a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183c:	f7fe ffd4 	bl	80007e8 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001842:	e00e      	b.n	8001862 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001844:	f7fe ffd0 	bl	80007e8 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d907      	bls.n	8001862 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001852:	4b3c      	ldr	r3, [pc, #240]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d101      	bne.n	8001862 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e06c      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001862:	4b38      	ldr	r3, [pc, #224]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0ea      	beq.n	8001844 <HAL_RCC_OscConfig+0x8a0>
 800186e:	e064      	b.n	800193a <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001870:	4b34      	ldr	r3, [pc, #208]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a33      	ldr	r2, [pc, #204]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001876:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800187a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800187c:	f7fe ffb4 	bl	80007e8 <HAL_GetTick>
 8001880:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001882:	e00e      	b.n	80018a2 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001884:	f7fe ffb0 	bl	80007e8 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d907      	bls.n	80018a2 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001892:	4b2c      	ldr	r3, [pc, #176]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e04c      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018a2:	4b28      	ldr	r3, [pc, #160]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1ea      	bne.n	8001884 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80018ae:	4b25      	ldr	r3, [pc, #148]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 80018b0:	68da      	ldr	r2, [r3, #12]
 80018b2:	4924      	ldr	r1, [pc, #144]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 80018b4:	4b25      	ldr	r3, [pc, #148]	; (800194c <HAL_RCC_OscConfig+0x9a8>)
 80018b6:	4013      	ands	r3, r2
 80018b8:	60cb      	str	r3, [r1, #12]
 80018ba:	e03e      	b.n	800193a <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d101      	bne.n	80018c8 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e039      	b.n	800193c <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80018c8:	4b1e      	ldr	r3, [pc, #120]	; (8001944 <HAL_RCC_OscConfig+0x9a0>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	f003 0203 	and.w	r2, r3, #3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d8:	429a      	cmp	r2, r3
 80018da:	d12c      	bne.n	8001936 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e6:	3b01      	subs	r3, #1
 80018e8:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d123      	bne.n	8001936 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018f8:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d11b      	bne.n	8001936 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001908:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800190a:	429a      	cmp	r2, r3
 800190c:	d113      	bne.n	8001936 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001918:	085b      	lsrs	r3, r3, #1
 800191a:	3b01      	subs	r3, #1
 800191c:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800191e:	429a      	cmp	r2, r3
 8001920:	d109      	bne.n	8001936 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192c:	085b      	lsrs	r3, r3, #1
 800192e:	3b01      	subs	r3, #1
 8001930:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001932:	429a      	cmp	r2, r3
 8001934:	d001      	beq.n	800193a <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e000      	b.n	800193c <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3720      	adds	r7, #32
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40021000 	.word	0x40021000
 8001948:	019f800c 	.word	0x019f800c
 800194c:	feeefffc 	.word	0xfeeefffc

08001950 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e11c      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001968:	4b90      	ldr	r3, [pc, #576]	; (8001bac <HAL_RCC_ClockConfig+0x25c>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 030f 	and.w	r3, r3, #15
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	429a      	cmp	r2, r3
 8001974:	d910      	bls.n	8001998 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001976:	4b8d      	ldr	r3, [pc, #564]	; (8001bac <HAL_RCC_ClockConfig+0x25c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f023 020f 	bic.w	r2, r3, #15
 800197e:	498b      	ldr	r1, [pc, #556]	; (8001bac <HAL_RCC_ClockConfig+0x25c>)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	4313      	orrs	r3, r2
 8001984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001986:	4b89      	ldr	r3, [pc, #548]	; (8001bac <HAL_RCC_ClockConfig+0x25c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d001      	beq.n	8001998 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e104      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d010      	beq.n	80019c6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	4b81      	ldr	r3, [pc, #516]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d908      	bls.n	80019c6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019b4:	4b7e      	ldr	r3, [pc, #504]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	497b      	ldr	r1, [pc, #492]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f000 8085 	beq.w	8001ade <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	2b03      	cmp	r3, #3
 80019da:	d11f      	bne.n	8001a1c <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019dc:	4b74      	ldr	r3, [pc, #464]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e0da      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80019ec:	f000 f9fc 	bl	8001de8 <RCC_GetSysClockFreqFromPLLSource>
 80019f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	4a6f      	ldr	r2, [pc, #444]	; (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d947      	bls.n	8001a8a <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80019fa:	4b6d      	ldr	r3, [pc, #436]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d141      	bne.n	8001a8a <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001a06:	4b6a      	ldr	r3, [pc, #424]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a0e:	4a68      	ldr	r2, [pc, #416]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	617b      	str	r3, [r7, #20]
 8001a1a:	e036      	b.n	8001a8a <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d107      	bne.n	8001a34 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a24:	4b62      	ldr	r3, [pc, #392]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d115      	bne.n	8001a5c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e0b6      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d107      	bne.n	8001a4c <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a3c:	4b5c      	ldr	r3, [pc, #368]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d109      	bne.n	8001a5c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e0aa      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a4c:	4b58      	ldr	r3, [pc, #352]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d101      	bne.n	8001a5c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e0a2      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001a5c:	f000 f8b0 	bl	8001bc0 <HAL_RCC_GetSysClockFreq>
 8001a60:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	4a53      	ldr	r2, [pc, #332]	; (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d90f      	bls.n	8001a8a <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001a6a:	4b51      	ldr	r3, [pc, #324]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d109      	bne.n	8001a8a <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001a76:	4b4e      	ldr	r3, [pc, #312]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a7e:	4a4c      	ldr	r2, [pc, #304]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a84:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001a86:	2380      	movs	r3, #128	; 0x80
 8001a88:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a8a:	4b49      	ldr	r3, [pc, #292]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f023 0203 	bic.w	r2, r3, #3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	4946      	ldr	r1, [pc, #280]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a9c:	f7fe fea4 	bl	80007e8 <HAL_GetTick>
 8001aa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa2:	e013      	b.n	8001acc <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa4:	f7fe fea0 	bl	80007e8 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d90a      	bls.n	8001acc <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab6:	4b3e      	ldr	r3, [pc, #248]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 020c 	and.w	r2, r3, #12
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d001      	beq.n	8001acc <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e06a      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001acc:	4b38      	ldr	r3, [pc, #224]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 020c 	and.w	r2, r3, #12
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d1e2      	bne.n	8001aa4 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	2b80      	cmp	r3, #128	; 0x80
 8001ae2:	d105      	bne.n	8001af0 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ae4:	4b32      	ldr	r3, [pc, #200]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	4a31      	ldr	r2, [pc, #196]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001aea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001aee:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d010      	beq.n	8001b1e <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	4b2b      	ldr	r3, [pc, #172]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d208      	bcs.n	8001b1e <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b0c:	4b28      	ldr	r3, [pc, #160]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	4925      	ldr	r1, [pc, #148]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b1e:	4b23      	ldr	r3, [pc, #140]	; (8001bac <HAL_RCC_ClockConfig+0x25c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 030f 	and.w	r3, r3, #15
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d210      	bcs.n	8001b4e <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2c:	4b1f      	ldr	r3, [pc, #124]	; (8001bac <HAL_RCC_ClockConfig+0x25c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f023 020f 	bic.w	r2, r3, #15
 8001b34:	491d      	ldr	r1, [pc, #116]	; (8001bac <HAL_RCC_ClockConfig+0x25c>)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3c:	4b1b      	ldr	r3, [pc, #108]	; (8001bac <HAL_RCC_ClockConfig+0x25c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 030f 	and.w	r3, r3, #15
 8001b44:	683a      	ldr	r2, [r7, #0]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d001      	beq.n	8001b4e <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e029      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0304 	and.w	r3, r3, #4
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d008      	beq.n	8001b6c <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	4912      	ldr	r1, [pc, #72]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0308 	and.w	r3, r3, #8
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d009      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b78:	4b0d      	ldr	r3, [pc, #52]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	490a      	ldr	r1, [pc, #40]	; (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001b8c:	f000 f8b4 	bl	8001cf8 <HAL_RCC_GetHCLKFreq>
 8001b90:	4603      	mov	r3, r0
 8001b92:	4a09      	ldr	r2, [pc, #36]	; (8001bb8 <HAL_RCC_ClockConfig+0x268>)
 8001b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001b96:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <HAL_RCC_ClockConfig+0x26c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe fdd4 	bl	8000748 <HAL_InitTick>
 8001ba0:	4603      	mov	r3, r0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40022000 	.word	0x40022000
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	04c4b400 	.word	0x04c4b400
 8001bb8:	2000000c 	.word	0x2000000c
 8001bbc:	20000010 	.word	0x20000010

08001bc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b089      	sub	sp, #36	; 0x24
 8001bc4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bce:	4b47      	ldr	r3, [pc, #284]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 030c 	and.w	r3, r3, #12
 8001bd6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bd8:	4b44      	ldr	r3, [pc, #272]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	f003 0303 	and.w	r3, r3, #3
 8001be0:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d005      	beq.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x34>
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	2b0c      	cmp	r3, #12
 8001bec:	d121      	bne.n	8001c32 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d11e      	bne.n	8001c32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001bf4:	4b3d      	ldr	r3, [pc, #244]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0308 	and.w	r3, r3, #8
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d107      	bne.n	8001c10 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c00:	4b3a      	ldr	r3, [pc, #232]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c06:	0a1b      	lsrs	r3, r3, #8
 8001c08:	f003 030f 	and.w	r3, r3, #15
 8001c0c:	61fb      	str	r3, [r7, #28]
 8001c0e:	e005      	b.n	8001c1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c10:	4b36      	ldr	r3, [pc, #216]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	091b      	lsrs	r3, r3, #4
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8001c1c:	4a34      	ldr	r2, [pc, #208]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0x130>)
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c24:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d10d      	bne.n	8001c48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c30:	e00a      	b.n	8001c48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	2b04      	cmp	r3, #4
 8001c36:	d102      	bne.n	8001c3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c38:	4b2e      	ldr	r3, [pc, #184]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001c3a:	61bb      	str	r3, [r7, #24]
 8001c3c:	e004      	b.n	8001c48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	2b08      	cmp	r3, #8
 8001c42:	d101      	bne.n	8001c48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c44:	4b2b      	ldr	r3, [pc, #172]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001c46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	2b0c      	cmp	r3, #12
 8001c4c:	d146      	bne.n	8001cdc <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001c4e:	4b27      	ldr	r3, [pc, #156]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c58:	4b24      	ldr	r3, [pc, #144]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	f003 030f 	and.w	r3, r3, #15
 8001c62:	3301      	adds	r3, #1
 8001c64:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d003      	beq.n	8001c74 <HAL_RCC_GetSysClockFreq+0xb4>
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	2b03      	cmp	r3, #3
 8001c70:	d00d      	beq.n	8001c8e <HAL_RCC_GetSysClockFreq+0xce>
 8001c72:	e019      	b.n	8001ca8 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c74:	4a1f      	ldr	r2, [pc, #124]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7c:	4a1b      	ldr	r2, [pc, #108]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001c7e:	68d2      	ldr	r2, [r2, #12]
 8001c80:	0a12      	lsrs	r2, r2, #8
 8001c82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001c86:	fb02 f303 	mul.w	r3, r2, r3
 8001c8a:	617b      	str	r3, [r7, #20]
        break;
 8001c8c:	e019      	b.n	8001cc2 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c8e:	4a19      	ldr	r2, [pc, #100]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c96:	4a15      	ldr	r2, [pc, #84]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001c98:	68d2      	ldr	r2, [r2, #12]
 8001c9a:	0a12      	lsrs	r2, r2, #8
 8001c9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ca0:	fb02 f303 	mul.w	r3, r2, r3
 8001ca4:	617b      	str	r3, [r7, #20]
        break;
 8001ca6:	e00c      	b.n	8001cc2 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ca8:	69fa      	ldr	r2, [r7, #28]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb0:	4a0e      	ldr	r2, [pc, #56]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001cb2:	68d2      	ldr	r2, [r2, #12]
 8001cb4:	0a12      	lsrs	r2, r2, #8
 8001cb6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001cba:	fb02 f303 	mul.w	r3, r2, r3
 8001cbe:	617b      	str	r3, [r7, #20]
        break;
 8001cc0:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	; (8001cec <HAL_RCC_GetSysClockFreq+0x12c>)
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	0e5b      	lsrs	r3, r3, #25
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	3301      	adds	r3, #1
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cda:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001cdc:	69bb      	ldr	r3, [r7, #24]
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3724      	adds	r7, #36	; 0x24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	08001f40 	.word	0x08001f40
 8001cf4:	00f42400 	.word	0x00f42400

08001cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8001cfc:	f7ff ff60 	bl	8001bc0 <HAL_RCC_GetSysClockFreq>
 8001d00:	4602      	mov	r2, r0
 8001d02:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <HAL_RCC_GetHCLKFreq+0x20>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	091b      	lsrs	r3, r3, #4
 8001d08:	f003 030f 	and.w	r3, r3, #15
 8001d0c:	4903      	ldr	r1, [pc, #12]	; (8001d1c <HAL_RCC_GetHCLKFreq+0x24>)
 8001d0e:	5ccb      	ldrb	r3, [r1, r3]
 8001d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	08001f30 	.word	0x08001f30

08001d20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d2c:	4b2c      	ldr	r3, [pc, #176]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d003      	beq.n	8001d40 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d38:	f7ff f886 	bl	8000e48 <HAL_PWREx_GetVoltageRange>
 8001d3c:	6138      	str	r0, [r7, #16]
 8001d3e:	e014      	b.n	8001d6a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d40:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d44:	4a26      	ldr	r2, [pc, #152]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d4a:	6593      	str	r3, [r2, #88]	; 0x58
 8001d4c:	4b24      	ldr	r3, [pc, #144]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d58:	f7ff f876 	bl	8000e48 <HAL_PWREx_GetVoltageRange>
 8001d5c:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d5e:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d62:	4a1f      	ldr	r2, [pc, #124]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d68:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d76:	d10b      	bne.n	8001d90 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b80      	cmp	r3, #128	; 0x80
 8001d7c:	d919      	bls.n	8001db2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2ba0      	cmp	r3, #160	; 0xa0
 8001d82:	d902      	bls.n	8001d8a <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d84:	2302      	movs	r3, #2
 8001d86:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8001d88:	e013      	b.n	8001db2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8001d8e:	e010      	b.n	8001db2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b80      	cmp	r3, #128	; 0x80
 8001d94:	d902      	bls.n	8001d9c <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d96:	2303      	movs	r3, #3
 8001d98:	617b      	str	r3, [r7, #20]
 8001d9a:	e00a      	b.n	8001db2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b80      	cmp	r3, #128	; 0x80
 8001da0:	d102      	bne.n	8001da8 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001da2:	2302      	movs	r3, #2
 8001da4:	617b      	str	r3, [r7, #20]
 8001da6:	e004      	b.n	8001db2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b70      	cmp	r3, #112	; 0x70
 8001dac:	d101      	bne.n	8001db2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001dae:	2301      	movs	r3, #1
 8001db0:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001db2:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 020f 	bic.w	r2, r3, #15
 8001dba:	490a      	ldr	r1, [pc, #40]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8001dc2:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d001      	beq.n	8001dd4 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40022000 	.word	0x40022000

08001de8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b087      	sub	sp, #28
 8001dec:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dee:	4b31      	ldr	r3, [pc, #196]	; (8001eb4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001df8:	4b2e      	ldr	r3, [pc, #184]	; (8001eb4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	091b      	lsrs	r3, r3, #4
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	3301      	adds	r3, #1
 8001e04:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2b03      	cmp	r3, #3
 8001e0a:	d015      	beq.n	8001e38 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2b03      	cmp	r3, #3
 8001e10:	d839      	bhi.n	8001e86 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d01c      	beq.n	8001e52 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d133      	bne.n	8001e86 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e1e:	4a26      	ldr	r2, [pc, #152]	; (8001eb8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e26:	4a23      	ldr	r2, [pc, #140]	; (8001eb4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001e28:	68d2      	ldr	r2, [r2, #12]
 8001e2a:	0a12      	lsrs	r2, r2, #8
 8001e2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e30:	fb02 f303 	mul.w	r3, r2, r3
 8001e34:	613b      	str	r3, [r7, #16]
      break;
 8001e36:	e029      	b.n	8001e8c <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e38:	4a1f      	ldr	r2, [pc, #124]	; (8001eb8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e40:	4a1c      	ldr	r2, [pc, #112]	; (8001eb4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001e42:	68d2      	ldr	r2, [r2, #12]
 8001e44:	0a12      	lsrs	r2, r2, #8
 8001e46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e4a:	fb02 f303 	mul.w	r3, r2, r3
 8001e4e:	613b      	str	r3, [r7, #16]
      break;
 8001e50:	e01c      	b.n	8001e8c <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e52:	4b18      	ldr	r3, [pc, #96]	; (8001eb4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d107      	bne.n	8001e6e <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e5e:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001e60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e64:	0a1b      	lsrs	r3, r3, #8
 8001e66:	f003 030f 	and.w	r3, r3, #15
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	e005      	b.n	8001e7a <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e6e:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	091b      	lsrs	r3, r3, #4
 8001e74:	f003 030f 	and.w	r3, r3, #15
 8001e78:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8001e7a:	4a10      	ldr	r2, [pc, #64]	; (8001ebc <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e82:	613b      	str	r3, [r7, #16]
        break;
 8001e84:	e002      	b.n	8001e8c <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
      break;
 8001e8a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8001e8c:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	0e5b      	lsrs	r3, r3, #25
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	3301      	adds	r3, #1
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8001ea6:	683b      	ldr	r3, [r7, #0]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	371c      	adds	r7, #28
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	00f42400 	.word	0x00f42400
 8001ebc:	08001f40 	.word	0x08001f40

08001ec0 <__libc_init_array>:
 8001ec0:	b570      	push	{r4, r5, r6, lr}
 8001ec2:	4d0d      	ldr	r5, [pc, #52]	; (8001ef8 <__libc_init_array+0x38>)
 8001ec4:	2600      	movs	r6, #0
 8001ec6:	4c0d      	ldr	r4, [pc, #52]	; (8001efc <__libc_init_array+0x3c>)
 8001ec8:	1b64      	subs	r4, r4, r5
 8001eca:	10a4      	asrs	r4, r4, #2
 8001ecc:	42a6      	cmp	r6, r4
 8001ece:	d109      	bne.n	8001ee4 <__libc_init_array+0x24>
 8001ed0:	4d0b      	ldr	r5, [pc, #44]	; (8001f00 <__libc_init_array+0x40>)
 8001ed2:	2600      	movs	r6, #0
 8001ed4:	4c0b      	ldr	r4, [pc, #44]	; (8001f04 <__libc_init_array+0x44>)
 8001ed6:	f000 f81f 	bl	8001f18 <_init>
 8001eda:	1b64      	subs	r4, r4, r5
 8001edc:	10a4      	asrs	r4, r4, #2
 8001ede:	42a6      	cmp	r6, r4
 8001ee0:	d105      	bne.n	8001eee <__libc_init_array+0x2e>
 8001ee2:	bd70      	pop	{r4, r5, r6, pc}
 8001ee4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ee8:	3601      	adds	r6, #1
 8001eea:	4798      	blx	r3
 8001eec:	e7ee      	b.n	8001ecc <__libc_init_array+0xc>
 8001eee:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ef2:	3601      	adds	r6, #1
 8001ef4:	4798      	blx	r3
 8001ef6:	e7f2      	b.n	8001ede <__libc_init_array+0x1e>
 8001ef8:	08001f80 	.word	0x08001f80
 8001efc:	08001f80 	.word	0x08001f80
 8001f00:	08001f80 	.word	0x08001f80
 8001f04:	08001f84 	.word	0x08001f84

08001f08 <memset>:
 8001f08:	4402      	add	r2, r0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d100      	bne.n	8001f12 <memset+0xa>
 8001f10:	4770      	bx	lr
 8001f12:	f803 1b01 	strb.w	r1, [r3], #1
 8001f16:	e7f9      	b.n	8001f0c <memset+0x4>

08001f18 <_init>:
 8001f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f1a:	bf00      	nop
 8001f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f1e:	bc08      	pop	{r3}
 8001f20:	469e      	mov	lr, r3
 8001f22:	4770      	bx	lr

08001f24 <_fini>:
 8001f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f26:	bf00      	nop
 8001f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f2a:	bc08      	pop	{r3}
 8001f2c:	469e      	mov	lr, r3
 8001f2e:	4770      	bx	lr
