|DE0_Nano_SoC_top_level
FPGA_CLK1_50 => soc_system:soc_system_inst.clk_clk
FPGA_CLK1_50 => piezo_new_value.CLK
FPGA_CLK1_50 => ctr[0].CLK
FPGA_CLK1_50 => ctr[1].CLK
FPGA_CLK1_50 => ctr[2].CLK
FPGA_CLK1_50 => ctr[3].CLK
FPGA_CLK1_50 => ctr[4].CLK
FPGA_CLK1_50 => ctr[5].CLK
FPGA_CLK1_50 => ctr[6].CLK
FPGA_CLK1_50 => ctr[7].CLK
FPGA_CLK1_50 => ctr[8].CLK
FPGA_CLK1_50 => ctr[9].CLK
FPGA_CLK1_50 => ctr[10].CLK
FPGA_CLK1_50 => ctr[11].CLK
FPGA_CLK1_50 => ctr[12].CLK
FPGA_CLK1_50 => ctr[13].CLK
FPGA_CLK1_50 => ctr[14].CLK
FPGA_CLK1_50 => ctr[15].CLK
FPGA_CLK1_50 => ctr[16].CLK
FPGA_CLK1_50 => ctr[17].CLK
FPGA_CLK1_50 => ctr[18].CLK
FPGA_CLK1_50 => ctr[19].CLK
FPGA_CLK1_50 => ctr[20].CLK
KEY_N[0] => soc_system:soc_system_inst.fpga_key_input_export[0]
KEY_N[1] => soc_system:soc_system_inst.fpga_key_input_export[1]
LED[0] <= soc_system:soc_system_inst.fpga_led_output_export[0]
LED[1] <= soc_system:soc_system_inst.fpga_led_output_export[1]
LED[2] <= soc_system:soc_system_inst.fpga_led_output_export[2]
LED[3] <= LED.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= piezo_new_value.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= soc_system:soc_system_inst.piezo_controller_piezo_enable_export
LED[7] <= soc_system:soc_system_inst.fpga_led_output_export[7]
HPS_CONV_USB_N <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_GPIO09
HPS_DDR3_ADDR[0] <= soc_system:soc_system_inst.hps_ddr_mem_a[0]
HPS_DDR3_ADDR[1] <= soc_system:soc_system_inst.hps_ddr_mem_a[1]
HPS_DDR3_ADDR[2] <= soc_system:soc_system_inst.hps_ddr_mem_a[2]
HPS_DDR3_ADDR[3] <= soc_system:soc_system_inst.hps_ddr_mem_a[3]
HPS_DDR3_ADDR[4] <= soc_system:soc_system_inst.hps_ddr_mem_a[4]
HPS_DDR3_ADDR[5] <= soc_system:soc_system_inst.hps_ddr_mem_a[5]
HPS_DDR3_ADDR[6] <= soc_system:soc_system_inst.hps_ddr_mem_a[6]
HPS_DDR3_ADDR[7] <= soc_system:soc_system_inst.hps_ddr_mem_a[7]
HPS_DDR3_ADDR[8] <= soc_system:soc_system_inst.hps_ddr_mem_a[8]
HPS_DDR3_ADDR[9] <= soc_system:soc_system_inst.hps_ddr_mem_a[9]
HPS_DDR3_ADDR[10] <= soc_system:soc_system_inst.hps_ddr_mem_a[10]
HPS_DDR3_ADDR[11] <= soc_system:soc_system_inst.hps_ddr_mem_a[11]
HPS_DDR3_ADDR[12] <= soc_system:soc_system_inst.hps_ddr_mem_a[12]
HPS_DDR3_ADDR[13] <= soc_system:soc_system_inst.hps_ddr_mem_a[13]
HPS_DDR3_ADDR[14] <= soc_system:soc_system_inst.hps_ddr_mem_a[14]
HPS_DDR3_BA[0] <= soc_system:soc_system_inst.hps_ddr_mem_ba[0]
HPS_DDR3_BA[1] <= soc_system:soc_system_inst.hps_ddr_mem_ba[1]
HPS_DDR3_BA[2] <= soc_system:soc_system_inst.hps_ddr_mem_ba[2]
HPS_DDR3_CAS_N <= soc_system:soc_system_inst.hps_ddr_mem_cas_n
HPS_DDR3_CK_N <= soc_system:soc_system_inst.hps_ddr_mem_ck_n
HPS_DDR3_CK_P <= soc_system:soc_system_inst.hps_ddr_mem_ck
HPS_DDR3_CKE <= soc_system:soc_system_inst.hps_ddr_mem_cke
HPS_DDR3_CS_N <= soc_system:soc_system_inst.hps_ddr_mem_cs_n
HPS_DDR3_DM[0] <= soc_system:soc_system_inst.hps_ddr_mem_dm[0]
HPS_DDR3_DM[1] <= soc_system:soc_system_inst.hps_ddr_mem_dm[1]
HPS_DDR3_DM[2] <= soc_system:soc_system_inst.hps_ddr_mem_dm[2]
HPS_DDR3_DM[3] <= soc_system:soc_system_inst.hps_ddr_mem_dm[3]
HPS_DDR3_DQ[0] <> soc_system:soc_system_inst.hps_ddr_mem_dq[0]
HPS_DDR3_DQ[1] <> soc_system:soc_system_inst.hps_ddr_mem_dq[1]
HPS_DDR3_DQ[2] <> soc_system:soc_system_inst.hps_ddr_mem_dq[2]
HPS_DDR3_DQ[3] <> soc_system:soc_system_inst.hps_ddr_mem_dq[3]
HPS_DDR3_DQ[4] <> soc_system:soc_system_inst.hps_ddr_mem_dq[4]
HPS_DDR3_DQ[5] <> soc_system:soc_system_inst.hps_ddr_mem_dq[5]
HPS_DDR3_DQ[6] <> soc_system:soc_system_inst.hps_ddr_mem_dq[6]
HPS_DDR3_DQ[7] <> soc_system:soc_system_inst.hps_ddr_mem_dq[7]
HPS_DDR3_DQ[8] <> soc_system:soc_system_inst.hps_ddr_mem_dq[8]
HPS_DDR3_DQ[9] <> soc_system:soc_system_inst.hps_ddr_mem_dq[9]
HPS_DDR3_DQ[10] <> soc_system:soc_system_inst.hps_ddr_mem_dq[10]
HPS_DDR3_DQ[11] <> soc_system:soc_system_inst.hps_ddr_mem_dq[11]
HPS_DDR3_DQ[12] <> soc_system:soc_system_inst.hps_ddr_mem_dq[12]
HPS_DDR3_DQ[13] <> soc_system:soc_system_inst.hps_ddr_mem_dq[13]
HPS_DDR3_DQ[14] <> soc_system:soc_system_inst.hps_ddr_mem_dq[14]
HPS_DDR3_DQ[15] <> soc_system:soc_system_inst.hps_ddr_mem_dq[15]
HPS_DDR3_DQ[16] <> soc_system:soc_system_inst.hps_ddr_mem_dq[16]
HPS_DDR3_DQ[17] <> soc_system:soc_system_inst.hps_ddr_mem_dq[17]
HPS_DDR3_DQ[18] <> soc_system:soc_system_inst.hps_ddr_mem_dq[18]
HPS_DDR3_DQ[19] <> soc_system:soc_system_inst.hps_ddr_mem_dq[19]
HPS_DDR3_DQ[20] <> soc_system:soc_system_inst.hps_ddr_mem_dq[20]
HPS_DDR3_DQ[21] <> soc_system:soc_system_inst.hps_ddr_mem_dq[21]
HPS_DDR3_DQ[22] <> soc_system:soc_system_inst.hps_ddr_mem_dq[22]
HPS_DDR3_DQ[23] <> soc_system:soc_system_inst.hps_ddr_mem_dq[23]
HPS_DDR3_DQ[24] <> soc_system:soc_system_inst.hps_ddr_mem_dq[24]
HPS_DDR3_DQ[25] <> soc_system:soc_system_inst.hps_ddr_mem_dq[25]
HPS_DDR3_DQ[26] <> soc_system:soc_system_inst.hps_ddr_mem_dq[26]
HPS_DDR3_DQ[27] <> soc_system:soc_system_inst.hps_ddr_mem_dq[27]
HPS_DDR3_DQ[28] <> soc_system:soc_system_inst.hps_ddr_mem_dq[28]
HPS_DDR3_DQ[29] <> soc_system:soc_system_inst.hps_ddr_mem_dq[29]
HPS_DDR3_DQ[30] <> soc_system:soc_system_inst.hps_ddr_mem_dq[30]
HPS_DDR3_DQ[31] <> soc_system:soc_system_inst.hps_ddr_mem_dq[31]
HPS_DDR3_DQS_N[0] <> soc_system:soc_system_inst.hps_ddr_mem_dqs_n[0]
HPS_DDR3_DQS_N[1] <> soc_system:soc_system_inst.hps_ddr_mem_dqs_n[1]
HPS_DDR3_DQS_N[2] <> soc_system:soc_system_inst.hps_ddr_mem_dqs_n[2]
HPS_DDR3_DQS_N[3] <> soc_system:soc_system_inst.hps_ddr_mem_dqs_n[3]
HPS_DDR3_DQS_P[0] <> soc_system:soc_system_inst.hps_ddr_mem_dqs[0]
HPS_DDR3_DQS_P[1] <> soc_system:soc_system_inst.hps_ddr_mem_dqs[1]
HPS_DDR3_DQS_P[2] <> soc_system:soc_system_inst.hps_ddr_mem_dqs[2]
HPS_DDR3_DQS_P[3] <> soc_system:soc_system_inst.hps_ddr_mem_dqs[3]
HPS_DDR3_ODT <= soc_system:soc_system_inst.hps_ddr_mem_odt
HPS_DDR3_RAS_N <= soc_system:soc_system_inst.hps_ddr_mem_ras_n
HPS_DDR3_RESET_N <= soc_system:soc_system_inst.hps_ddr_mem_reset_n
HPS_DDR3_RZQ => soc_system:soc_system_inst.hps_ddr_oct_rzqin
HPS_DDR3_WE_N <= soc_system:soc_system_inst.hps_ddr_mem_we_n
HPS_ENET_GTX_CLK <= soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_TX_CLK
HPS_ENET_INT_N <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_GPIO35
HPS_ENET_MDC <= soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_MDC
HPS_ENET_MDIO <> soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_MDIO
HPS_ENET_RX_CLK => soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_RX_CLK
HPS_ENET_RX_DATA[0] => soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_RXD0
HPS_ENET_RX_DATA[1] => soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_RXD1
HPS_ENET_RX_DATA[2] => soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_RXD2
HPS_ENET_RX_DATA[3] => soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_RXD3
HPS_ENET_RX_DV => soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_RX_CTL
HPS_ENET_TX_DATA[0] <= soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_TXD0
HPS_ENET_TX_DATA[1] <= soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_TXD1
HPS_ENET_TX_DATA[2] <= soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_TXD2
HPS_ENET_TX_DATA[3] <= soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_TXD3
HPS_ENET_TX_EN <= soc_system:soc_system_inst.hps_io_hps_io_emac1_inst_TX_CTL
HPS_GSENSOR_INT <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_GPIO61
HPS_I2C0_SCLK <> soc_system:soc_system_inst.hps_io_hps_io_i2c0_inst_SCL
HPS_I2C0_SDAT <> soc_system:soc_system_inst.hps_io_hps_io_i2c0_inst_SDA
HPS_KEY_N <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_LOANIO54
HPS_LED <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_GPIO53
HPS_SD_CLK <= soc_system:soc_system_inst.hps_io_hps_io_sdio_inst_CLK
HPS_SD_CMD <> soc_system:soc_system_inst.hps_io_hps_io_sdio_inst_CMD
HPS_SD_DATA[0] <> soc_system:soc_system_inst.hps_io_hps_io_sdio_inst_D0
HPS_SD_DATA[1] <> soc_system:soc_system_inst.hps_io_hps_io_sdio_inst_D1
HPS_SD_DATA[2] <> soc_system:soc_system_inst.hps_io_hps_io_sdio_inst_D2
HPS_SD_DATA[3] <> soc_system:soc_system_inst.hps_io_hps_io_sdio_inst_D3
HPS_UART_RX => soc_system:soc_system_inst.hps_io_hps_io_uart0_inst_RX
HPS_UART_TX <= soc_system:soc_system_inst.hps_io_hps_io_uart0_inst_TX
HPS_USB_CLKOUT => soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_CLK
HPS_USB_DATA[0] <> soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_D0
HPS_USB_DATA[1] <> soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_D1
HPS_USB_DATA[2] <> soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_D2
HPS_USB_DATA[3] <> soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_D3
HPS_USB_DATA[4] <> soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_D4
HPS_USB_DATA[5] <> soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_D5
HPS_USB_DATA[6] <> soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_D6
HPS_USB_DATA[7] <> soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_D7
HPS_USB_DIR => soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_DIR
HPS_USB_NXT => soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_NXT
HPS_USB_STP <= soc_system:soc_system_inst.hps_io_hps_io_usb1_inst_STP
PIEZO[1] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[0]
PIEZO[2] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[1]
PIEZO[3] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[2]
PIEZO[4] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[3]
PIEZO[5] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[4]
PIEZO[6] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[5]
PIEZO[7] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[6]
PIEZO[8] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[7]
PIEZO[9] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[8]
PIEZO[10] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[9]
PIEZO[11] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[10]
PIEZO[12] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[11]
PIEZO[13] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[12]
PIEZO[14] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[13]
PIEZO[15] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[14]
PIEZO[16] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[15]
PIEZO[17] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[16]
PIEZO[18] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[17]
PIEZO[19] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[18]
PIEZO[20] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[19]
PIEZO[21] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[20]
PIEZO[22] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[21]
PIEZO[23] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[22]
PIEZO[24] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[23]
PIEZO[25] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[24]
PIEZO[26] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[25]
PIEZO[27] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[26]
PIEZO[28] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[27]
PIEZO[29] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[28]
PIEZO[30] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[29]
PIEZO[31] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[30]
PIEZO[32] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[31]
PIEZO[33] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[32]
PIEZO[34] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[33]
PIEZO[35] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[34]
PIEZO[36] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[35]
PIEZO[37] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[36]
PIEZO[38] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[37]
PIEZO[39] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[38]
PIEZO[40] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[39]
PIEZO[41] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[40]
PIEZO[42] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[41]
PIEZO[43] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[42]
PIEZO[44] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[43]
PIEZO[45] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[44]
PIEZO[46] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[45]
PIEZO[47] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[46]
PIEZO[48] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[47]
PIEZO[49] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[48]
PIEZO[50] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[49]
PIEZO[51] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[50]
PIEZO[52] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[51]
PIEZO[53] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[52]
PIEZO[54] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[53]
PIEZO[55] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[54]
PIEZO[56] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[55]
PIEZO[57] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[56]
PIEZO[58] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[57]
PIEZO[59] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[58]
PIEZO[60] <= soc_system:soc_system_inst.piezo_controller_piezo_out_export[59]
ENABLE <= ENABLE.DB_MAX_OUTPUT_PORT_TYPE
RTC_TRIGGER => soc_system:soc_system_inst.rtc_0_conduit_end_event_trigger
RTC_TRIGGER2 => soc_system:soc_system_inst.rtc_0_conduit_end_event_trigger2
HPS_LTC_GPIO[0] <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_LOANIO65
HPS_LTC_GPIO[1] <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_LOANIO64
HPS_LTC_GPIO[2] <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_LOANIO51
HPS_LTC_GPIO[3] <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_LOANIO52
HPS_LTC_GPIO_ENABLE_N <> soc_system:soc_system_inst.hps_io_hps_io_gpio_inst_LOANIO40


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst
clk_clk => clk_clk.IN10
clock_divider_0_conduit_end_out_clk <= clock_divider:clock_divider_0.out_clk
fpga_key_input_export[0] => fpga_key_input_export[0].IN1
fpga_key_input_export[1] => fpga_key_input_export[1].IN1
fpga_led_output_export[0] <= soc_system_fpga_led:fpga_led.out_port
fpga_led_output_export[1] <= soc_system_fpga_led:fpga_led.out_port
fpga_led_output_export[2] <= soc_system_fpga_led:fpga_led.out_port
fpga_led_output_export[3] <= soc_system_fpga_led:fpga_led.out_port
fpga_led_output_export[4] <= soc_system_fpga_led:fpga_led.out_port
fpga_led_output_export[5] <= soc_system_fpga_led:fpga_led.out_port
fpga_led_output_export[6] <= soc_system_fpga_led:fpga_led.out_port
fpga_led_output_export[7] <= soc_system_fpga_led:fpga_led.out_port
hps_ddr_mem_a[0] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[1] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[2] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[3] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[4] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[5] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[6] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[7] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[8] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[9] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[10] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[11] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[12] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[13] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_a[14] <= soc_system_hps_0:hps_0.mem_a
hps_ddr_mem_ba[0] <= soc_system_hps_0:hps_0.mem_ba
hps_ddr_mem_ba[1] <= soc_system_hps_0:hps_0.mem_ba
hps_ddr_mem_ba[2] <= soc_system_hps_0:hps_0.mem_ba
hps_ddr_mem_ck <= soc_system_hps_0:hps_0.mem_ck
hps_ddr_mem_ck_n <= soc_system_hps_0:hps_0.mem_ck_n
hps_ddr_mem_cke <= soc_system_hps_0:hps_0.mem_cke
hps_ddr_mem_cs_n <= soc_system_hps_0:hps_0.mem_cs_n
hps_ddr_mem_ras_n <= soc_system_hps_0:hps_0.mem_ras_n
hps_ddr_mem_cas_n <= soc_system_hps_0:hps_0.mem_cas_n
hps_ddr_mem_we_n <= soc_system_hps_0:hps_0.mem_we_n
hps_ddr_mem_reset_n <= soc_system_hps_0:hps_0.mem_reset_n
hps_ddr_mem_dq[0] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[1] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[2] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[3] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[4] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[5] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[6] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[7] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[8] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[9] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[10] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[11] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[12] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[13] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[14] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[15] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[16] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[17] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[18] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[19] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[20] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[21] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[22] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[23] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[24] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[25] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[26] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[27] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[28] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[29] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[30] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dq[31] <> soc_system_hps_0:hps_0.mem_dq
hps_ddr_mem_dqs[0] <> soc_system_hps_0:hps_0.mem_dqs
hps_ddr_mem_dqs[1] <> soc_system_hps_0:hps_0.mem_dqs
hps_ddr_mem_dqs[2] <> soc_system_hps_0:hps_0.mem_dqs
hps_ddr_mem_dqs[3] <> soc_system_hps_0:hps_0.mem_dqs
hps_ddr_mem_dqs_n[0] <> soc_system_hps_0:hps_0.mem_dqs_n
hps_ddr_mem_dqs_n[1] <> soc_system_hps_0:hps_0.mem_dqs_n
hps_ddr_mem_dqs_n[2] <> soc_system_hps_0:hps_0.mem_dqs_n
hps_ddr_mem_dqs_n[3] <> soc_system_hps_0:hps_0.mem_dqs_n
hps_ddr_mem_odt <= soc_system_hps_0:hps_0.mem_odt
hps_ddr_mem_dm[0] <= soc_system_hps_0:hps_0.mem_dm
hps_ddr_mem_dm[1] <= soc_system_hps_0:hps_0.mem_dm
hps_ddr_mem_dm[2] <= soc_system_hps_0:hps_0.mem_dm
hps_ddr_mem_dm[3] <= soc_system_hps_0:hps_0.mem_dm
hps_ddr_oct_rzqin => hps_ddr_oct_rzqin.IN1
hps_h2f_loan_io_in[0] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[1] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[2] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[3] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[4] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[5] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[6] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[7] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[8] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[9] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[10] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[11] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[12] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[13] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[14] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[15] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[16] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[17] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[18] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[19] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[20] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[21] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[22] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[23] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[24] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[25] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[26] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[27] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[28] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[29] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[30] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[31] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[32] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[33] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[34] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[35] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[36] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[37] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[38] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[39] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[40] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[41] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[42] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[43] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[44] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[45] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[46] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[47] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[48] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[49] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[50] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[51] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[52] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[53] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[54] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[55] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[56] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[57] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[58] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[59] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[60] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[61] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[62] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[63] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[64] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[65] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_in[66] <= soc_system_hps_0:hps_0.h2f_loan_in
hps_h2f_loan_io_out[0] => hps_h2f_loan_io_out[0].IN1
hps_h2f_loan_io_out[1] => hps_h2f_loan_io_out[1].IN1
hps_h2f_loan_io_out[2] => hps_h2f_loan_io_out[2].IN1
hps_h2f_loan_io_out[3] => hps_h2f_loan_io_out[3].IN1
hps_h2f_loan_io_out[4] => hps_h2f_loan_io_out[4].IN1
hps_h2f_loan_io_out[5] => hps_h2f_loan_io_out[5].IN1
hps_h2f_loan_io_out[6] => hps_h2f_loan_io_out[6].IN1
hps_h2f_loan_io_out[7] => hps_h2f_loan_io_out[7].IN1
hps_h2f_loan_io_out[8] => hps_h2f_loan_io_out[8].IN1
hps_h2f_loan_io_out[9] => hps_h2f_loan_io_out[9].IN1
hps_h2f_loan_io_out[10] => hps_h2f_loan_io_out[10].IN1
hps_h2f_loan_io_out[11] => hps_h2f_loan_io_out[11].IN1
hps_h2f_loan_io_out[12] => hps_h2f_loan_io_out[12].IN1
hps_h2f_loan_io_out[13] => hps_h2f_loan_io_out[13].IN1
hps_h2f_loan_io_out[14] => hps_h2f_loan_io_out[14].IN1
hps_h2f_loan_io_out[15] => hps_h2f_loan_io_out[15].IN1
hps_h2f_loan_io_out[16] => hps_h2f_loan_io_out[16].IN1
hps_h2f_loan_io_out[17] => hps_h2f_loan_io_out[17].IN1
hps_h2f_loan_io_out[18] => hps_h2f_loan_io_out[18].IN1
hps_h2f_loan_io_out[19] => hps_h2f_loan_io_out[19].IN1
hps_h2f_loan_io_out[20] => hps_h2f_loan_io_out[20].IN1
hps_h2f_loan_io_out[21] => hps_h2f_loan_io_out[21].IN1
hps_h2f_loan_io_out[22] => hps_h2f_loan_io_out[22].IN1
hps_h2f_loan_io_out[23] => hps_h2f_loan_io_out[23].IN1
hps_h2f_loan_io_out[24] => hps_h2f_loan_io_out[24].IN1
hps_h2f_loan_io_out[25] => hps_h2f_loan_io_out[25].IN1
hps_h2f_loan_io_out[26] => hps_h2f_loan_io_out[26].IN1
hps_h2f_loan_io_out[27] => hps_h2f_loan_io_out[27].IN1
hps_h2f_loan_io_out[28] => hps_h2f_loan_io_out[28].IN1
hps_h2f_loan_io_out[29] => hps_h2f_loan_io_out[29].IN1
hps_h2f_loan_io_out[30] => hps_h2f_loan_io_out[30].IN1
hps_h2f_loan_io_out[31] => hps_h2f_loan_io_out[31].IN1
hps_h2f_loan_io_out[32] => hps_h2f_loan_io_out[32].IN1
hps_h2f_loan_io_out[33] => hps_h2f_loan_io_out[33].IN1
hps_h2f_loan_io_out[34] => hps_h2f_loan_io_out[34].IN1
hps_h2f_loan_io_out[35] => hps_h2f_loan_io_out[35].IN1
hps_h2f_loan_io_out[36] => hps_h2f_loan_io_out[36].IN1
hps_h2f_loan_io_out[37] => hps_h2f_loan_io_out[37].IN1
hps_h2f_loan_io_out[38] => hps_h2f_loan_io_out[38].IN1
hps_h2f_loan_io_out[39] => hps_h2f_loan_io_out[39].IN1
hps_h2f_loan_io_out[40] => hps_h2f_loan_io_out[40].IN1
hps_h2f_loan_io_out[41] => hps_h2f_loan_io_out[41].IN1
hps_h2f_loan_io_out[42] => hps_h2f_loan_io_out[42].IN1
hps_h2f_loan_io_out[43] => hps_h2f_loan_io_out[43].IN1
hps_h2f_loan_io_out[44] => hps_h2f_loan_io_out[44].IN1
hps_h2f_loan_io_out[45] => hps_h2f_loan_io_out[45].IN1
hps_h2f_loan_io_out[46] => hps_h2f_loan_io_out[46].IN1
hps_h2f_loan_io_out[47] => hps_h2f_loan_io_out[47].IN1
hps_h2f_loan_io_out[48] => hps_h2f_loan_io_out[48].IN1
hps_h2f_loan_io_out[49] => hps_h2f_loan_io_out[49].IN1
hps_h2f_loan_io_out[50] => hps_h2f_loan_io_out[50].IN1
hps_h2f_loan_io_out[51] => hps_h2f_loan_io_out[51].IN1
hps_h2f_loan_io_out[52] => hps_h2f_loan_io_out[52].IN1
hps_h2f_loan_io_out[53] => hps_h2f_loan_io_out[53].IN1
hps_h2f_loan_io_out[54] => hps_h2f_loan_io_out[54].IN1
hps_h2f_loan_io_out[55] => hps_h2f_loan_io_out[55].IN1
hps_h2f_loan_io_out[56] => hps_h2f_loan_io_out[56].IN1
hps_h2f_loan_io_out[57] => hps_h2f_loan_io_out[57].IN1
hps_h2f_loan_io_out[58] => hps_h2f_loan_io_out[58].IN1
hps_h2f_loan_io_out[59] => hps_h2f_loan_io_out[59].IN1
hps_h2f_loan_io_out[60] => hps_h2f_loan_io_out[60].IN1
hps_h2f_loan_io_out[61] => hps_h2f_loan_io_out[61].IN1
hps_h2f_loan_io_out[62] => hps_h2f_loan_io_out[62].IN1
hps_h2f_loan_io_out[63] => hps_h2f_loan_io_out[63].IN1
hps_h2f_loan_io_out[64] => hps_h2f_loan_io_out[64].IN1
hps_h2f_loan_io_out[65] => hps_h2f_loan_io_out[65].IN1
hps_h2f_loan_io_out[66] => hps_h2f_loan_io_out[66].IN1
hps_h2f_loan_io_oe[0] => hps_h2f_loan_io_oe[0].IN1
hps_h2f_loan_io_oe[1] => hps_h2f_loan_io_oe[1].IN1
hps_h2f_loan_io_oe[2] => hps_h2f_loan_io_oe[2].IN1
hps_h2f_loan_io_oe[3] => hps_h2f_loan_io_oe[3].IN1
hps_h2f_loan_io_oe[4] => hps_h2f_loan_io_oe[4].IN1
hps_h2f_loan_io_oe[5] => hps_h2f_loan_io_oe[5].IN1
hps_h2f_loan_io_oe[6] => hps_h2f_loan_io_oe[6].IN1
hps_h2f_loan_io_oe[7] => hps_h2f_loan_io_oe[7].IN1
hps_h2f_loan_io_oe[8] => hps_h2f_loan_io_oe[8].IN1
hps_h2f_loan_io_oe[9] => hps_h2f_loan_io_oe[9].IN1
hps_h2f_loan_io_oe[10] => hps_h2f_loan_io_oe[10].IN1
hps_h2f_loan_io_oe[11] => hps_h2f_loan_io_oe[11].IN1
hps_h2f_loan_io_oe[12] => hps_h2f_loan_io_oe[12].IN1
hps_h2f_loan_io_oe[13] => hps_h2f_loan_io_oe[13].IN1
hps_h2f_loan_io_oe[14] => hps_h2f_loan_io_oe[14].IN1
hps_h2f_loan_io_oe[15] => hps_h2f_loan_io_oe[15].IN1
hps_h2f_loan_io_oe[16] => hps_h2f_loan_io_oe[16].IN1
hps_h2f_loan_io_oe[17] => hps_h2f_loan_io_oe[17].IN1
hps_h2f_loan_io_oe[18] => hps_h2f_loan_io_oe[18].IN1
hps_h2f_loan_io_oe[19] => hps_h2f_loan_io_oe[19].IN1
hps_h2f_loan_io_oe[20] => hps_h2f_loan_io_oe[20].IN1
hps_h2f_loan_io_oe[21] => hps_h2f_loan_io_oe[21].IN1
hps_h2f_loan_io_oe[22] => hps_h2f_loan_io_oe[22].IN1
hps_h2f_loan_io_oe[23] => hps_h2f_loan_io_oe[23].IN1
hps_h2f_loan_io_oe[24] => hps_h2f_loan_io_oe[24].IN1
hps_h2f_loan_io_oe[25] => hps_h2f_loan_io_oe[25].IN1
hps_h2f_loan_io_oe[26] => hps_h2f_loan_io_oe[26].IN1
hps_h2f_loan_io_oe[27] => hps_h2f_loan_io_oe[27].IN1
hps_h2f_loan_io_oe[28] => hps_h2f_loan_io_oe[28].IN1
hps_h2f_loan_io_oe[29] => hps_h2f_loan_io_oe[29].IN1
hps_h2f_loan_io_oe[30] => hps_h2f_loan_io_oe[30].IN1
hps_h2f_loan_io_oe[31] => hps_h2f_loan_io_oe[31].IN1
hps_h2f_loan_io_oe[32] => hps_h2f_loan_io_oe[32].IN1
hps_h2f_loan_io_oe[33] => hps_h2f_loan_io_oe[33].IN1
hps_h2f_loan_io_oe[34] => hps_h2f_loan_io_oe[34].IN1
hps_h2f_loan_io_oe[35] => hps_h2f_loan_io_oe[35].IN1
hps_h2f_loan_io_oe[36] => hps_h2f_loan_io_oe[36].IN1
hps_h2f_loan_io_oe[37] => hps_h2f_loan_io_oe[37].IN1
hps_h2f_loan_io_oe[38] => hps_h2f_loan_io_oe[38].IN1
hps_h2f_loan_io_oe[39] => hps_h2f_loan_io_oe[39].IN1
hps_h2f_loan_io_oe[40] => hps_h2f_loan_io_oe[40].IN1
hps_h2f_loan_io_oe[41] => hps_h2f_loan_io_oe[41].IN1
hps_h2f_loan_io_oe[42] => hps_h2f_loan_io_oe[42].IN1
hps_h2f_loan_io_oe[43] => hps_h2f_loan_io_oe[43].IN1
hps_h2f_loan_io_oe[44] => hps_h2f_loan_io_oe[44].IN1
hps_h2f_loan_io_oe[45] => hps_h2f_loan_io_oe[45].IN1
hps_h2f_loan_io_oe[46] => hps_h2f_loan_io_oe[46].IN1
hps_h2f_loan_io_oe[47] => hps_h2f_loan_io_oe[47].IN1
hps_h2f_loan_io_oe[48] => hps_h2f_loan_io_oe[48].IN1
hps_h2f_loan_io_oe[49] => hps_h2f_loan_io_oe[49].IN1
hps_h2f_loan_io_oe[50] => hps_h2f_loan_io_oe[50].IN1
hps_h2f_loan_io_oe[51] => hps_h2f_loan_io_oe[51].IN1
hps_h2f_loan_io_oe[52] => hps_h2f_loan_io_oe[52].IN1
hps_h2f_loan_io_oe[53] => hps_h2f_loan_io_oe[53].IN1
hps_h2f_loan_io_oe[54] => hps_h2f_loan_io_oe[54].IN1
hps_h2f_loan_io_oe[55] => hps_h2f_loan_io_oe[55].IN1
hps_h2f_loan_io_oe[56] => hps_h2f_loan_io_oe[56].IN1
hps_h2f_loan_io_oe[57] => hps_h2f_loan_io_oe[57].IN1
hps_h2f_loan_io_oe[58] => hps_h2f_loan_io_oe[58].IN1
hps_h2f_loan_io_oe[59] => hps_h2f_loan_io_oe[59].IN1
hps_h2f_loan_io_oe[60] => hps_h2f_loan_io_oe[60].IN1
hps_h2f_loan_io_oe[61] => hps_h2f_loan_io_oe[61].IN1
hps_h2f_loan_io_oe[62] => hps_h2f_loan_io_oe[62].IN1
hps_h2f_loan_io_oe[63] => hps_h2f_loan_io_oe[63].IN1
hps_h2f_loan_io_oe[64] => hps_h2f_loan_io_oe[64].IN1
hps_h2f_loan_io_oe[65] => hps_h2f_loan_io_oe[65].IN1
hps_h2f_loan_io_oe[66] => hps_h2f_loan_io_oe[66].IN1
hps_io_hps_io_emac1_inst_TX_CLK <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TX_CLK
hps_io_hps_io_emac1_inst_TXD0 <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TXD0
hps_io_hps_io_emac1_inst_TXD1 <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TXD1
hps_io_hps_io_emac1_inst_TXD2 <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TXD2
hps_io_hps_io_emac1_inst_TXD3 <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TXD3
hps_io_hps_io_emac1_inst_RXD0 => hps_io_hps_io_emac1_inst_RXD0.IN1
hps_io_hps_io_emac1_inst_MDIO <> soc_system_hps_0:hps_0.hps_io_emac1_inst_MDIO
hps_io_hps_io_emac1_inst_MDC <= soc_system_hps_0:hps_0.hps_io_emac1_inst_MDC
hps_io_hps_io_emac1_inst_RX_CTL => hps_io_hps_io_emac1_inst_RX_CTL.IN1
hps_io_hps_io_emac1_inst_TX_CTL <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TX_CTL
hps_io_hps_io_emac1_inst_RX_CLK => hps_io_hps_io_emac1_inst_RX_CLK.IN1
hps_io_hps_io_emac1_inst_RXD1 => hps_io_hps_io_emac1_inst_RXD1.IN1
hps_io_hps_io_emac1_inst_RXD2 => hps_io_hps_io_emac1_inst_RXD2.IN1
hps_io_hps_io_emac1_inst_RXD3 => hps_io_hps_io_emac1_inst_RXD3.IN1
hps_io_hps_io_sdio_inst_CMD <> soc_system_hps_0:hps_0.hps_io_sdio_inst_CMD
hps_io_hps_io_sdio_inst_D0 <> soc_system_hps_0:hps_0.hps_io_sdio_inst_D0
hps_io_hps_io_sdio_inst_D1 <> soc_system_hps_0:hps_0.hps_io_sdio_inst_D1
hps_io_hps_io_sdio_inst_CLK <= soc_system_hps_0:hps_0.hps_io_sdio_inst_CLK
hps_io_hps_io_sdio_inst_D2 <> soc_system_hps_0:hps_0.hps_io_sdio_inst_D2
hps_io_hps_io_sdio_inst_D3 <> soc_system_hps_0:hps_0.hps_io_sdio_inst_D3
hps_io_hps_io_usb1_inst_D0 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D0
hps_io_hps_io_usb1_inst_D1 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D1
hps_io_hps_io_usb1_inst_D2 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D2
hps_io_hps_io_usb1_inst_D3 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D3
hps_io_hps_io_usb1_inst_D4 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D4
hps_io_hps_io_usb1_inst_D5 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D5
hps_io_hps_io_usb1_inst_D6 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D6
hps_io_hps_io_usb1_inst_D7 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D7
hps_io_hps_io_usb1_inst_CLK => hps_io_hps_io_usb1_inst_CLK.IN1
hps_io_hps_io_usb1_inst_STP <= soc_system_hps_0:hps_0.hps_io_usb1_inst_STP
hps_io_hps_io_usb1_inst_DIR => hps_io_hps_io_usb1_inst_DIR.IN1
hps_io_hps_io_usb1_inst_NXT => hps_io_hps_io_usb1_inst_NXT.IN1
hps_io_hps_io_uart0_inst_RX => hps_io_hps_io_uart0_inst_RX.IN1
hps_io_hps_io_uart0_inst_TX <= soc_system_hps_0:hps_0.hps_io_uart0_inst_TX
hps_io_hps_io_i2c0_inst_SDA <> soc_system_hps_0:hps_0.hps_io_i2c0_inst_SDA
hps_io_hps_io_i2c0_inst_SCL <> soc_system_hps_0:hps_0.hps_io_i2c0_inst_SCL
hps_io_hps_io_gpio_inst_GPIO09 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO09
hps_io_hps_io_gpio_inst_GPIO35 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO35
hps_io_hps_io_gpio_inst_GPIO53 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO53
hps_io_hps_io_gpio_inst_GPIO61 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO61
hps_io_hps_io_gpio_inst_LOANIO40 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_LOANIO40
hps_io_hps_io_gpio_inst_LOANIO51 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_LOANIO51
hps_io_hps_io_gpio_inst_LOANIO52 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_LOANIO52
hps_io_hps_io_gpio_inst_LOANIO54 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_LOANIO54
hps_io_hps_io_gpio_inst_LOANIO64 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_LOANIO64
hps_io_hps_io_gpio_inst_LOANIO65 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_LOANIO65
piezo_controller_piezo_enable_export <= piezo_controller:piezo_controller_0.piezo_enable
piezo_controller_piezo_enable_piezo_enable_in => piezo_controller_piezo_enable_piezo_enable_in.IN1
piezo_controller_piezo_out_export[0] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[1] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[2] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[3] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[4] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[5] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[6] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[7] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[8] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[9] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[10] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[11] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[12] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[13] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[14] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[15] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[16] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[17] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[18] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[19] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[20] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[21] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[22] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[23] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[24] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[25] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[26] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[27] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[28] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[29] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[30] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[31] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[32] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[33] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[34] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[35] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[36] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[37] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[38] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[39] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[40] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[41] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[42] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[43] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[44] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[45] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[46] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[47] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[48] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[49] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[50] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[51] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[52] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[53] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[54] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[55] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[56] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[57] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[58] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[59] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_out_export[60] <= piezo_controller:piezo_controller_0.piezo_out
piezo_controller_piezo_status_export[0] <= piezo_controller:piezo_controller_0.piezo_status
piezo_controller_piezo_status_export[1] <= piezo_controller:piezo_controller_0.piezo_status
piezo_controller_piezo_status_export[2] <= piezo_controller:piezo_controller_0.piezo_status
reset_reset_n => _.IN1
reset_reset_n => _.IN1
rtc_0_conduit_end_event_trigger => rtc_0_conduit_end_event_trigger.IN1
rtc_0_conduit_end_piezo_enable <= rtc:realtime_clock_controll_0.piezo_enable
rtc_0_conduit_end_event_trigger2 => rtc_0_conduit_end_event_trigger2.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|clock_divider:clock_divider_0
clock => counter_up[0].CLK
clock => counter_up[1].CLK
clock => counter_up[2].CLK
clock => counter_up[3].CLK
clock => counter_up[4].CLK
clock => counter_up[5].CLK
clock => counter_up[6].CLK
clock => counter_up[7].CLK
clock => counter_up[8].CLK
clock => counter_up[9].CLK
clock => counter_up[10].CLK
clock => counter_up[11].CLK
clock => counter_up[12].CLK
clock => counter_up[13].CLK
clock => counter_up[14].CLK
clock => counter_up[15].CLK
clock => counter_up[16].CLK
clock => counter_up[17].CLK
clock => counter_up[18].CLK
clock => counter_up[19].CLK
clock => counter_up[20].CLK
clock => counter_up[21].CLK
clock => counter_up[22].CLK
clock => counter_up[23].CLK
clock => counter_up[24].CLK
clock => counter_up[25].CLK
clock => counter_up[26].CLK
clock => counter_up[27].CLK
clock => counter_up[28].CLK
clock => counter_up[29].CLK
clock => counter_up[30].CLK
clock => counter_up[31].CLK
clock => counter_up[32].CLK
clock => out_clk_reg.CLK
reset => out_clk_reg.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
out_clk <= out_clk_reg.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_key:fpga_key
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
write_n => always1.IN1
writedata[0] => always2.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => always3.IN1
writedata[1] => irq_mask[1].DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_led:fpga_led
address[0] => Equal0.IN60
address[0] => Equal1.IN30
address[0] => Equal2.IN31
address[1] => Equal0.IN29
address[1] => Equal1.IN29
address[1] => Equal2.IN30
address[2] => Equal0.IN59
address[2] => Equal1.IN60
address[2] => Equal2.IN29
chipselect => wr_strobe.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
write_n => wr_strobe.IN1
writedata[0] => data_out.IN1
writedata[0] => data_out.DATAB
writedata[0] => data_out.IN1
writedata[1] => data_out.IN1
writedata[1] => data_out.DATAB
writedata[1] => data_out.IN1
writedata[2] => data_out.IN1
writedata[2] => data_out.DATAB
writedata[2] => data_out.IN1
writedata[3] => data_out.IN1
writedata[3] => data_out.DATAB
writedata[3] => data_out.IN1
writedata[4] => data_out.IN1
writedata[4] => data_out.DATAB
writedata[4] => data_out.IN1
writedata[5] => data_out.IN1
writedata[5] => data_out.DATAB
writedata[5] => data_out.IN1
writedata[6] => data_out.IN1
writedata[6] => data_out.DATAB
writedata[6] => data_out.IN1
writedata[7] => data_out.IN1
writedata[7] => data_out.DATAB
writedata[7] => data_out.IN1
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0
h2f_loan_in[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[21] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[22] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[23] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[24] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[25] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[26] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[27] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[28] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[29] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[30] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[31] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[32] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[33] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[34] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[35] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[36] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[37] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[38] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[39] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[40] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[41] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[42] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[43] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[44] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[45] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[46] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[47] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[48] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[49] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[50] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[51] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[52] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[53] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[54] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[55] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[56] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[57] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[58] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[59] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[60] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[61] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[62] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[63] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[64] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[65] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[66] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_out[0] => h2f_loan_out[0].IN1
h2f_loan_out[1] => h2f_loan_out[1].IN1
h2f_loan_out[2] => h2f_loan_out[2].IN1
h2f_loan_out[3] => h2f_loan_out[3].IN1
h2f_loan_out[4] => h2f_loan_out[4].IN1
h2f_loan_out[5] => h2f_loan_out[5].IN1
h2f_loan_out[6] => h2f_loan_out[6].IN1
h2f_loan_out[7] => h2f_loan_out[7].IN1
h2f_loan_out[8] => h2f_loan_out[8].IN1
h2f_loan_out[9] => h2f_loan_out[9].IN1
h2f_loan_out[10] => h2f_loan_out[10].IN1
h2f_loan_out[11] => h2f_loan_out[11].IN1
h2f_loan_out[12] => h2f_loan_out[12].IN1
h2f_loan_out[13] => h2f_loan_out[13].IN1
h2f_loan_out[14] => h2f_loan_out[14].IN1
h2f_loan_out[15] => h2f_loan_out[15].IN1
h2f_loan_out[16] => h2f_loan_out[16].IN1
h2f_loan_out[17] => h2f_loan_out[17].IN1
h2f_loan_out[18] => h2f_loan_out[18].IN1
h2f_loan_out[19] => h2f_loan_out[19].IN1
h2f_loan_out[20] => h2f_loan_out[20].IN1
h2f_loan_out[21] => h2f_loan_out[21].IN1
h2f_loan_out[22] => h2f_loan_out[22].IN1
h2f_loan_out[23] => h2f_loan_out[23].IN1
h2f_loan_out[24] => h2f_loan_out[24].IN1
h2f_loan_out[25] => h2f_loan_out[25].IN1
h2f_loan_out[26] => h2f_loan_out[26].IN1
h2f_loan_out[27] => h2f_loan_out[27].IN1
h2f_loan_out[28] => h2f_loan_out[28].IN1
h2f_loan_out[29] => h2f_loan_out[29].IN1
h2f_loan_out[30] => h2f_loan_out[30].IN1
h2f_loan_out[31] => h2f_loan_out[31].IN1
h2f_loan_out[32] => h2f_loan_out[32].IN1
h2f_loan_out[33] => h2f_loan_out[33].IN1
h2f_loan_out[34] => h2f_loan_out[34].IN1
h2f_loan_out[35] => h2f_loan_out[35].IN1
h2f_loan_out[36] => h2f_loan_out[36].IN1
h2f_loan_out[37] => h2f_loan_out[37].IN1
h2f_loan_out[38] => h2f_loan_out[38].IN1
h2f_loan_out[39] => h2f_loan_out[39].IN1
h2f_loan_out[40] => h2f_loan_out[40].IN1
h2f_loan_out[41] => h2f_loan_out[41].IN1
h2f_loan_out[42] => h2f_loan_out[42].IN1
h2f_loan_out[43] => h2f_loan_out[43].IN1
h2f_loan_out[44] => h2f_loan_out[44].IN1
h2f_loan_out[45] => h2f_loan_out[45].IN1
h2f_loan_out[46] => h2f_loan_out[46].IN1
h2f_loan_out[47] => h2f_loan_out[47].IN1
h2f_loan_out[48] => h2f_loan_out[48].IN1
h2f_loan_out[49] => h2f_loan_out[49].IN1
h2f_loan_out[50] => h2f_loan_out[50].IN1
h2f_loan_out[51] => h2f_loan_out[51].IN1
h2f_loan_out[52] => h2f_loan_out[52].IN1
h2f_loan_out[53] => h2f_loan_out[53].IN1
h2f_loan_out[54] => h2f_loan_out[54].IN1
h2f_loan_out[55] => h2f_loan_out[55].IN1
h2f_loan_out[56] => h2f_loan_out[56].IN1
h2f_loan_out[57] => h2f_loan_out[57].IN1
h2f_loan_out[58] => h2f_loan_out[58].IN1
h2f_loan_out[59] => h2f_loan_out[59].IN1
h2f_loan_out[60] => h2f_loan_out[60].IN1
h2f_loan_out[61] => h2f_loan_out[61].IN1
h2f_loan_out[62] => h2f_loan_out[62].IN1
h2f_loan_out[63] => h2f_loan_out[63].IN1
h2f_loan_out[64] => h2f_loan_out[64].IN1
h2f_loan_out[65] => h2f_loan_out[65].IN1
h2f_loan_out[66] => h2f_loan_out[66].IN1
h2f_loan_oe[0] => h2f_loan_oe[0].IN1
h2f_loan_oe[1] => h2f_loan_oe[1].IN1
h2f_loan_oe[2] => h2f_loan_oe[2].IN1
h2f_loan_oe[3] => h2f_loan_oe[3].IN1
h2f_loan_oe[4] => h2f_loan_oe[4].IN1
h2f_loan_oe[5] => h2f_loan_oe[5].IN1
h2f_loan_oe[6] => h2f_loan_oe[6].IN1
h2f_loan_oe[7] => h2f_loan_oe[7].IN1
h2f_loan_oe[8] => h2f_loan_oe[8].IN1
h2f_loan_oe[9] => h2f_loan_oe[9].IN1
h2f_loan_oe[10] => h2f_loan_oe[10].IN1
h2f_loan_oe[11] => h2f_loan_oe[11].IN1
h2f_loan_oe[12] => h2f_loan_oe[12].IN1
h2f_loan_oe[13] => h2f_loan_oe[13].IN1
h2f_loan_oe[14] => h2f_loan_oe[14].IN1
h2f_loan_oe[15] => h2f_loan_oe[15].IN1
h2f_loan_oe[16] => h2f_loan_oe[16].IN1
h2f_loan_oe[17] => h2f_loan_oe[17].IN1
h2f_loan_oe[18] => h2f_loan_oe[18].IN1
h2f_loan_oe[19] => h2f_loan_oe[19].IN1
h2f_loan_oe[20] => h2f_loan_oe[20].IN1
h2f_loan_oe[21] => h2f_loan_oe[21].IN1
h2f_loan_oe[22] => h2f_loan_oe[22].IN1
h2f_loan_oe[23] => h2f_loan_oe[23].IN1
h2f_loan_oe[24] => h2f_loan_oe[24].IN1
h2f_loan_oe[25] => h2f_loan_oe[25].IN1
h2f_loan_oe[26] => h2f_loan_oe[26].IN1
h2f_loan_oe[27] => h2f_loan_oe[27].IN1
h2f_loan_oe[28] => h2f_loan_oe[28].IN1
h2f_loan_oe[29] => h2f_loan_oe[29].IN1
h2f_loan_oe[30] => h2f_loan_oe[30].IN1
h2f_loan_oe[31] => h2f_loan_oe[31].IN1
h2f_loan_oe[32] => h2f_loan_oe[32].IN1
h2f_loan_oe[33] => h2f_loan_oe[33].IN1
h2f_loan_oe[34] => h2f_loan_oe[34].IN1
h2f_loan_oe[35] => h2f_loan_oe[35].IN1
h2f_loan_oe[36] => h2f_loan_oe[36].IN1
h2f_loan_oe[37] => h2f_loan_oe[37].IN1
h2f_loan_oe[38] => h2f_loan_oe[38].IN1
h2f_loan_oe[39] => h2f_loan_oe[39].IN1
h2f_loan_oe[40] => h2f_loan_oe[40].IN1
h2f_loan_oe[41] => h2f_loan_oe[41].IN1
h2f_loan_oe[42] => h2f_loan_oe[42].IN1
h2f_loan_oe[43] => h2f_loan_oe[43].IN1
h2f_loan_oe[44] => h2f_loan_oe[44].IN1
h2f_loan_oe[45] => h2f_loan_oe[45].IN1
h2f_loan_oe[46] => h2f_loan_oe[46].IN1
h2f_loan_oe[47] => h2f_loan_oe[47].IN1
h2f_loan_oe[48] => h2f_loan_oe[48].IN1
h2f_loan_oe[49] => h2f_loan_oe[49].IN1
h2f_loan_oe[50] => h2f_loan_oe[50].IN1
h2f_loan_oe[51] => h2f_loan_oe[51].IN1
h2f_loan_oe[52] => h2f_loan_oe[52].IN1
h2f_loan_oe[53] => h2f_loan_oe[53].IN1
h2f_loan_oe[54] => h2f_loan_oe[54].IN1
h2f_loan_oe[55] => h2f_loan_oe[55].IN1
h2f_loan_oe[56] => h2f_loan_oe[56].IN1
h2f_loan_oe[57] => h2f_loan_oe[57].IN1
h2f_loan_oe[58] => h2f_loan_oe[58].IN1
h2f_loan_oe[59] => h2f_loan_oe[59].IN1
h2f_loan_oe[60] => h2f_loan_oe[60].IN1
h2f_loan_oe[61] => h2f_loan_oe[61].IN1
h2f_loan_oe[62] => h2f_loan_oe[62].IN1
h2f_loan_oe[63] => h2f_loan_oe[63].IN1
h2f_loan_oe[64] => h2f_loan_oe[64].IN1
h2f_loan_oe[65] => h2f_loan_oe[65].IN1
h2f_loan_oe[66] => h2f_loan_oe[66].IN1
h2f_rst_n <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_rst_n
h2f_lw_axi_clk => h2f_lw_axi_clk.IN1
h2f_lw_AWID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWADDR[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWLEN[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWSIZE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWBURST[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWBURST[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWLOCK[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWLOCK[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWCACHE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWPROT[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWVALID
h2f_lw_AWREADY => h2f_lw_AWREADY.IN1
h2f_lw_WID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WDATA[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[21] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[22] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[23] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[24] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[25] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[26] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[27] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[28] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[29] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[30] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[31] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WSTRB[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WLAST <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WLAST
h2f_lw_WVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WVALID
h2f_lw_WREADY => h2f_lw_WREADY.IN1
h2f_lw_BID[0] => h2f_lw_BID[0].IN1
h2f_lw_BID[1] => h2f_lw_BID[1].IN1
h2f_lw_BID[2] => h2f_lw_BID[2].IN1
h2f_lw_BID[3] => h2f_lw_BID[3].IN1
h2f_lw_BID[4] => h2f_lw_BID[4].IN1
h2f_lw_BID[5] => h2f_lw_BID[5].IN1
h2f_lw_BID[6] => h2f_lw_BID[6].IN1
h2f_lw_BID[7] => h2f_lw_BID[7].IN1
h2f_lw_BID[8] => h2f_lw_BID[8].IN1
h2f_lw_BID[9] => h2f_lw_BID[9].IN1
h2f_lw_BID[10] => h2f_lw_BID[10].IN1
h2f_lw_BID[11] => h2f_lw_BID[11].IN1
h2f_lw_BRESP[0] => h2f_lw_BRESP[0].IN1
h2f_lw_BRESP[1] => h2f_lw_BRESP[1].IN1
h2f_lw_BVALID => h2f_lw_BVALID.IN1
h2f_lw_BREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_BREADY
h2f_lw_ARID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARADDR[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARLEN[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARSIZE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARBURST[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARBURST[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARLOCK[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARLOCK[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARCACHE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARPROT[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARVALID
h2f_lw_ARREADY => h2f_lw_ARREADY.IN1
h2f_lw_RID[0] => h2f_lw_RID[0].IN1
h2f_lw_RID[1] => h2f_lw_RID[1].IN1
h2f_lw_RID[2] => h2f_lw_RID[2].IN1
h2f_lw_RID[3] => h2f_lw_RID[3].IN1
h2f_lw_RID[4] => h2f_lw_RID[4].IN1
h2f_lw_RID[5] => h2f_lw_RID[5].IN1
h2f_lw_RID[6] => h2f_lw_RID[6].IN1
h2f_lw_RID[7] => h2f_lw_RID[7].IN1
h2f_lw_RID[8] => h2f_lw_RID[8].IN1
h2f_lw_RID[9] => h2f_lw_RID[9].IN1
h2f_lw_RID[10] => h2f_lw_RID[10].IN1
h2f_lw_RID[11] => h2f_lw_RID[11].IN1
h2f_lw_RDATA[0] => h2f_lw_RDATA[0].IN1
h2f_lw_RDATA[1] => h2f_lw_RDATA[1].IN1
h2f_lw_RDATA[2] => h2f_lw_RDATA[2].IN1
h2f_lw_RDATA[3] => h2f_lw_RDATA[3].IN1
h2f_lw_RDATA[4] => h2f_lw_RDATA[4].IN1
h2f_lw_RDATA[5] => h2f_lw_RDATA[5].IN1
h2f_lw_RDATA[6] => h2f_lw_RDATA[6].IN1
h2f_lw_RDATA[7] => h2f_lw_RDATA[7].IN1
h2f_lw_RDATA[8] => h2f_lw_RDATA[8].IN1
h2f_lw_RDATA[9] => h2f_lw_RDATA[9].IN1
h2f_lw_RDATA[10] => h2f_lw_RDATA[10].IN1
h2f_lw_RDATA[11] => h2f_lw_RDATA[11].IN1
h2f_lw_RDATA[12] => h2f_lw_RDATA[12].IN1
h2f_lw_RDATA[13] => h2f_lw_RDATA[13].IN1
h2f_lw_RDATA[14] => h2f_lw_RDATA[14].IN1
h2f_lw_RDATA[15] => h2f_lw_RDATA[15].IN1
h2f_lw_RDATA[16] => h2f_lw_RDATA[16].IN1
h2f_lw_RDATA[17] => h2f_lw_RDATA[17].IN1
h2f_lw_RDATA[18] => h2f_lw_RDATA[18].IN1
h2f_lw_RDATA[19] => h2f_lw_RDATA[19].IN1
h2f_lw_RDATA[20] => h2f_lw_RDATA[20].IN1
h2f_lw_RDATA[21] => h2f_lw_RDATA[21].IN1
h2f_lw_RDATA[22] => h2f_lw_RDATA[22].IN1
h2f_lw_RDATA[23] => h2f_lw_RDATA[23].IN1
h2f_lw_RDATA[24] => h2f_lw_RDATA[24].IN1
h2f_lw_RDATA[25] => h2f_lw_RDATA[25].IN1
h2f_lw_RDATA[26] => h2f_lw_RDATA[26].IN1
h2f_lw_RDATA[27] => h2f_lw_RDATA[27].IN1
h2f_lw_RDATA[28] => h2f_lw_RDATA[28].IN1
h2f_lw_RDATA[29] => h2f_lw_RDATA[29].IN1
h2f_lw_RDATA[30] => h2f_lw_RDATA[30].IN1
h2f_lw_RDATA[31] => h2f_lw_RDATA[31].IN1
h2f_lw_RRESP[0] => h2f_lw_RRESP[0].IN1
h2f_lw_RRESP[1] => h2f_lw_RRESP[1].IN1
h2f_lw_RLAST => h2f_lw_RLAST.IN1
h2f_lw_RVALID => h2f_lw_RVALID.IN1
h2f_lw_RREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_RREADY
f2h_irq_p0[0] => f2h_irq_p0[0].IN1
f2h_irq_p0[1] => f2h_irq_p0[1].IN1
f2h_irq_p0[2] => f2h_irq_p0[2].IN1
f2h_irq_p0[3] => f2h_irq_p0[3].IN1
f2h_irq_p0[4] => f2h_irq_p0[4].IN1
f2h_irq_p0[5] => f2h_irq_p0[5].IN1
f2h_irq_p0[6] => f2h_irq_p0[6].IN1
f2h_irq_p0[7] => f2h_irq_p0[7].IN1
f2h_irq_p0[8] => f2h_irq_p0[8].IN1
f2h_irq_p0[9] => f2h_irq_p0[9].IN1
f2h_irq_p0[10] => f2h_irq_p0[10].IN1
f2h_irq_p0[11] => f2h_irq_p0[11].IN1
f2h_irq_p0[12] => f2h_irq_p0[12].IN1
f2h_irq_p0[13] => f2h_irq_p0[13].IN1
f2h_irq_p0[14] => f2h_irq_p0[14].IN1
f2h_irq_p0[15] => f2h_irq_p0[15].IN1
f2h_irq_p0[16] => f2h_irq_p0[16].IN1
f2h_irq_p0[17] => f2h_irq_p0[17].IN1
f2h_irq_p0[18] => f2h_irq_p0[18].IN1
f2h_irq_p0[19] => f2h_irq_p0[19].IN1
f2h_irq_p0[20] => f2h_irq_p0[20].IN1
f2h_irq_p0[21] => f2h_irq_p0[21].IN1
f2h_irq_p0[22] => f2h_irq_p0[22].IN1
f2h_irq_p0[23] => f2h_irq_p0[23].IN1
f2h_irq_p0[24] => f2h_irq_p0[24].IN1
f2h_irq_p0[25] => f2h_irq_p0[25].IN1
f2h_irq_p0[26] => f2h_irq_p0[26].IN1
f2h_irq_p0[27] => f2h_irq_p0[27].IN1
f2h_irq_p0[28] => f2h_irq_p0[28].IN1
f2h_irq_p0[29] => f2h_irq_p0[29].IN1
f2h_irq_p0[30] => f2h_irq_p0[30].IN1
f2h_irq_p0[31] => f2h_irq_p0[31].IN1
f2h_irq_p1[0] => f2h_irq_p1[0].IN1
f2h_irq_p1[1] => f2h_irq_p1[1].IN1
f2h_irq_p1[2] => f2h_irq_p1[2].IN1
f2h_irq_p1[3] => f2h_irq_p1[3].IN1
f2h_irq_p1[4] => f2h_irq_p1[4].IN1
f2h_irq_p1[5] => f2h_irq_p1[5].IN1
f2h_irq_p1[6] => f2h_irq_p1[6].IN1
f2h_irq_p1[7] => f2h_irq_p1[7].IN1
f2h_irq_p1[8] => f2h_irq_p1[8].IN1
f2h_irq_p1[9] => f2h_irq_p1[9].IN1
f2h_irq_p1[10] => f2h_irq_p1[10].IN1
f2h_irq_p1[11] => f2h_irq_p1[11].IN1
f2h_irq_p1[12] => f2h_irq_p1[12].IN1
f2h_irq_p1[13] => f2h_irq_p1[13].IN1
f2h_irq_p1[14] => f2h_irq_p1[14].IN1
f2h_irq_p1[15] => f2h_irq_p1[15].IN1
f2h_irq_p1[16] => f2h_irq_p1[16].IN1
f2h_irq_p1[17] => f2h_irq_p1[17].IN1
f2h_irq_p1[18] => f2h_irq_p1[18].IN1
f2h_irq_p1[19] => f2h_irq_p1[19].IN1
f2h_irq_p1[20] => f2h_irq_p1[20].IN1
f2h_irq_p1[21] => f2h_irq_p1[21].IN1
f2h_irq_p1[22] => f2h_irq_p1[22].IN1
f2h_irq_p1[23] => f2h_irq_p1[23].IN1
f2h_irq_p1[24] => f2h_irq_p1[24].IN1
f2h_irq_p1[25] => f2h_irq_p1[25].IN1
f2h_irq_p1[26] => f2h_irq_p1[26].IN1
f2h_irq_p1[27] => f2h_irq_p1[27].IN1
f2h_irq_p1[28] => f2h_irq_p1[28].IN1
f2h_irq_p1[29] => f2h_irq_p1[29].IN1
f2h_irq_p1[30] => f2h_irq_p1[30].IN1
f2h_irq_p1[31] => f2h_irq_p1[31].IN1
mem_a[0] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[1] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[2] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[3] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[4] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[5] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[6] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[7] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[8] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[9] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[10] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[11] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[12] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[13] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[14] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_ba[0] <= soc_system_hps_0_hps_io:hps_io.mem_ba
mem_ba[1] <= soc_system_hps_0_hps_io:hps_io.mem_ba
mem_ba[2] <= soc_system_hps_0_hps_io:hps_io.mem_ba
mem_ck <= soc_system_hps_0_hps_io:hps_io.mem_ck
mem_ck_n <= soc_system_hps_0_hps_io:hps_io.mem_ck_n
mem_cke <= soc_system_hps_0_hps_io:hps_io.mem_cke
mem_cs_n <= soc_system_hps_0_hps_io:hps_io.mem_cs_n
mem_ras_n <= soc_system_hps_0_hps_io:hps_io.mem_ras_n
mem_cas_n <= soc_system_hps_0_hps_io:hps_io.mem_cas_n
mem_we_n <= soc_system_hps_0_hps_io:hps_io.mem_we_n
mem_reset_n <= soc_system_hps_0_hps_io:hps_io.mem_reset_n
mem_dq[0] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[1] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[2] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[3] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[4] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[5] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[6] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[7] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[8] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[9] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[10] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[11] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[12] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[13] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[14] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[15] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[16] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[17] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[18] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[19] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[20] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[21] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[22] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[23] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[24] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[25] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[26] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[27] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[28] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[29] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[30] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[31] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dqs[0] <> soc_system_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[1] <> soc_system_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[2] <> soc_system_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[3] <> soc_system_hps_0_hps_io:hps_io.mem_dqs
mem_dqs_n[0] <> soc_system_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[1] <> soc_system_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[2] <> soc_system_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[3] <> soc_system_hps_0_hps_io:hps_io.mem_dqs_n
mem_odt <= soc_system_hps_0_hps_io:hps_io.mem_odt
mem_dm[0] <= soc_system_hps_0_hps_io:hps_io.mem_dm
mem_dm[1] <= soc_system_hps_0_hps_io:hps_io.mem_dm
mem_dm[2] <= soc_system_hps_0_hps_io:hps_io.mem_dm
mem_dm[3] <= soc_system_hps_0_hps_io:hps_io.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_emac1_inst_TX_CLK <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TX_CLK
hps_io_emac1_inst_TXD0 <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD0
hps_io_emac1_inst_TXD1 <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD1
hps_io_emac1_inst_TXD2 <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD2
hps_io_emac1_inst_TXD3 <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD3
hps_io_emac1_inst_RXD0 => hps_io_emac1_inst_RXD0.IN1
hps_io_emac1_inst_MDIO <> soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_MDIO
hps_io_emac1_inst_MDC <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_MDC
hps_io_emac1_inst_RX_CTL => hps_io_emac1_inst_RX_CTL.IN1
hps_io_emac1_inst_TX_CTL <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TX_CTL
hps_io_emac1_inst_RX_CLK => hps_io_emac1_inst_RX_CLK.IN1
hps_io_emac1_inst_RXD1 => hps_io_emac1_inst_RXD1.IN1
hps_io_emac1_inst_RXD2 => hps_io_emac1_inst_RXD2.IN1
hps_io_emac1_inst_RXD3 => hps_io_emac1_inst_RXD3.IN1
hps_io_sdio_inst_CMD <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_CMD
hps_io_sdio_inst_D0 <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_D0
hps_io_sdio_inst_D1 <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_D1
hps_io_sdio_inst_CLK <= soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_CLK
hps_io_sdio_inst_D2 <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_D2
hps_io_sdio_inst_D3 <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_D3
hps_io_usb1_inst_D0 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D0
hps_io_usb1_inst_D1 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D1
hps_io_usb1_inst_D2 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D2
hps_io_usb1_inst_D3 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D3
hps_io_usb1_inst_D4 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D4
hps_io_usb1_inst_D5 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D5
hps_io_usb1_inst_D6 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D6
hps_io_usb1_inst_D7 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D7
hps_io_usb1_inst_CLK => hps_io_usb1_inst_CLK.IN1
hps_io_usb1_inst_STP <= soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_STP
hps_io_usb1_inst_DIR => hps_io_usb1_inst_DIR.IN1
hps_io_usb1_inst_NXT => hps_io_usb1_inst_NXT.IN1
hps_io_uart0_inst_RX => hps_io_uart0_inst_RX.IN1
hps_io_uart0_inst_TX <= soc_system_hps_0_hps_io:hps_io.hps_io_uart0_inst_TX
hps_io_i2c0_inst_SDA <> soc_system_hps_0_hps_io:hps_io.hps_io_i2c0_inst_SDA
hps_io_i2c0_inst_SCL <> soc_system_hps_0_hps_io:hps_io.hps_io_i2c0_inst_SCL
hps_io_gpio_inst_GPIO09 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO09
hps_io_gpio_inst_GPIO35 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO35
hps_io_gpio_inst_GPIO53 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO53
hps_io_gpio_inst_GPIO61 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO61
hps_io_gpio_inst_LOANIO40 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_LOANIO40
hps_io_gpio_inst_LOANIO51 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_LOANIO51
hps_io_gpio_inst_LOANIO52 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_LOANIO52
hps_io_gpio_inst_LOANIO54 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_LOANIO54
hps_io_gpio_inst_LOANIO64 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_LOANIO64
hps_io_gpio_inst_LOANIO65 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_LOANIO65


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces
h2f_loan_in[0] <= loan_io_inst.O_LOANIO_IN
h2f_loan_in[1] <= loan_io_inst.O_LOANIO_IN1
h2f_loan_in[2] <= loan_io_inst.O_LOANIO_IN2
h2f_loan_in[3] <= loan_io_inst.O_LOANIO_IN3
h2f_loan_in[4] <= loan_io_inst.O_LOANIO_IN4
h2f_loan_in[5] <= loan_io_inst.O_LOANIO_IN5
h2f_loan_in[6] <= loan_io_inst.O_LOANIO_IN6
h2f_loan_in[7] <= loan_io_inst.O_LOANIO_IN7
h2f_loan_in[8] <= loan_io_inst.O_LOANIO_IN8
h2f_loan_in[9] <= loan_io_inst.O_LOANIO_IN9
h2f_loan_in[10] <= loan_io_inst.O_LOANIO_IN10
h2f_loan_in[11] <= loan_io_inst.O_LOANIO_IN11
h2f_loan_in[12] <= loan_io_inst.O_LOANIO_IN12
h2f_loan_in[13] <= loan_io_inst.O_LOANIO_IN13
h2f_loan_in[14] <= loan_io_inst.O_LOANIO_IN14
h2f_loan_in[15] <= loan_io_inst.O_LOANIO_IN15
h2f_loan_in[16] <= loan_io_inst.O_LOANIO_IN16
h2f_loan_in[17] <= loan_io_inst.O_LOANIO_IN17
h2f_loan_in[18] <= loan_io_inst.O_LOANIO_IN18
h2f_loan_in[19] <= loan_io_inst.O_LOANIO_IN19
h2f_loan_in[20] <= loan_io_inst.O_LOANIO_IN20
h2f_loan_in[21] <= loan_io_inst.O_LOANIO_IN21
h2f_loan_in[22] <= loan_io_inst.O_LOANIO_IN22
h2f_loan_in[23] <= loan_io_inst.O_LOANIO_IN23
h2f_loan_in[24] <= loan_io_inst.O_LOANIO_IN24
h2f_loan_in[25] <= loan_io_inst.O_LOANIO_IN25
h2f_loan_in[26] <= loan_io_inst.O_LOANIO_IN26
h2f_loan_in[27] <= loan_io_inst.O_LOANIO_IN27
h2f_loan_in[28] <= loan_io_inst.O_LOANIO_IN28
h2f_loan_in[29] <= loan_io_inst.O_LOANIO_IN29
h2f_loan_in[30] <= loan_io_inst.O_LOANIO_IN30
h2f_loan_in[31] <= loan_io_inst.O_LOANIO_IN31
h2f_loan_in[32] <= loan_io_inst.O_LOANIO_IN32
h2f_loan_in[33] <= loan_io_inst.O_LOANIO_IN33
h2f_loan_in[34] <= loan_io_inst.O_LOANIO_IN34
h2f_loan_in[35] <= loan_io_inst.O_LOANIO_IN35
h2f_loan_in[36] <= loan_io_inst.O_LOANIO_IN36
h2f_loan_in[37] <= loan_io_inst.O_LOANIO_IN37
h2f_loan_in[38] <= loan_io_inst.O_LOANIO_IN38
h2f_loan_in[39] <= loan_io_inst.O_LOANIO_IN39
h2f_loan_in[40] <= loan_io_inst.O_LOANIO_IN40
h2f_loan_in[41] <= loan_io_inst.O_LOANIO_IN41
h2f_loan_in[42] <= loan_io_inst.O_LOANIO_IN42
h2f_loan_in[43] <= loan_io_inst.O_LOANIO_IN43
h2f_loan_in[44] <= loan_io_inst.O_LOANIO_IN44
h2f_loan_in[45] <= loan_io_inst.O_LOANIO_IN45
h2f_loan_in[46] <= loan_io_inst.O_LOANIO_IN46
h2f_loan_in[47] <= loan_io_inst.O_LOANIO_IN47
h2f_loan_in[48] <= loan_io_inst.O_LOANIO_IN48
h2f_loan_in[49] <= loan_io_inst.O_LOANIO_IN49
h2f_loan_in[50] <= loan_io_inst.O_LOANIO_IN50
h2f_loan_in[51] <= loan_io_inst.O_LOANIO_IN51
h2f_loan_in[52] <= loan_io_inst.O_LOANIO_IN52
h2f_loan_in[53] <= loan_io_inst.O_LOANIO_IN53
h2f_loan_in[54] <= loan_io_inst.O_LOANIO_IN54
h2f_loan_in[55] <= loan_io_inst.O_LOANIO_IN55
h2f_loan_in[56] <= loan_io_inst.O_LOANIO_IN56
h2f_loan_in[57] <= loan_io_inst.O_LOANIO_IN57
h2f_loan_in[58] <= loan_io_inst.O_LOANIO_IN58
h2f_loan_in[59] <= loan_io_inst.O_LOANIO_IN59
h2f_loan_in[60] <= loan_io_inst.O_LOANIO_IN60
h2f_loan_in[61] <= loan_io_inst.O_LOANIO_IN61
h2f_loan_in[62] <= loan_io_inst.O_LOANIO_IN62
h2f_loan_in[63] <= loan_io_inst.O_LOANIO_IN63
h2f_loan_in[64] <= loan_io_inst.O_LOANIO_IN64
h2f_loan_in[65] <= loan_io_inst.O_LOANIO_IN65
h2f_loan_in[66] <= loan_io_inst.O_LOANIO_IN66
h2f_loan_out[0] => loan_io_inst.I_LOANIO_OUT
h2f_loan_out[1] => loan_io_inst.I_LOANIO_OUT1
h2f_loan_out[2] => loan_io_inst.I_LOANIO_OUT2
h2f_loan_out[3] => loan_io_inst.I_LOANIO_OUT3
h2f_loan_out[4] => loan_io_inst.I_LOANIO_OUT4
h2f_loan_out[5] => loan_io_inst.I_LOANIO_OUT5
h2f_loan_out[6] => loan_io_inst.I_LOANIO_OUT6
h2f_loan_out[7] => loan_io_inst.I_LOANIO_OUT7
h2f_loan_out[8] => loan_io_inst.I_LOANIO_OUT8
h2f_loan_out[9] => loan_io_inst.I_LOANIO_OUT9
h2f_loan_out[10] => loan_io_inst.I_LOANIO_OUT10
h2f_loan_out[11] => loan_io_inst.I_LOANIO_OUT11
h2f_loan_out[12] => loan_io_inst.I_LOANIO_OUT12
h2f_loan_out[13] => loan_io_inst.I_LOANIO_OUT13
h2f_loan_out[14] => loan_io_inst.I_LOANIO_OUT14
h2f_loan_out[15] => loan_io_inst.I_LOANIO_OUT15
h2f_loan_out[16] => loan_io_inst.I_LOANIO_OUT16
h2f_loan_out[17] => loan_io_inst.I_LOANIO_OUT17
h2f_loan_out[18] => loan_io_inst.I_LOANIO_OUT18
h2f_loan_out[19] => loan_io_inst.I_LOANIO_OUT19
h2f_loan_out[20] => loan_io_inst.I_LOANIO_OUT20
h2f_loan_out[21] => loan_io_inst.I_LOANIO_OUT21
h2f_loan_out[22] => loan_io_inst.I_LOANIO_OUT22
h2f_loan_out[23] => loan_io_inst.I_LOANIO_OUT23
h2f_loan_out[24] => loan_io_inst.I_LOANIO_OUT24
h2f_loan_out[25] => loan_io_inst.I_LOANIO_OUT25
h2f_loan_out[26] => loan_io_inst.I_LOANIO_OUT26
h2f_loan_out[27] => loan_io_inst.I_LOANIO_OUT27
h2f_loan_out[28] => loan_io_inst.I_LOANIO_OUT28
h2f_loan_out[29] => loan_io_inst.I_LOANIO_OUT29
h2f_loan_out[30] => loan_io_inst.I_LOANIO_OUT30
h2f_loan_out[31] => loan_io_inst.I_LOANIO_OUT31
h2f_loan_out[32] => loan_io_inst.I_LOANIO_OUT32
h2f_loan_out[33] => loan_io_inst.I_LOANIO_OUT33
h2f_loan_out[34] => loan_io_inst.I_LOANIO_OUT34
h2f_loan_out[35] => loan_io_inst.I_LOANIO_OUT35
h2f_loan_out[36] => loan_io_inst.I_LOANIO_OUT36
h2f_loan_out[37] => loan_io_inst.I_LOANIO_OUT37
h2f_loan_out[38] => loan_io_inst.I_LOANIO_OUT38
h2f_loan_out[39] => loan_io_inst.I_LOANIO_OUT39
h2f_loan_out[40] => loan_io_inst.I_LOANIO_OUT40
h2f_loan_out[41] => loan_io_inst.I_LOANIO_OUT41
h2f_loan_out[42] => loan_io_inst.I_LOANIO_OUT42
h2f_loan_out[43] => loan_io_inst.I_LOANIO_OUT43
h2f_loan_out[44] => loan_io_inst.I_LOANIO_OUT44
h2f_loan_out[45] => loan_io_inst.I_LOANIO_OUT45
h2f_loan_out[46] => loan_io_inst.I_LOANIO_OUT46
h2f_loan_out[47] => loan_io_inst.I_LOANIO_OUT47
h2f_loan_out[48] => loan_io_inst.I_LOANIO_OUT48
h2f_loan_out[49] => loan_io_inst.I_LOANIO_OUT49
h2f_loan_out[50] => loan_io_inst.I_LOANIO_OUT50
h2f_loan_out[51] => loan_io_inst.I_LOANIO_OUT51
h2f_loan_out[52] => loan_io_inst.I_LOANIO_OUT52
h2f_loan_out[53] => loan_io_inst.I_LOANIO_OUT53
h2f_loan_out[54] => loan_io_inst.I_LOANIO_OUT54
h2f_loan_out[55] => loan_io_inst.I_LOANIO_OUT55
h2f_loan_out[56] => loan_io_inst.I_LOANIO_OUT56
h2f_loan_out[57] => loan_io_inst.I_LOANIO_OUT57
h2f_loan_out[58] => loan_io_inst.I_LOANIO_OUT58
h2f_loan_out[59] => loan_io_inst.I_LOANIO_OUT59
h2f_loan_out[60] => loan_io_inst.I_LOANIO_OUT60
h2f_loan_out[61] => loan_io_inst.I_LOANIO_OUT61
h2f_loan_out[62] => loan_io_inst.I_LOANIO_OUT62
h2f_loan_out[63] => loan_io_inst.I_LOANIO_OUT63
h2f_loan_out[64] => loan_io_inst.I_LOANIO_OUT64
h2f_loan_out[65] => loan_io_inst.I_LOANIO_OUT65
h2f_loan_out[66] => loan_io_inst.I_LOANIO_OUT66
h2f_loan_oe[0] => loan_io_inst.I_LOANIO_OE
h2f_loan_oe[1] => loan_io_inst.I_LOANIO_OE1
h2f_loan_oe[2] => loan_io_inst.I_LOANIO_OE2
h2f_loan_oe[3] => loan_io_inst.I_LOANIO_OE3
h2f_loan_oe[4] => loan_io_inst.I_LOANIO_OE4
h2f_loan_oe[5] => loan_io_inst.I_LOANIO_OE5
h2f_loan_oe[6] => loan_io_inst.I_LOANIO_OE6
h2f_loan_oe[7] => loan_io_inst.I_LOANIO_OE7
h2f_loan_oe[8] => loan_io_inst.I_LOANIO_OE8
h2f_loan_oe[9] => loan_io_inst.I_LOANIO_OE9
h2f_loan_oe[10] => loan_io_inst.I_LOANIO_OE10
h2f_loan_oe[11] => loan_io_inst.I_LOANIO_OE11
h2f_loan_oe[12] => loan_io_inst.I_LOANIO_OE12
h2f_loan_oe[13] => loan_io_inst.I_LOANIO_OE13
h2f_loan_oe[14] => loan_io_inst.I_LOANIO_OE14
h2f_loan_oe[15] => loan_io_inst.I_LOANIO_OE15
h2f_loan_oe[16] => loan_io_inst.I_LOANIO_OE16
h2f_loan_oe[17] => loan_io_inst.I_LOANIO_OE17
h2f_loan_oe[18] => loan_io_inst.I_LOANIO_OE18
h2f_loan_oe[19] => loan_io_inst.I_LOANIO_OE19
h2f_loan_oe[20] => loan_io_inst.I_LOANIO_OE20
h2f_loan_oe[21] => loan_io_inst.I_LOANIO_OE21
h2f_loan_oe[22] => loan_io_inst.I_LOANIO_OE22
h2f_loan_oe[23] => loan_io_inst.I_LOANIO_OE23
h2f_loan_oe[24] => loan_io_inst.I_LOANIO_OE24
h2f_loan_oe[25] => loan_io_inst.I_LOANIO_OE25
h2f_loan_oe[26] => loan_io_inst.I_LOANIO_OE26
h2f_loan_oe[27] => loan_io_inst.I_LOANIO_OE27
h2f_loan_oe[28] => loan_io_inst.I_LOANIO_OE28
h2f_loan_oe[29] => loan_io_inst.I_LOANIO_OE29
h2f_loan_oe[30] => loan_io_inst.I_LOANIO_OE30
h2f_loan_oe[31] => loan_io_inst.I_LOANIO_OE31
h2f_loan_oe[32] => loan_io_inst.I_LOANIO_OE32
h2f_loan_oe[33] => loan_io_inst.I_LOANIO_OE33
h2f_loan_oe[34] => loan_io_inst.I_LOANIO_OE34
h2f_loan_oe[35] => loan_io_inst.I_LOANIO_OE35
h2f_loan_oe[36] => loan_io_inst.I_LOANIO_OE36
h2f_loan_oe[37] => loan_io_inst.I_LOANIO_OE37
h2f_loan_oe[38] => loan_io_inst.I_LOANIO_OE38
h2f_loan_oe[39] => loan_io_inst.I_LOANIO_OE39
h2f_loan_oe[40] => loan_io_inst.I_LOANIO_OE40
h2f_loan_oe[41] => loan_io_inst.I_LOANIO_OE41
h2f_loan_oe[42] => loan_io_inst.I_LOANIO_OE42
h2f_loan_oe[43] => loan_io_inst.I_LOANIO_OE43
h2f_loan_oe[44] => loan_io_inst.I_LOANIO_OE44
h2f_loan_oe[45] => loan_io_inst.I_LOANIO_OE45
h2f_loan_oe[46] => loan_io_inst.I_LOANIO_OE46
h2f_loan_oe[47] => loan_io_inst.I_LOANIO_OE47
h2f_loan_oe[48] => loan_io_inst.I_LOANIO_OE48
h2f_loan_oe[49] => loan_io_inst.I_LOANIO_OE49
h2f_loan_oe[50] => loan_io_inst.I_LOANIO_OE50
h2f_loan_oe[51] => loan_io_inst.I_LOANIO_OE51
h2f_loan_oe[52] => loan_io_inst.I_LOANIO_OE52
h2f_loan_oe[53] => loan_io_inst.I_LOANIO_OE53
h2f_loan_oe[54] => loan_io_inst.I_LOANIO_OE54
h2f_loan_oe[55] => loan_io_inst.I_LOANIO_OE55
h2f_loan_oe[56] => loan_io_inst.I_LOANIO_OE56
h2f_loan_oe[57] => loan_io_inst.I_LOANIO_OE57
h2f_loan_oe[58] => loan_io_inst.I_LOANIO_OE58
h2f_loan_oe[59] => loan_io_inst.I_LOANIO_OE59
h2f_loan_oe[60] => loan_io_inst.I_LOANIO_OE60
h2f_loan_oe[61] => loan_io_inst.I_LOANIO_OE61
h2f_loan_oe[62] => loan_io_inst.I_LOANIO_OE62
h2f_loan_oe[63] => loan_io_inst.I_LOANIO_OE63
h2f_loan_oe[64] => loan_io_inst.I_LOANIO_OE64
h2f_loan_oe[65] => loan_io_inst.I_LOANIO_OE65
h2f_loan_oe[66] => loan_io_inst.I_LOANIO_OE66
loanio_gpio_loanio0_i[0] => loan_io_inst.I_GPIO_IN
loanio_gpio_loanio0_i[1] => loan_io_inst.I_GPIO_IN1
loanio_gpio_loanio0_i[2] => loan_io_inst.I_GPIO_IN2
loanio_gpio_loanio0_i[3] => loan_io_inst.I_GPIO_IN3
loanio_gpio_loanio0_i[4] => loan_io_inst.I_GPIO_IN4
loanio_gpio_loanio0_i[5] => loan_io_inst.I_GPIO_IN5
loanio_gpio_loanio0_i[6] => loan_io_inst.I_GPIO_IN6
loanio_gpio_loanio0_i[7] => loan_io_inst.I_GPIO_IN7
loanio_gpio_loanio0_i[8] => loan_io_inst.I_GPIO_IN8
loanio_gpio_loanio0_i[9] => loan_io_inst.I_GPIO_IN9
loanio_gpio_loanio0_i[10] => loan_io_inst.I_GPIO_IN10
loanio_gpio_loanio0_i[11] => loan_io_inst.I_GPIO_IN11
loanio_gpio_loanio0_i[12] => loan_io_inst.I_GPIO_IN12
loanio_gpio_loanio0_i[13] => loan_io_inst.I_GPIO_IN13
loanio_gpio_loanio0_i[14] => loan_io_inst.I_GPIO_IN14
loanio_gpio_loanio0_i[15] => loan_io_inst.I_GPIO_IN15
loanio_gpio_loanio0_i[16] => loan_io_inst.I_GPIO_IN16
loanio_gpio_loanio0_i[17] => loan_io_inst.I_GPIO_IN17
loanio_gpio_loanio0_i[18] => loan_io_inst.I_GPIO_IN18
loanio_gpio_loanio0_i[19] => loan_io_inst.I_GPIO_IN19
loanio_gpio_loanio0_i[20] => loan_io_inst.I_GPIO_IN20
loanio_gpio_loanio0_i[21] => loan_io_inst.I_GPIO_IN21
loanio_gpio_loanio0_i[22] => loan_io_inst.I_GPIO_IN22
loanio_gpio_loanio0_i[23] => loan_io_inst.I_GPIO_IN23
loanio_gpio_loanio0_i[24] => loan_io_inst.I_GPIO_IN24
loanio_gpio_loanio0_i[25] => loan_io_inst.I_GPIO_IN25
loanio_gpio_loanio0_i[26] => loan_io_inst.I_GPIO_IN26
loanio_gpio_loanio0_i[27] => loan_io_inst.I_GPIO_IN27
loanio_gpio_loanio0_i[28] => loan_io_inst.I_GPIO_IN28
loanio_gpio_loanio0_oe[0] <= loan_io_inst.O_GPIO_OE
loanio_gpio_loanio0_oe[1] <= loan_io_inst.O_GPIO_OE1
loanio_gpio_loanio0_oe[2] <= loan_io_inst.O_GPIO_OE2
loanio_gpio_loanio0_oe[3] <= loan_io_inst.O_GPIO_OE3
loanio_gpio_loanio0_oe[4] <= loan_io_inst.O_GPIO_OE4
loanio_gpio_loanio0_oe[5] <= loan_io_inst.O_GPIO_OE5
loanio_gpio_loanio0_oe[6] <= loan_io_inst.O_GPIO_OE6
loanio_gpio_loanio0_oe[7] <= loan_io_inst.O_GPIO_OE7
loanio_gpio_loanio0_oe[8] <= loan_io_inst.O_GPIO_OE8
loanio_gpio_loanio0_oe[9] <= loan_io_inst.O_GPIO_OE9
loanio_gpio_loanio0_oe[10] <= loan_io_inst.O_GPIO_OE10
loanio_gpio_loanio0_oe[11] <= loan_io_inst.O_GPIO_OE11
loanio_gpio_loanio0_oe[12] <= loan_io_inst.O_GPIO_OE12
loanio_gpio_loanio0_oe[13] <= loan_io_inst.O_GPIO_OE13
loanio_gpio_loanio0_oe[14] <= loan_io_inst.O_GPIO_OE14
loanio_gpio_loanio0_oe[15] <= loan_io_inst.O_GPIO_OE15
loanio_gpio_loanio0_oe[16] <= loan_io_inst.O_GPIO_OE16
loanio_gpio_loanio0_oe[17] <= loan_io_inst.O_GPIO_OE17
loanio_gpio_loanio0_oe[18] <= loan_io_inst.O_GPIO_OE18
loanio_gpio_loanio0_oe[19] <= loan_io_inst.O_GPIO_OE19
loanio_gpio_loanio0_oe[20] <= loan_io_inst.O_GPIO_OE20
loanio_gpio_loanio0_oe[21] <= loan_io_inst.O_GPIO_OE21
loanio_gpio_loanio0_oe[22] <= loan_io_inst.O_GPIO_OE22
loanio_gpio_loanio0_oe[23] <= loan_io_inst.O_GPIO_OE23
loanio_gpio_loanio0_oe[24] <= loan_io_inst.O_GPIO_OE24
loanio_gpio_loanio0_oe[25] <= loan_io_inst.O_GPIO_OE25
loanio_gpio_loanio0_oe[26] <= loan_io_inst.O_GPIO_OE26
loanio_gpio_loanio0_oe[27] <= loan_io_inst.O_GPIO_OE27
loanio_gpio_loanio0_oe[28] <= loan_io_inst.O_GPIO_OE28
loanio_gpio_loanio0_o[0] <= loan_io_inst.O_GPIO_OUT
loanio_gpio_loanio0_o[1] <= loan_io_inst.O_GPIO_OUT1
loanio_gpio_loanio0_o[2] <= loan_io_inst.O_GPIO_OUT2
loanio_gpio_loanio0_o[3] <= loan_io_inst.O_GPIO_OUT3
loanio_gpio_loanio0_o[4] <= loan_io_inst.O_GPIO_OUT4
loanio_gpio_loanio0_o[5] <= loan_io_inst.O_GPIO_OUT5
loanio_gpio_loanio0_o[6] <= loan_io_inst.O_GPIO_OUT6
loanio_gpio_loanio0_o[7] <= loan_io_inst.O_GPIO_OUT7
loanio_gpio_loanio0_o[8] <= loan_io_inst.O_GPIO_OUT8
loanio_gpio_loanio0_o[9] <= loan_io_inst.O_GPIO_OUT9
loanio_gpio_loanio0_o[10] <= loan_io_inst.O_GPIO_OUT10
loanio_gpio_loanio0_o[11] <= loan_io_inst.O_GPIO_OUT11
loanio_gpio_loanio0_o[12] <= loan_io_inst.O_GPIO_OUT12
loanio_gpio_loanio0_o[13] <= loan_io_inst.O_GPIO_OUT13
loanio_gpio_loanio0_o[14] <= loan_io_inst.O_GPIO_OUT14
loanio_gpio_loanio0_o[15] <= loan_io_inst.O_GPIO_OUT15
loanio_gpio_loanio0_o[16] <= loan_io_inst.O_GPIO_OUT16
loanio_gpio_loanio0_o[17] <= loan_io_inst.O_GPIO_OUT17
loanio_gpio_loanio0_o[18] <= loan_io_inst.O_GPIO_OUT18
loanio_gpio_loanio0_o[19] <= loan_io_inst.O_GPIO_OUT19
loanio_gpio_loanio0_o[20] <= loan_io_inst.O_GPIO_OUT20
loanio_gpio_loanio0_o[21] <= loan_io_inst.O_GPIO_OUT21
loanio_gpio_loanio0_o[22] <= loan_io_inst.O_GPIO_OUT22
loanio_gpio_loanio0_o[23] <= loan_io_inst.O_GPIO_OUT23
loanio_gpio_loanio0_o[24] <= loan_io_inst.O_GPIO_OUT24
loanio_gpio_loanio0_o[25] <= loan_io_inst.O_GPIO_OUT25
loanio_gpio_loanio0_o[26] <= loan_io_inst.O_GPIO_OUT26
loanio_gpio_loanio0_o[27] <= loan_io_inst.O_GPIO_OUT27
loanio_gpio_loanio0_o[28] <= loan_io_inst.O_GPIO_OUT28
loanio_gpio_loanio1_i[0] => loan_io_inst.I_GPIO_IN29
loanio_gpio_loanio1_i[1] => loan_io_inst.I_GPIO_IN30
loanio_gpio_loanio1_i[2] => loan_io_inst.I_GPIO_IN31
loanio_gpio_loanio1_i[3] => loan_io_inst.I_GPIO_IN32
loanio_gpio_loanio1_i[4] => loan_io_inst.I_GPIO_IN33
loanio_gpio_loanio1_i[5] => loan_io_inst.I_GPIO_IN34
loanio_gpio_loanio1_i[6] => loan_io_inst.I_GPIO_IN35
loanio_gpio_loanio1_i[7] => loan_io_inst.I_GPIO_IN36
loanio_gpio_loanio1_i[8] => loan_io_inst.I_GPIO_IN37
loanio_gpio_loanio1_i[9] => loan_io_inst.I_GPIO_IN38
loanio_gpio_loanio1_i[10] => loan_io_inst.I_GPIO_IN39
loanio_gpio_loanio1_i[11] => loan_io_inst.I_GPIO_IN40
loanio_gpio_loanio1_i[12] => loan_io_inst.I_GPIO_IN41
loanio_gpio_loanio1_i[13] => loan_io_inst.I_GPIO_IN42
loanio_gpio_loanio1_i[14] => loan_io_inst.I_GPIO_IN43
loanio_gpio_loanio1_i[15] => loan_io_inst.I_GPIO_IN44
loanio_gpio_loanio1_i[16] => loan_io_inst.I_GPIO_IN45
loanio_gpio_loanio1_i[17] => loan_io_inst.I_GPIO_IN46
loanio_gpio_loanio1_i[18] => loan_io_inst.I_GPIO_IN47
loanio_gpio_loanio1_i[19] => loan_io_inst.I_GPIO_IN48
loanio_gpio_loanio1_i[20] => loan_io_inst.I_GPIO_IN49
loanio_gpio_loanio1_i[21] => loan_io_inst.I_GPIO_IN50
loanio_gpio_loanio1_i[22] => loan_io_inst.I_GPIO_IN51
loanio_gpio_loanio1_i[23] => loan_io_inst.I_GPIO_IN52
loanio_gpio_loanio1_i[24] => loan_io_inst.I_GPIO_IN53
loanio_gpio_loanio1_i[25] => loan_io_inst.I_GPIO_IN54
loanio_gpio_loanio1_i[26] => loan_io_inst.I_GPIO_IN55
loanio_gpio_loanio1_i[27] => loan_io_inst.I_GPIO_IN56
loanio_gpio_loanio1_i[28] => loan_io_inst.I_GPIO_IN57
loanio_gpio_loanio1_oe[0] <= loan_io_inst.O_GPIO_OE29
loanio_gpio_loanio1_oe[1] <= loan_io_inst.O_GPIO_OE30
loanio_gpio_loanio1_oe[2] <= loan_io_inst.O_GPIO_OE31
loanio_gpio_loanio1_oe[3] <= loan_io_inst.O_GPIO_OE32
loanio_gpio_loanio1_oe[4] <= loan_io_inst.O_GPIO_OE33
loanio_gpio_loanio1_oe[5] <= loan_io_inst.O_GPIO_OE34
loanio_gpio_loanio1_oe[6] <= loan_io_inst.O_GPIO_OE35
loanio_gpio_loanio1_oe[7] <= loan_io_inst.O_GPIO_OE36
loanio_gpio_loanio1_oe[8] <= loan_io_inst.O_GPIO_OE37
loanio_gpio_loanio1_oe[9] <= loan_io_inst.O_GPIO_OE38
loanio_gpio_loanio1_oe[10] <= loan_io_inst.O_GPIO_OE39
loanio_gpio_loanio1_oe[11] <= loan_io_inst.O_GPIO_OE40
loanio_gpio_loanio1_oe[12] <= loan_io_inst.O_GPIO_OE41
loanio_gpio_loanio1_oe[13] <= loan_io_inst.O_GPIO_OE42
loanio_gpio_loanio1_oe[14] <= loan_io_inst.O_GPIO_OE43
loanio_gpio_loanio1_oe[15] <= loan_io_inst.O_GPIO_OE44
loanio_gpio_loanio1_oe[16] <= loan_io_inst.O_GPIO_OE45
loanio_gpio_loanio1_oe[17] <= loan_io_inst.O_GPIO_OE46
loanio_gpio_loanio1_oe[18] <= loan_io_inst.O_GPIO_OE47
loanio_gpio_loanio1_oe[19] <= loan_io_inst.O_GPIO_OE48
loanio_gpio_loanio1_oe[20] <= loan_io_inst.O_GPIO_OE49
loanio_gpio_loanio1_oe[21] <= loan_io_inst.O_GPIO_OE50
loanio_gpio_loanio1_oe[22] <= loan_io_inst.O_GPIO_OE51
loanio_gpio_loanio1_oe[23] <= loan_io_inst.O_GPIO_OE52
loanio_gpio_loanio1_oe[24] <= loan_io_inst.O_GPIO_OE53
loanio_gpio_loanio1_oe[25] <= loan_io_inst.O_GPIO_OE54
loanio_gpio_loanio1_oe[26] <= loan_io_inst.O_GPIO_OE55
loanio_gpio_loanio1_oe[27] <= loan_io_inst.O_GPIO_OE56
loanio_gpio_loanio1_oe[28] <= loan_io_inst.O_GPIO_OE57
loanio_gpio_loanio1_o[0] <= loan_io_inst.O_GPIO_OUT29
loanio_gpio_loanio1_o[1] <= loan_io_inst.O_GPIO_OUT30
loanio_gpio_loanio1_o[2] <= loan_io_inst.O_GPIO_OUT31
loanio_gpio_loanio1_o[3] <= loan_io_inst.O_GPIO_OUT32
loanio_gpio_loanio1_o[4] <= loan_io_inst.O_GPIO_OUT33
loanio_gpio_loanio1_o[5] <= loan_io_inst.O_GPIO_OUT34
loanio_gpio_loanio1_o[6] <= loan_io_inst.O_GPIO_OUT35
loanio_gpio_loanio1_o[7] <= loan_io_inst.O_GPIO_OUT36
loanio_gpio_loanio1_o[8] <= loan_io_inst.O_GPIO_OUT37
loanio_gpio_loanio1_o[9] <= loan_io_inst.O_GPIO_OUT38
loanio_gpio_loanio1_o[10] <= loan_io_inst.O_GPIO_OUT39
loanio_gpio_loanio1_o[11] <= loan_io_inst.O_GPIO_OUT40
loanio_gpio_loanio1_o[12] <= loan_io_inst.O_GPIO_OUT41
loanio_gpio_loanio1_o[13] <= loan_io_inst.O_GPIO_OUT42
loanio_gpio_loanio1_o[14] <= loan_io_inst.O_GPIO_OUT43
loanio_gpio_loanio1_o[15] <= loan_io_inst.O_GPIO_OUT44
loanio_gpio_loanio1_o[16] <= loan_io_inst.O_GPIO_OUT45
loanio_gpio_loanio1_o[17] <= loan_io_inst.O_GPIO_OUT46
loanio_gpio_loanio1_o[18] <= loan_io_inst.O_GPIO_OUT47
loanio_gpio_loanio1_o[19] <= loan_io_inst.O_GPIO_OUT48
loanio_gpio_loanio1_o[20] <= loan_io_inst.O_GPIO_OUT49
loanio_gpio_loanio1_o[21] <= loan_io_inst.O_GPIO_OUT50
loanio_gpio_loanio1_o[22] <= loan_io_inst.O_GPIO_OUT51
loanio_gpio_loanio1_o[23] <= loan_io_inst.O_GPIO_OUT52
loanio_gpio_loanio1_o[24] <= loan_io_inst.O_GPIO_OUT53
loanio_gpio_loanio1_o[25] <= loan_io_inst.O_GPIO_OUT54
loanio_gpio_loanio1_o[26] <= loan_io_inst.O_GPIO_OUT55
loanio_gpio_loanio1_o[27] <= loan_io_inst.O_GPIO_OUT56
loanio_gpio_loanio1_o[28] <= loan_io_inst.O_GPIO_OUT57
loanio_gpio_loanio2_i[0] => loan_io_inst.I_GPIO_IN58
loanio_gpio_loanio2_i[1] => loan_io_inst.I_GPIO_IN59
loanio_gpio_loanio2_i[2] => loan_io_inst.I_GPIO_IN60
loanio_gpio_loanio2_i[3] => loan_io_inst.I_GPIO_IN61
loanio_gpio_loanio2_i[4] => loan_io_inst.I_GPIO_IN62
loanio_gpio_loanio2_i[5] => loan_io_inst.I_GPIO_IN63
loanio_gpio_loanio2_i[6] => loan_io_inst.I_GPIO_IN64
loanio_gpio_loanio2_i[7] => loan_io_inst.I_GPIO_IN65
loanio_gpio_loanio2_i[8] => loan_io_inst.I_GPIO_IN66
loanio_gpio_loanio2_oe[0] <= loan_io_inst.O_GPIO_OE58
loanio_gpio_loanio2_oe[1] <= loan_io_inst.O_GPIO_OE59
loanio_gpio_loanio2_oe[2] <= loan_io_inst.O_GPIO_OE60
loanio_gpio_loanio2_oe[3] <= loan_io_inst.O_GPIO_OE61
loanio_gpio_loanio2_oe[4] <= loan_io_inst.O_GPIO_OE62
loanio_gpio_loanio2_oe[5] <= loan_io_inst.O_GPIO_OE63
loanio_gpio_loanio2_oe[6] <= loan_io_inst.O_GPIO_OE64
loanio_gpio_loanio2_oe[7] <= loan_io_inst.O_GPIO_OE65
loanio_gpio_loanio2_oe[8] <= loan_io_inst.O_GPIO_OE66
loanio_gpio_loanio2_o[0] <= loan_io_inst.O_GPIO_OUT58
loanio_gpio_loanio2_o[1] <= loan_io_inst.O_GPIO_OUT59
loanio_gpio_loanio2_o[2] <= loan_io_inst.O_GPIO_OUT60
loanio_gpio_loanio2_o[3] <= loan_io_inst.O_GPIO_OUT61
loanio_gpio_loanio2_o[4] <= loan_io_inst.O_GPIO_OUT62
loanio_gpio_loanio2_o[5] <= loan_io_inst.O_GPIO_OUT63
loanio_gpio_loanio2_o[6] <= loan_io_inst.O_GPIO_OUT64
loanio_gpio_loanio2_o[7] <= loan_io_inst.O_GPIO_OUT65
loanio_gpio_loanio2_o[8] <= loan_io_inst.O_GPIO_OUT66
h2f_rst_n[0] <= clocks_resets.O_H2F_RST_N
h2f_lw_axi_clk[0] => hps2fpga_light_weight.I_CLK
h2f_lw_AWID[0] <= hps2fpga_light_weight.O_AWID
h2f_lw_AWID[1] <= hps2fpga_light_weight.O_AWID1
h2f_lw_AWID[2] <= hps2fpga_light_weight.O_AWID2
h2f_lw_AWID[3] <= hps2fpga_light_weight.O_AWID3
h2f_lw_AWID[4] <= hps2fpga_light_weight.O_AWID4
h2f_lw_AWID[5] <= hps2fpga_light_weight.O_AWID5
h2f_lw_AWID[6] <= hps2fpga_light_weight.O_AWID6
h2f_lw_AWID[7] <= hps2fpga_light_weight.O_AWID7
h2f_lw_AWID[8] <= hps2fpga_light_weight.O_AWID8
h2f_lw_AWID[9] <= hps2fpga_light_weight.O_AWID9
h2f_lw_AWID[10] <= hps2fpga_light_weight.O_AWID10
h2f_lw_AWID[11] <= hps2fpga_light_weight.O_AWID11
h2f_lw_AWADDR[0] <= hps2fpga_light_weight.O_AWADDR
h2f_lw_AWADDR[1] <= hps2fpga_light_weight.O_AWADDR1
h2f_lw_AWADDR[2] <= hps2fpga_light_weight.O_AWADDR2
h2f_lw_AWADDR[3] <= hps2fpga_light_weight.O_AWADDR3
h2f_lw_AWADDR[4] <= hps2fpga_light_weight.O_AWADDR4
h2f_lw_AWADDR[5] <= hps2fpga_light_weight.O_AWADDR5
h2f_lw_AWADDR[6] <= hps2fpga_light_weight.O_AWADDR6
h2f_lw_AWADDR[7] <= hps2fpga_light_weight.O_AWADDR7
h2f_lw_AWADDR[8] <= hps2fpga_light_weight.O_AWADDR8
h2f_lw_AWADDR[9] <= hps2fpga_light_weight.O_AWADDR9
h2f_lw_AWADDR[10] <= hps2fpga_light_weight.O_AWADDR10
h2f_lw_AWADDR[11] <= hps2fpga_light_weight.O_AWADDR11
h2f_lw_AWADDR[12] <= hps2fpga_light_weight.O_AWADDR12
h2f_lw_AWADDR[13] <= hps2fpga_light_weight.O_AWADDR13
h2f_lw_AWADDR[14] <= hps2fpga_light_weight.O_AWADDR14
h2f_lw_AWADDR[15] <= hps2fpga_light_weight.O_AWADDR15
h2f_lw_AWADDR[16] <= hps2fpga_light_weight.O_AWADDR16
h2f_lw_AWADDR[17] <= hps2fpga_light_weight.O_AWADDR17
h2f_lw_AWADDR[18] <= hps2fpga_light_weight.O_AWADDR18
h2f_lw_AWADDR[19] <= hps2fpga_light_weight.O_AWADDR19
h2f_lw_AWADDR[20] <= hps2fpga_light_weight.O_AWADDR20
h2f_lw_AWLEN[0] <= hps2fpga_light_weight.O_AWLEN
h2f_lw_AWLEN[1] <= hps2fpga_light_weight.O_AWLEN1
h2f_lw_AWLEN[2] <= hps2fpga_light_weight.O_AWLEN2
h2f_lw_AWLEN[3] <= hps2fpga_light_weight.O_AWLEN3
h2f_lw_AWSIZE[0] <= hps2fpga_light_weight.O_AWSIZE
h2f_lw_AWSIZE[1] <= hps2fpga_light_weight.O_AWSIZE1
h2f_lw_AWSIZE[2] <= hps2fpga_light_weight.O_AWSIZE2
h2f_lw_AWBURST[0] <= hps2fpga_light_weight.O_AWBURST
h2f_lw_AWBURST[1] <= hps2fpga_light_weight.O_AWBURST1
h2f_lw_AWLOCK[0] <= hps2fpga_light_weight.O_AWLOCK
h2f_lw_AWLOCK[1] <= hps2fpga_light_weight.O_AWLOCK1
h2f_lw_AWCACHE[0] <= hps2fpga_light_weight.O_AWCACHE
h2f_lw_AWCACHE[1] <= hps2fpga_light_weight.O_AWCACHE1
h2f_lw_AWCACHE[2] <= hps2fpga_light_weight.O_AWCACHE2
h2f_lw_AWCACHE[3] <= hps2fpga_light_weight.O_AWCACHE3
h2f_lw_AWPROT[0] <= hps2fpga_light_weight.O_AWPROT
h2f_lw_AWPROT[1] <= hps2fpga_light_weight.O_AWPROT1
h2f_lw_AWPROT[2] <= hps2fpga_light_weight.O_AWPROT2
h2f_lw_AWVALID[0] <= hps2fpga_light_weight.O_AWVALID
h2f_lw_AWREADY[0] => hps2fpga_light_weight.I_AWREADY
h2f_lw_WID[0] <= hps2fpga_light_weight.O_WID
h2f_lw_WID[1] <= hps2fpga_light_weight.O_WID1
h2f_lw_WID[2] <= hps2fpga_light_weight.O_WID2
h2f_lw_WID[3] <= hps2fpga_light_weight.O_WID3
h2f_lw_WID[4] <= hps2fpga_light_weight.O_WID4
h2f_lw_WID[5] <= hps2fpga_light_weight.O_WID5
h2f_lw_WID[6] <= hps2fpga_light_weight.O_WID6
h2f_lw_WID[7] <= hps2fpga_light_weight.O_WID7
h2f_lw_WID[8] <= hps2fpga_light_weight.O_WID8
h2f_lw_WID[9] <= hps2fpga_light_weight.O_WID9
h2f_lw_WID[10] <= hps2fpga_light_weight.O_WID10
h2f_lw_WID[11] <= hps2fpga_light_weight.O_WID11
h2f_lw_WDATA[0] <= hps2fpga_light_weight.O_WDATA
h2f_lw_WDATA[1] <= hps2fpga_light_weight.O_WDATA1
h2f_lw_WDATA[2] <= hps2fpga_light_weight.O_WDATA2
h2f_lw_WDATA[3] <= hps2fpga_light_weight.O_WDATA3
h2f_lw_WDATA[4] <= hps2fpga_light_weight.O_WDATA4
h2f_lw_WDATA[5] <= hps2fpga_light_weight.O_WDATA5
h2f_lw_WDATA[6] <= hps2fpga_light_weight.O_WDATA6
h2f_lw_WDATA[7] <= hps2fpga_light_weight.O_WDATA7
h2f_lw_WDATA[8] <= hps2fpga_light_weight.O_WDATA8
h2f_lw_WDATA[9] <= hps2fpga_light_weight.O_WDATA9
h2f_lw_WDATA[10] <= hps2fpga_light_weight.O_WDATA10
h2f_lw_WDATA[11] <= hps2fpga_light_weight.O_WDATA11
h2f_lw_WDATA[12] <= hps2fpga_light_weight.O_WDATA12
h2f_lw_WDATA[13] <= hps2fpga_light_weight.O_WDATA13
h2f_lw_WDATA[14] <= hps2fpga_light_weight.O_WDATA14
h2f_lw_WDATA[15] <= hps2fpga_light_weight.O_WDATA15
h2f_lw_WDATA[16] <= hps2fpga_light_weight.O_WDATA16
h2f_lw_WDATA[17] <= hps2fpga_light_weight.O_WDATA17
h2f_lw_WDATA[18] <= hps2fpga_light_weight.O_WDATA18
h2f_lw_WDATA[19] <= hps2fpga_light_weight.O_WDATA19
h2f_lw_WDATA[20] <= hps2fpga_light_weight.O_WDATA20
h2f_lw_WDATA[21] <= hps2fpga_light_weight.O_WDATA21
h2f_lw_WDATA[22] <= hps2fpga_light_weight.O_WDATA22
h2f_lw_WDATA[23] <= hps2fpga_light_weight.O_WDATA23
h2f_lw_WDATA[24] <= hps2fpga_light_weight.O_WDATA24
h2f_lw_WDATA[25] <= hps2fpga_light_weight.O_WDATA25
h2f_lw_WDATA[26] <= hps2fpga_light_weight.O_WDATA26
h2f_lw_WDATA[27] <= hps2fpga_light_weight.O_WDATA27
h2f_lw_WDATA[28] <= hps2fpga_light_weight.O_WDATA28
h2f_lw_WDATA[29] <= hps2fpga_light_weight.O_WDATA29
h2f_lw_WDATA[30] <= hps2fpga_light_weight.O_WDATA30
h2f_lw_WDATA[31] <= hps2fpga_light_weight.O_WDATA31
h2f_lw_WSTRB[0] <= hps2fpga_light_weight.O_WSTRB
h2f_lw_WSTRB[1] <= hps2fpga_light_weight.O_WSTRB1
h2f_lw_WSTRB[2] <= hps2fpga_light_weight.O_WSTRB2
h2f_lw_WSTRB[3] <= hps2fpga_light_weight.O_WSTRB3
h2f_lw_WLAST[0] <= hps2fpga_light_weight.O_WLAST
h2f_lw_WVALID[0] <= hps2fpga_light_weight.O_WVALID
h2f_lw_WREADY[0] => hps2fpga_light_weight.I_WREADY
h2f_lw_BID[0] => hps2fpga_light_weight.I_BID
h2f_lw_BID[1] => hps2fpga_light_weight.I_BID1
h2f_lw_BID[2] => hps2fpga_light_weight.I_BID2
h2f_lw_BID[3] => hps2fpga_light_weight.I_BID3
h2f_lw_BID[4] => hps2fpga_light_weight.I_BID4
h2f_lw_BID[5] => hps2fpga_light_weight.I_BID5
h2f_lw_BID[6] => hps2fpga_light_weight.I_BID6
h2f_lw_BID[7] => hps2fpga_light_weight.I_BID7
h2f_lw_BID[8] => hps2fpga_light_weight.I_BID8
h2f_lw_BID[9] => hps2fpga_light_weight.I_BID9
h2f_lw_BID[10] => hps2fpga_light_weight.I_BID10
h2f_lw_BID[11] => hps2fpga_light_weight.I_BID11
h2f_lw_BRESP[0] => hps2fpga_light_weight.I_BRESP
h2f_lw_BRESP[1] => hps2fpga_light_weight.I_BRESP1
h2f_lw_BVALID[0] => hps2fpga_light_weight.I_BVALID
h2f_lw_BREADY[0] <= hps2fpga_light_weight.O_BREADY
h2f_lw_ARID[0] <= hps2fpga_light_weight.O_ARID
h2f_lw_ARID[1] <= hps2fpga_light_weight.O_ARID1
h2f_lw_ARID[2] <= hps2fpga_light_weight.O_ARID2
h2f_lw_ARID[3] <= hps2fpga_light_weight.O_ARID3
h2f_lw_ARID[4] <= hps2fpga_light_weight.O_ARID4
h2f_lw_ARID[5] <= hps2fpga_light_weight.O_ARID5
h2f_lw_ARID[6] <= hps2fpga_light_weight.O_ARID6
h2f_lw_ARID[7] <= hps2fpga_light_weight.O_ARID7
h2f_lw_ARID[8] <= hps2fpga_light_weight.O_ARID8
h2f_lw_ARID[9] <= hps2fpga_light_weight.O_ARID9
h2f_lw_ARID[10] <= hps2fpga_light_weight.O_ARID10
h2f_lw_ARID[11] <= hps2fpga_light_weight.O_ARID11
h2f_lw_ARADDR[0] <= hps2fpga_light_weight.O_ARADDR
h2f_lw_ARADDR[1] <= hps2fpga_light_weight.O_ARADDR1
h2f_lw_ARADDR[2] <= hps2fpga_light_weight.O_ARADDR2
h2f_lw_ARADDR[3] <= hps2fpga_light_weight.O_ARADDR3
h2f_lw_ARADDR[4] <= hps2fpga_light_weight.O_ARADDR4
h2f_lw_ARADDR[5] <= hps2fpga_light_weight.O_ARADDR5
h2f_lw_ARADDR[6] <= hps2fpga_light_weight.O_ARADDR6
h2f_lw_ARADDR[7] <= hps2fpga_light_weight.O_ARADDR7
h2f_lw_ARADDR[8] <= hps2fpga_light_weight.O_ARADDR8
h2f_lw_ARADDR[9] <= hps2fpga_light_weight.O_ARADDR9
h2f_lw_ARADDR[10] <= hps2fpga_light_weight.O_ARADDR10
h2f_lw_ARADDR[11] <= hps2fpga_light_weight.O_ARADDR11
h2f_lw_ARADDR[12] <= hps2fpga_light_weight.O_ARADDR12
h2f_lw_ARADDR[13] <= hps2fpga_light_weight.O_ARADDR13
h2f_lw_ARADDR[14] <= hps2fpga_light_weight.O_ARADDR14
h2f_lw_ARADDR[15] <= hps2fpga_light_weight.O_ARADDR15
h2f_lw_ARADDR[16] <= hps2fpga_light_weight.O_ARADDR16
h2f_lw_ARADDR[17] <= hps2fpga_light_weight.O_ARADDR17
h2f_lw_ARADDR[18] <= hps2fpga_light_weight.O_ARADDR18
h2f_lw_ARADDR[19] <= hps2fpga_light_weight.O_ARADDR19
h2f_lw_ARADDR[20] <= hps2fpga_light_weight.O_ARADDR20
h2f_lw_ARLEN[0] <= hps2fpga_light_weight.O_ARLEN
h2f_lw_ARLEN[1] <= hps2fpga_light_weight.O_ARLEN1
h2f_lw_ARLEN[2] <= hps2fpga_light_weight.O_ARLEN2
h2f_lw_ARLEN[3] <= hps2fpga_light_weight.O_ARLEN3
h2f_lw_ARSIZE[0] <= hps2fpga_light_weight.O_ARSIZE
h2f_lw_ARSIZE[1] <= hps2fpga_light_weight.O_ARSIZE1
h2f_lw_ARSIZE[2] <= hps2fpga_light_weight.O_ARSIZE2
h2f_lw_ARBURST[0] <= hps2fpga_light_weight.O_ARBURST
h2f_lw_ARBURST[1] <= hps2fpga_light_weight.O_ARBURST1
h2f_lw_ARLOCK[0] <= hps2fpga_light_weight.O_ARLOCK
h2f_lw_ARLOCK[1] <= hps2fpga_light_weight.O_ARLOCK1
h2f_lw_ARCACHE[0] <= hps2fpga_light_weight.O_ARCACHE
h2f_lw_ARCACHE[1] <= hps2fpga_light_weight.O_ARCACHE1
h2f_lw_ARCACHE[2] <= hps2fpga_light_weight.O_ARCACHE2
h2f_lw_ARCACHE[3] <= hps2fpga_light_weight.O_ARCACHE3
h2f_lw_ARPROT[0] <= hps2fpga_light_weight.O_ARPROT
h2f_lw_ARPROT[1] <= hps2fpga_light_weight.O_ARPROT1
h2f_lw_ARPROT[2] <= hps2fpga_light_weight.O_ARPROT2
h2f_lw_ARVALID[0] <= hps2fpga_light_weight.O_ARVALID
h2f_lw_ARREADY[0] => hps2fpga_light_weight.I_ARREADY
h2f_lw_RID[0] => hps2fpga_light_weight.I_RID
h2f_lw_RID[1] => hps2fpga_light_weight.I_RID1
h2f_lw_RID[2] => hps2fpga_light_weight.I_RID2
h2f_lw_RID[3] => hps2fpga_light_weight.I_RID3
h2f_lw_RID[4] => hps2fpga_light_weight.I_RID4
h2f_lw_RID[5] => hps2fpga_light_weight.I_RID5
h2f_lw_RID[6] => hps2fpga_light_weight.I_RID6
h2f_lw_RID[7] => hps2fpga_light_weight.I_RID7
h2f_lw_RID[8] => hps2fpga_light_weight.I_RID8
h2f_lw_RID[9] => hps2fpga_light_weight.I_RID9
h2f_lw_RID[10] => hps2fpga_light_weight.I_RID10
h2f_lw_RID[11] => hps2fpga_light_weight.I_RID11
h2f_lw_RDATA[0] => hps2fpga_light_weight.I_RDATA
h2f_lw_RDATA[1] => hps2fpga_light_weight.I_RDATA1
h2f_lw_RDATA[2] => hps2fpga_light_weight.I_RDATA2
h2f_lw_RDATA[3] => hps2fpga_light_weight.I_RDATA3
h2f_lw_RDATA[4] => hps2fpga_light_weight.I_RDATA4
h2f_lw_RDATA[5] => hps2fpga_light_weight.I_RDATA5
h2f_lw_RDATA[6] => hps2fpga_light_weight.I_RDATA6
h2f_lw_RDATA[7] => hps2fpga_light_weight.I_RDATA7
h2f_lw_RDATA[8] => hps2fpga_light_weight.I_RDATA8
h2f_lw_RDATA[9] => hps2fpga_light_weight.I_RDATA9
h2f_lw_RDATA[10] => hps2fpga_light_weight.I_RDATA10
h2f_lw_RDATA[11] => hps2fpga_light_weight.I_RDATA11
h2f_lw_RDATA[12] => hps2fpga_light_weight.I_RDATA12
h2f_lw_RDATA[13] => hps2fpga_light_weight.I_RDATA13
h2f_lw_RDATA[14] => hps2fpga_light_weight.I_RDATA14
h2f_lw_RDATA[15] => hps2fpga_light_weight.I_RDATA15
h2f_lw_RDATA[16] => hps2fpga_light_weight.I_RDATA16
h2f_lw_RDATA[17] => hps2fpga_light_weight.I_RDATA17
h2f_lw_RDATA[18] => hps2fpga_light_weight.I_RDATA18
h2f_lw_RDATA[19] => hps2fpga_light_weight.I_RDATA19
h2f_lw_RDATA[20] => hps2fpga_light_weight.I_RDATA20
h2f_lw_RDATA[21] => hps2fpga_light_weight.I_RDATA21
h2f_lw_RDATA[22] => hps2fpga_light_weight.I_RDATA22
h2f_lw_RDATA[23] => hps2fpga_light_weight.I_RDATA23
h2f_lw_RDATA[24] => hps2fpga_light_weight.I_RDATA24
h2f_lw_RDATA[25] => hps2fpga_light_weight.I_RDATA25
h2f_lw_RDATA[26] => hps2fpga_light_weight.I_RDATA26
h2f_lw_RDATA[27] => hps2fpga_light_weight.I_RDATA27
h2f_lw_RDATA[28] => hps2fpga_light_weight.I_RDATA28
h2f_lw_RDATA[29] => hps2fpga_light_weight.I_RDATA29
h2f_lw_RDATA[30] => hps2fpga_light_weight.I_RDATA30
h2f_lw_RDATA[31] => hps2fpga_light_weight.I_RDATA31
h2f_lw_RRESP[0] => hps2fpga_light_weight.I_RRESP
h2f_lw_RRESP[1] => hps2fpga_light_weight.I_RRESP1
h2f_lw_RLAST[0] => hps2fpga_light_weight.I_RLAST
h2f_lw_RVALID[0] => hps2fpga_light_weight.I_RVALID
h2f_lw_RREADY[0] <= hps2fpga_light_weight.O_RREADY
f2h_irq_p0[0] => interrupts.I_IRQ
f2h_irq_p0[1] => interrupts.I_IRQ1
f2h_irq_p0[2] => interrupts.I_IRQ2
f2h_irq_p0[3] => interrupts.I_IRQ3
f2h_irq_p0[4] => interrupts.I_IRQ4
f2h_irq_p0[5] => interrupts.I_IRQ5
f2h_irq_p0[6] => interrupts.I_IRQ6
f2h_irq_p0[7] => interrupts.I_IRQ7
f2h_irq_p0[8] => interrupts.I_IRQ8
f2h_irq_p0[9] => interrupts.I_IRQ9
f2h_irq_p0[10] => interrupts.I_IRQ10
f2h_irq_p0[11] => interrupts.I_IRQ11
f2h_irq_p0[12] => interrupts.I_IRQ12
f2h_irq_p0[13] => interrupts.I_IRQ13
f2h_irq_p0[14] => interrupts.I_IRQ14
f2h_irq_p0[15] => interrupts.I_IRQ15
f2h_irq_p0[16] => interrupts.I_IRQ16
f2h_irq_p0[17] => interrupts.I_IRQ17
f2h_irq_p0[18] => interrupts.I_IRQ18
f2h_irq_p0[19] => interrupts.I_IRQ19
f2h_irq_p0[20] => interrupts.I_IRQ20
f2h_irq_p0[21] => interrupts.I_IRQ21
f2h_irq_p0[22] => interrupts.I_IRQ22
f2h_irq_p0[23] => interrupts.I_IRQ23
f2h_irq_p0[24] => interrupts.I_IRQ24
f2h_irq_p0[25] => interrupts.I_IRQ25
f2h_irq_p0[26] => interrupts.I_IRQ26
f2h_irq_p0[27] => interrupts.I_IRQ27
f2h_irq_p0[28] => interrupts.I_IRQ28
f2h_irq_p0[29] => interrupts.I_IRQ29
f2h_irq_p0[30] => interrupts.I_IRQ30
f2h_irq_p0[31] => interrupts.I_IRQ31
f2h_irq_p1[0] => interrupts.I_IRQ32
f2h_irq_p1[1] => interrupts.I_IRQ33
f2h_irq_p1[2] => interrupts.I_IRQ34
f2h_irq_p1[3] => interrupts.I_IRQ35
f2h_irq_p1[4] => interrupts.I_IRQ36
f2h_irq_p1[5] => interrupts.I_IRQ37
f2h_irq_p1[6] => interrupts.I_IRQ38
f2h_irq_p1[7] => interrupts.I_IRQ39
f2h_irq_p1[8] => interrupts.I_IRQ40
f2h_irq_p1[9] => interrupts.I_IRQ41
f2h_irq_p1[10] => interrupts.I_IRQ42
f2h_irq_p1[11] => interrupts.I_IRQ43
f2h_irq_p1[12] => interrupts.I_IRQ44
f2h_irq_p1[13] => interrupts.I_IRQ45
f2h_irq_p1[14] => interrupts.I_IRQ46
f2h_irq_p1[15] => interrupts.I_IRQ47
f2h_irq_p1[16] => interrupts.I_IRQ48
f2h_irq_p1[17] => interrupts.I_IRQ49
f2h_irq_p1[18] => interrupts.I_IRQ50
f2h_irq_p1[19] => interrupts.I_IRQ51
f2h_irq_p1[20] => interrupts.I_IRQ52
f2h_irq_p1[21] => interrupts.I_IRQ53
f2h_irq_p1[22] => interrupts.I_IRQ54
f2h_irq_p1[23] => interrupts.I_IRQ55
f2h_irq_p1[24] => interrupts.I_IRQ56
f2h_irq_p1[25] => interrupts.I_IRQ57
f2h_irq_p1[26] => interrupts.I_IRQ58
f2h_irq_p1[27] => interrupts.I_IRQ59
f2h_irq_p1[28] => interrupts.I_IRQ60
f2h_irq_p1[29] => interrupts.I_IRQ61
f2h_irq_p1[30] => interrupts.I_IRQ62
f2h_irq_p1[31] => interrupts.I_IRQ63


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io
gpio_loanio_loanio0_i[0] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[1] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[2] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[3] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[4] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[5] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[6] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[7] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[8] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[9] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[10] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[11] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[12] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[13] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[14] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[15] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[16] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[17] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[18] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[19] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[20] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[21] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[22] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[23] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[24] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[25] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[26] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[27] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[28] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_oe[0] => gpio_loanio_loanio0_oe[0].IN1
gpio_loanio_loanio0_oe[1] => gpio_loanio_loanio0_oe[1].IN1
gpio_loanio_loanio0_oe[2] => gpio_loanio_loanio0_oe[2].IN1
gpio_loanio_loanio0_oe[3] => gpio_loanio_loanio0_oe[3].IN1
gpio_loanio_loanio0_oe[4] => gpio_loanio_loanio0_oe[4].IN1
gpio_loanio_loanio0_oe[5] => gpio_loanio_loanio0_oe[5].IN1
gpio_loanio_loanio0_oe[6] => gpio_loanio_loanio0_oe[6].IN1
gpio_loanio_loanio0_oe[7] => gpio_loanio_loanio0_oe[7].IN1
gpio_loanio_loanio0_oe[8] => gpio_loanio_loanio0_oe[8].IN1
gpio_loanio_loanio0_oe[9] => gpio_loanio_loanio0_oe[9].IN1
gpio_loanio_loanio0_oe[10] => gpio_loanio_loanio0_oe[10].IN1
gpio_loanio_loanio0_oe[11] => gpio_loanio_loanio0_oe[11].IN1
gpio_loanio_loanio0_oe[12] => gpio_loanio_loanio0_oe[12].IN1
gpio_loanio_loanio0_oe[13] => gpio_loanio_loanio0_oe[13].IN1
gpio_loanio_loanio0_oe[14] => gpio_loanio_loanio0_oe[14].IN1
gpio_loanio_loanio0_oe[15] => gpio_loanio_loanio0_oe[15].IN1
gpio_loanio_loanio0_oe[16] => gpio_loanio_loanio0_oe[16].IN1
gpio_loanio_loanio0_oe[17] => gpio_loanio_loanio0_oe[17].IN1
gpio_loanio_loanio0_oe[18] => gpio_loanio_loanio0_oe[18].IN1
gpio_loanio_loanio0_oe[19] => gpio_loanio_loanio0_oe[19].IN1
gpio_loanio_loanio0_oe[20] => gpio_loanio_loanio0_oe[20].IN1
gpio_loanio_loanio0_oe[21] => gpio_loanio_loanio0_oe[21].IN1
gpio_loanio_loanio0_oe[22] => gpio_loanio_loanio0_oe[22].IN1
gpio_loanio_loanio0_oe[23] => gpio_loanio_loanio0_oe[23].IN1
gpio_loanio_loanio0_oe[24] => gpio_loanio_loanio0_oe[24].IN1
gpio_loanio_loanio0_oe[25] => gpio_loanio_loanio0_oe[25].IN1
gpio_loanio_loanio0_oe[26] => gpio_loanio_loanio0_oe[26].IN1
gpio_loanio_loanio0_oe[27] => gpio_loanio_loanio0_oe[27].IN1
gpio_loanio_loanio0_oe[28] => gpio_loanio_loanio0_oe[28].IN1
gpio_loanio_loanio0_o[0] => gpio_loanio_loanio0_o[0].IN1
gpio_loanio_loanio0_o[1] => gpio_loanio_loanio0_o[1].IN1
gpio_loanio_loanio0_o[2] => gpio_loanio_loanio0_o[2].IN1
gpio_loanio_loanio0_o[3] => gpio_loanio_loanio0_o[3].IN1
gpio_loanio_loanio0_o[4] => gpio_loanio_loanio0_o[4].IN1
gpio_loanio_loanio0_o[5] => gpio_loanio_loanio0_o[5].IN1
gpio_loanio_loanio0_o[6] => gpio_loanio_loanio0_o[6].IN1
gpio_loanio_loanio0_o[7] => gpio_loanio_loanio0_o[7].IN1
gpio_loanio_loanio0_o[8] => gpio_loanio_loanio0_o[8].IN1
gpio_loanio_loanio0_o[9] => gpio_loanio_loanio0_o[9].IN1
gpio_loanio_loanio0_o[10] => gpio_loanio_loanio0_o[10].IN1
gpio_loanio_loanio0_o[11] => gpio_loanio_loanio0_o[11].IN1
gpio_loanio_loanio0_o[12] => gpio_loanio_loanio0_o[12].IN1
gpio_loanio_loanio0_o[13] => gpio_loanio_loanio0_o[13].IN1
gpio_loanio_loanio0_o[14] => gpio_loanio_loanio0_o[14].IN1
gpio_loanio_loanio0_o[15] => gpio_loanio_loanio0_o[15].IN1
gpio_loanio_loanio0_o[16] => gpio_loanio_loanio0_o[16].IN1
gpio_loanio_loanio0_o[17] => gpio_loanio_loanio0_o[17].IN1
gpio_loanio_loanio0_o[18] => gpio_loanio_loanio0_o[18].IN1
gpio_loanio_loanio0_o[19] => gpio_loanio_loanio0_o[19].IN1
gpio_loanio_loanio0_o[20] => gpio_loanio_loanio0_o[20].IN1
gpio_loanio_loanio0_o[21] => gpio_loanio_loanio0_o[21].IN1
gpio_loanio_loanio0_o[22] => gpio_loanio_loanio0_o[22].IN1
gpio_loanio_loanio0_o[23] => gpio_loanio_loanio0_o[23].IN1
gpio_loanio_loanio0_o[24] => gpio_loanio_loanio0_o[24].IN1
gpio_loanio_loanio0_o[25] => gpio_loanio_loanio0_o[25].IN1
gpio_loanio_loanio0_o[26] => gpio_loanio_loanio0_o[26].IN1
gpio_loanio_loanio0_o[27] => gpio_loanio_loanio0_o[27].IN1
gpio_loanio_loanio0_o[28] => gpio_loanio_loanio0_o[28].IN1
gpio_loanio_loanio1_i[0] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[1] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[2] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[3] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[4] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[5] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[6] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[7] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[8] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[9] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[10] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[11] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[12] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[13] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[14] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[15] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[16] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[17] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[18] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[19] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[20] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[21] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[22] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[23] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[24] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[25] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[26] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[27] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[28] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_oe[0] => gpio_loanio_loanio1_oe[0].IN1
gpio_loanio_loanio1_oe[1] => gpio_loanio_loanio1_oe[1].IN1
gpio_loanio_loanio1_oe[2] => gpio_loanio_loanio1_oe[2].IN1
gpio_loanio_loanio1_oe[3] => gpio_loanio_loanio1_oe[3].IN1
gpio_loanio_loanio1_oe[4] => gpio_loanio_loanio1_oe[4].IN1
gpio_loanio_loanio1_oe[5] => gpio_loanio_loanio1_oe[5].IN1
gpio_loanio_loanio1_oe[6] => gpio_loanio_loanio1_oe[6].IN1
gpio_loanio_loanio1_oe[7] => gpio_loanio_loanio1_oe[7].IN1
gpio_loanio_loanio1_oe[8] => gpio_loanio_loanio1_oe[8].IN1
gpio_loanio_loanio1_oe[9] => gpio_loanio_loanio1_oe[9].IN1
gpio_loanio_loanio1_oe[10] => gpio_loanio_loanio1_oe[10].IN1
gpio_loanio_loanio1_oe[11] => gpio_loanio_loanio1_oe[11].IN1
gpio_loanio_loanio1_oe[12] => gpio_loanio_loanio1_oe[12].IN1
gpio_loanio_loanio1_oe[13] => gpio_loanio_loanio1_oe[13].IN1
gpio_loanio_loanio1_oe[14] => gpio_loanio_loanio1_oe[14].IN1
gpio_loanio_loanio1_oe[15] => gpio_loanio_loanio1_oe[15].IN1
gpio_loanio_loanio1_oe[16] => gpio_loanio_loanio1_oe[16].IN1
gpio_loanio_loanio1_oe[17] => gpio_loanio_loanio1_oe[17].IN1
gpio_loanio_loanio1_oe[18] => gpio_loanio_loanio1_oe[18].IN1
gpio_loanio_loanio1_oe[19] => gpio_loanio_loanio1_oe[19].IN1
gpio_loanio_loanio1_oe[20] => gpio_loanio_loanio1_oe[20].IN1
gpio_loanio_loanio1_oe[21] => gpio_loanio_loanio1_oe[21].IN1
gpio_loanio_loanio1_oe[22] => gpio_loanio_loanio1_oe[22].IN1
gpio_loanio_loanio1_oe[23] => gpio_loanio_loanio1_oe[23].IN1
gpio_loanio_loanio1_oe[24] => gpio_loanio_loanio1_oe[24].IN1
gpio_loanio_loanio1_oe[25] => gpio_loanio_loanio1_oe[25].IN1
gpio_loanio_loanio1_oe[26] => gpio_loanio_loanio1_oe[26].IN1
gpio_loanio_loanio1_oe[27] => gpio_loanio_loanio1_oe[27].IN1
gpio_loanio_loanio1_oe[28] => gpio_loanio_loanio1_oe[28].IN1
gpio_loanio_loanio1_o[0] => gpio_loanio_loanio1_o[0].IN1
gpio_loanio_loanio1_o[1] => gpio_loanio_loanio1_o[1].IN1
gpio_loanio_loanio1_o[2] => gpio_loanio_loanio1_o[2].IN1
gpio_loanio_loanio1_o[3] => gpio_loanio_loanio1_o[3].IN1
gpio_loanio_loanio1_o[4] => gpio_loanio_loanio1_o[4].IN1
gpio_loanio_loanio1_o[5] => gpio_loanio_loanio1_o[5].IN1
gpio_loanio_loanio1_o[6] => gpio_loanio_loanio1_o[6].IN1
gpio_loanio_loanio1_o[7] => gpio_loanio_loanio1_o[7].IN1
gpio_loanio_loanio1_o[8] => gpio_loanio_loanio1_o[8].IN1
gpio_loanio_loanio1_o[9] => gpio_loanio_loanio1_o[9].IN1
gpio_loanio_loanio1_o[10] => gpio_loanio_loanio1_o[10].IN1
gpio_loanio_loanio1_o[11] => gpio_loanio_loanio1_o[11].IN1
gpio_loanio_loanio1_o[12] => gpio_loanio_loanio1_o[12].IN1
gpio_loanio_loanio1_o[13] => gpio_loanio_loanio1_o[13].IN1
gpio_loanio_loanio1_o[14] => gpio_loanio_loanio1_o[14].IN1
gpio_loanio_loanio1_o[15] => gpio_loanio_loanio1_o[15].IN1
gpio_loanio_loanio1_o[16] => gpio_loanio_loanio1_o[16].IN1
gpio_loanio_loanio1_o[17] => gpio_loanio_loanio1_o[17].IN1
gpio_loanio_loanio1_o[18] => gpio_loanio_loanio1_o[18].IN1
gpio_loanio_loanio1_o[19] => gpio_loanio_loanio1_o[19].IN1
gpio_loanio_loanio1_o[20] => gpio_loanio_loanio1_o[20].IN1
gpio_loanio_loanio1_o[21] => gpio_loanio_loanio1_o[21].IN1
gpio_loanio_loanio1_o[22] => gpio_loanio_loanio1_o[22].IN1
gpio_loanio_loanio1_o[23] => gpio_loanio_loanio1_o[23].IN1
gpio_loanio_loanio1_o[24] => gpio_loanio_loanio1_o[24].IN1
gpio_loanio_loanio1_o[25] => gpio_loanio_loanio1_o[25].IN1
gpio_loanio_loanio1_o[26] => gpio_loanio_loanio1_o[26].IN1
gpio_loanio_loanio1_o[27] => gpio_loanio_loanio1_o[27].IN1
gpio_loanio_loanio1_o[28] => gpio_loanio_loanio1_o[28].IN1
gpio_loanio_loanio2_i[0] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[1] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[2] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[3] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[4] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[5] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[6] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[7] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[8] <= soc_system_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_oe[0] => gpio_loanio_loanio2_oe[0].IN1
gpio_loanio_loanio2_oe[1] => gpio_loanio_loanio2_oe[1].IN1
gpio_loanio_loanio2_oe[2] => gpio_loanio_loanio2_oe[2].IN1
gpio_loanio_loanio2_oe[3] => gpio_loanio_loanio2_oe[3].IN1
gpio_loanio_loanio2_oe[4] => gpio_loanio_loanio2_oe[4].IN1
gpio_loanio_loanio2_oe[5] => gpio_loanio_loanio2_oe[5].IN1
gpio_loanio_loanio2_oe[6] => gpio_loanio_loanio2_oe[6].IN1
gpio_loanio_loanio2_oe[7] => gpio_loanio_loanio2_oe[7].IN1
gpio_loanio_loanio2_oe[8] => gpio_loanio_loanio2_oe[8].IN1
gpio_loanio_loanio2_o[0] => gpio_loanio_loanio2_o[0].IN1
gpio_loanio_loanio2_o[1] => gpio_loanio_loanio2_o[1].IN1
gpio_loanio_loanio2_o[2] => gpio_loanio_loanio2_o[2].IN1
gpio_loanio_loanio2_o[3] => gpio_loanio_loanio2_o[3].IN1
gpio_loanio_loanio2_o[4] => gpio_loanio_loanio2_o[4].IN1
gpio_loanio_loanio2_o[5] => gpio_loanio_loanio2_o[5].IN1
gpio_loanio_loanio2_o[6] => gpio_loanio_loanio2_o[6].IN1
gpio_loanio_loanio2_o[7] => gpio_loanio_loanio2_o[7].IN1
gpio_loanio_loanio2_o[8] => gpio_loanio_loanio2_o[8].IN1
mem_a[0] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[1] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[2] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[3] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[4] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[5] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[6] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[7] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[8] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[9] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[10] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[11] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[12] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[13] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[14] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_ba[0] <= soc_system_hps_0_hps_io_border:border.mem_ba
mem_ba[1] <= soc_system_hps_0_hps_io_border:border.mem_ba
mem_ba[2] <= soc_system_hps_0_hps_io_border:border.mem_ba
mem_ck <= soc_system_hps_0_hps_io_border:border.mem_ck
mem_ck_n <= soc_system_hps_0_hps_io_border:border.mem_ck_n
mem_cke <= soc_system_hps_0_hps_io_border:border.mem_cke
mem_cs_n <= soc_system_hps_0_hps_io_border:border.mem_cs_n
mem_ras_n <= soc_system_hps_0_hps_io_border:border.mem_ras_n
mem_cas_n <= soc_system_hps_0_hps_io_border:border.mem_cas_n
mem_we_n <= soc_system_hps_0_hps_io_border:border.mem_we_n
mem_reset_n <= soc_system_hps_0_hps_io_border:border.mem_reset_n
mem_dq[0] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[1] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[2] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[3] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[4] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[5] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[6] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[7] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[8] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[9] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[10] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[11] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[12] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[13] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[14] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[15] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[16] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[17] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[18] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[19] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[20] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[21] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[22] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[23] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[24] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[25] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[26] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[27] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[28] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[29] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[30] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[31] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dqs[0] <> soc_system_hps_0_hps_io_border:border.mem_dqs
mem_dqs[1] <> soc_system_hps_0_hps_io_border:border.mem_dqs
mem_dqs[2] <> soc_system_hps_0_hps_io_border:border.mem_dqs
mem_dqs[3] <> soc_system_hps_0_hps_io_border:border.mem_dqs
mem_dqs_n[0] <> soc_system_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[1] <> soc_system_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[2] <> soc_system_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[3] <> soc_system_hps_0_hps_io_border:border.mem_dqs_n
mem_odt <= soc_system_hps_0_hps_io_border:border.mem_odt
mem_dm[0] <= soc_system_hps_0_hps_io_border:border.mem_dm
mem_dm[1] <= soc_system_hps_0_hps_io_border:border.mem_dm
mem_dm[2] <= soc_system_hps_0_hps_io_border:border.mem_dm
mem_dm[3] <= soc_system_hps_0_hps_io_border:border.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_emac1_inst_TX_CLK <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TX_CLK
hps_io_emac1_inst_TXD0 <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD0
hps_io_emac1_inst_TXD1 <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD1
hps_io_emac1_inst_TXD2 <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD2
hps_io_emac1_inst_TXD3 <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD3
hps_io_emac1_inst_RXD0 => hps_io_emac1_inst_RXD0.IN1
hps_io_emac1_inst_MDIO <> soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_MDIO
hps_io_emac1_inst_MDC <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_MDC
hps_io_emac1_inst_RX_CTL => hps_io_emac1_inst_RX_CTL.IN1
hps_io_emac1_inst_TX_CTL <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TX_CTL
hps_io_emac1_inst_RX_CLK => hps_io_emac1_inst_RX_CLK.IN1
hps_io_emac1_inst_RXD1 => hps_io_emac1_inst_RXD1.IN1
hps_io_emac1_inst_RXD2 => hps_io_emac1_inst_RXD2.IN1
hps_io_emac1_inst_RXD3 => hps_io_emac1_inst_RXD3.IN1
hps_io_sdio_inst_CMD <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_CMD
hps_io_sdio_inst_D0 <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_D0
hps_io_sdio_inst_D1 <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_D1
hps_io_sdio_inst_CLK <= soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_CLK
hps_io_sdio_inst_D2 <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_D2
hps_io_sdio_inst_D3 <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_D3
hps_io_usb1_inst_D0 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D0
hps_io_usb1_inst_D1 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D1
hps_io_usb1_inst_D2 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D2
hps_io_usb1_inst_D3 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D3
hps_io_usb1_inst_D4 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D4
hps_io_usb1_inst_D5 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D5
hps_io_usb1_inst_D6 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D6
hps_io_usb1_inst_D7 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D7
hps_io_usb1_inst_CLK => hps_io_usb1_inst_CLK.IN1
hps_io_usb1_inst_STP <= soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_STP
hps_io_usb1_inst_DIR => hps_io_usb1_inst_DIR.IN1
hps_io_usb1_inst_NXT => hps_io_usb1_inst_NXT.IN1
hps_io_uart0_inst_RX => hps_io_uart0_inst_RX.IN1
hps_io_uart0_inst_TX <= soc_system_hps_0_hps_io_border:border.hps_io_uart0_inst_TX
hps_io_i2c0_inst_SDA <> soc_system_hps_0_hps_io_border:border.hps_io_i2c0_inst_SDA
hps_io_i2c0_inst_SCL <> soc_system_hps_0_hps_io_border:border.hps_io_i2c0_inst_SCL
hps_io_gpio_inst_GPIO09 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO09
hps_io_gpio_inst_GPIO35 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO35
hps_io_gpio_inst_GPIO53 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO53
hps_io_gpio_inst_GPIO61 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO61
hps_io_gpio_inst_LOANIO40 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_LOANIO40
hps_io_gpio_inst_LOANIO51 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_LOANIO51
hps_io_gpio_inst_LOANIO52 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_LOANIO52
hps_io_gpio_inst_LOANIO54 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_LOANIO54
hps_io_gpio_inst_LOANIO64 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_LOANIO64
hps_io_gpio_inst_LOANIO65 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_LOANIO65


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border
gpio_loanio_loanio0_i[0] <= gpio_inst.LOANIO0_I
gpio_loanio_loanio0_i[1] <= gpio_inst.LOANIO0_I1
gpio_loanio_loanio0_i[2] <= gpio_inst.LOANIO0_I2
gpio_loanio_loanio0_i[3] <= gpio_inst.LOANIO0_I3
gpio_loanio_loanio0_i[4] <= gpio_inst.LOANIO0_I4
gpio_loanio_loanio0_i[5] <= gpio_inst.LOANIO0_I5
gpio_loanio_loanio0_i[6] <= gpio_inst.LOANIO0_I6
gpio_loanio_loanio0_i[7] <= gpio_inst.LOANIO0_I7
gpio_loanio_loanio0_i[8] <= gpio_inst.LOANIO0_I8
gpio_loanio_loanio0_i[9] <= gpio_inst.LOANIO0_I9
gpio_loanio_loanio0_i[10] <= gpio_inst.LOANIO0_I10
gpio_loanio_loanio0_i[11] <= gpio_inst.LOANIO0_I11
gpio_loanio_loanio0_i[12] <= gpio_inst.LOANIO0_I12
gpio_loanio_loanio0_i[13] <= gpio_inst.LOANIO0_I13
gpio_loanio_loanio0_i[14] <= gpio_inst.LOANIO0_I14
gpio_loanio_loanio0_i[15] <= gpio_inst.LOANIO0_I15
gpio_loanio_loanio0_i[16] <= gpio_inst.LOANIO0_I16
gpio_loanio_loanio0_i[17] <= gpio_inst.LOANIO0_I17
gpio_loanio_loanio0_i[18] <= gpio_inst.LOANIO0_I18
gpio_loanio_loanio0_i[19] <= gpio_inst.LOANIO0_I19
gpio_loanio_loanio0_i[20] <= gpio_inst.LOANIO0_I20
gpio_loanio_loanio0_i[21] <= gpio_inst.LOANIO0_I21
gpio_loanio_loanio0_i[22] <= gpio_inst.LOANIO0_I22
gpio_loanio_loanio0_i[23] <= gpio_inst.LOANIO0_I23
gpio_loanio_loanio0_i[24] <= gpio_inst.LOANIO0_I24
gpio_loanio_loanio0_i[25] <= gpio_inst.LOANIO0_I25
gpio_loanio_loanio0_i[26] <= gpio_inst.LOANIO0_I26
gpio_loanio_loanio0_i[27] <= gpio_inst.LOANIO0_I27
gpio_loanio_loanio0_i[28] <= gpio_inst.LOANIO0_I28
gpio_loanio_loanio0_oe[0] => gpio_inst.LOANIO0_OE
gpio_loanio_loanio0_oe[1] => gpio_inst.LOANIO0_OE1
gpio_loanio_loanio0_oe[2] => gpio_inst.LOANIO0_OE2
gpio_loanio_loanio0_oe[3] => gpio_inst.LOANIO0_OE3
gpio_loanio_loanio0_oe[4] => gpio_inst.LOANIO0_OE4
gpio_loanio_loanio0_oe[5] => gpio_inst.LOANIO0_OE5
gpio_loanio_loanio0_oe[6] => gpio_inst.LOANIO0_OE6
gpio_loanio_loanio0_oe[7] => gpio_inst.LOANIO0_OE7
gpio_loanio_loanio0_oe[8] => gpio_inst.LOANIO0_OE8
gpio_loanio_loanio0_oe[9] => gpio_inst.LOANIO0_OE9
gpio_loanio_loanio0_oe[10] => gpio_inst.LOANIO0_OE10
gpio_loanio_loanio0_oe[11] => gpio_inst.LOANIO0_OE11
gpio_loanio_loanio0_oe[12] => gpio_inst.LOANIO0_OE12
gpio_loanio_loanio0_oe[13] => gpio_inst.LOANIO0_OE13
gpio_loanio_loanio0_oe[14] => gpio_inst.LOANIO0_OE14
gpio_loanio_loanio0_oe[15] => gpio_inst.LOANIO0_OE15
gpio_loanio_loanio0_oe[16] => gpio_inst.LOANIO0_OE16
gpio_loanio_loanio0_oe[17] => gpio_inst.LOANIO0_OE17
gpio_loanio_loanio0_oe[18] => gpio_inst.LOANIO0_OE18
gpio_loanio_loanio0_oe[19] => gpio_inst.LOANIO0_OE19
gpio_loanio_loanio0_oe[20] => gpio_inst.LOANIO0_OE20
gpio_loanio_loanio0_oe[21] => gpio_inst.LOANIO0_OE21
gpio_loanio_loanio0_oe[22] => gpio_inst.LOANIO0_OE22
gpio_loanio_loanio0_oe[23] => gpio_inst.LOANIO0_OE23
gpio_loanio_loanio0_oe[24] => gpio_inst.LOANIO0_OE24
gpio_loanio_loanio0_oe[25] => gpio_inst.LOANIO0_OE25
gpio_loanio_loanio0_oe[26] => gpio_inst.LOANIO0_OE26
gpio_loanio_loanio0_oe[27] => gpio_inst.LOANIO0_OE27
gpio_loanio_loanio0_oe[28] => gpio_inst.LOANIO0_OE28
gpio_loanio_loanio0_o[0] => gpio_inst.LOANIO0_O
gpio_loanio_loanio0_o[1] => gpio_inst.LOANIO0_O1
gpio_loanio_loanio0_o[2] => gpio_inst.LOANIO0_O2
gpio_loanio_loanio0_o[3] => gpio_inst.LOANIO0_O3
gpio_loanio_loanio0_o[4] => gpio_inst.LOANIO0_O4
gpio_loanio_loanio0_o[5] => gpio_inst.LOANIO0_O5
gpio_loanio_loanio0_o[6] => gpio_inst.LOANIO0_O6
gpio_loanio_loanio0_o[7] => gpio_inst.LOANIO0_O7
gpio_loanio_loanio0_o[8] => gpio_inst.LOANIO0_O8
gpio_loanio_loanio0_o[9] => gpio_inst.LOANIO0_O9
gpio_loanio_loanio0_o[10] => gpio_inst.LOANIO0_O10
gpio_loanio_loanio0_o[11] => gpio_inst.LOANIO0_O11
gpio_loanio_loanio0_o[12] => gpio_inst.LOANIO0_O12
gpio_loanio_loanio0_o[13] => gpio_inst.LOANIO0_O13
gpio_loanio_loanio0_o[14] => gpio_inst.LOANIO0_O14
gpio_loanio_loanio0_o[15] => gpio_inst.LOANIO0_O15
gpio_loanio_loanio0_o[16] => gpio_inst.LOANIO0_O16
gpio_loanio_loanio0_o[17] => gpio_inst.LOANIO0_O17
gpio_loanio_loanio0_o[18] => gpio_inst.LOANIO0_O18
gpio_loanio_loanio0_o[19] => gpio_inst.LOANIO0_O19
gpio_loanio_loanio0_o[20] => gpio_inst.LOANIO0_O20
gpio_loanio_loanio0_o[21] => gpio_inst.LOANIO0_O21
gpio_loanio_loanio0_o[22] => gpio_inst.LOANIO0_O22
gpio_loanio_loanio0_o[23] => gpio_inst.LOANIO0_O23
gpio_loanio_loanio0_o[24] => gpio_inst.LOANIO0_O24
gpio_loanio_loanio0_o[25] => gpio_inst.LOANIO0_O25
gpio_loanio_loanio0_o[26] => gpio_inst.LOANIO0_O26
gpio_loanio_loanio0_o[27] => gpio_inst.LOANIO0_O27
gpio_loanio_loanio0_o[28] => gpio_inst.LOANIO0_O28
gpio_loanio_loanio1_i[0] <= gpio_inst.LOANIO1_I
gpio_loanio_loanio1_i[1] <= gpio_inst.LOANIO1_I1
gpio_loanio_loanio1_i[2] <= gpio_inst.LOANIO1_I2
gpio_loanio_loanio1_i[3] <= gpio_inst.LOANIO1_I3
gpio_loanio_loanio1_i[4] <= gpio_inst.LOANIO1_I4
gpio_loanio_loanio1_i[5] <= gpio_inst.LOANIO1_I5
gpio_loanio_loanio1_i[6] <= gpio_inst.LOANIO1_I6
gpio_loanio_loanio1_i[7] <= gpio_inst.LOANIO1_I7
gpio_loanio_loanio1_i[8] <= gpio_inst.LOANIO1_I8
gpio_loanio_loanio1_i[9] <= gpio_inst.LOANIO1_I9
gpio_loanio_loanio1_i[10] <= gpio_inst.LOANIO1_I10
gpio_loanio_loanio1_i[11] <= gpio_inst.LOANIO1_I11
gpio_loanio_loanio1_i[12] <= gpio_inst.LOANIO1_I12
gpio_loanio_loanio1_i[13] <= gpio_inst.LOANIO1_I13
gpio_loanio_loanio1_i[14] <= gpio_inst.LOANIO1_I14
gpio_loanio_loanio1_i[15] <= gpio_inst.LOANIO1_I15
gpio_loanio_loanio1_i[16] <= gpio_inst.LOANIO1_I16
gpio_loanio_loanio1_i[17] <= gpio_inst.LOANIO1_I17
gpio_loanio_loanio1_i[18] <= gpio_inst.LOANIO1_I18
gpio_loanio_loanio1_i[19] <= gpio_inst.LOANIO1_I19
gpio_loanio_loanio1_i[20] <= gpio_inst.LOANIO1_I20
gpio_loanio_loanio1_i[21] <= gpio_inst.LOANIO1_I21
gpio_loanio_loanio1_i[22] <= gpio_inst.LOANIO1_I22
gpio_loanio_loanio1_i[23] <= gpio_inst.LOANIO1_I23
gpio_loanio_loanio1_i[24] <= gpio_inst.LOANIO1_I24
gpio_loanio_loanio1_i[25] <= gpio_inst.LOANIO1_I25
gpio_loanio_loanio1_i[26] <= gpio_inst.LOANIO1_I26
gpio_loanio_loanio1_i[27] <= gpio_inst.LOANIO1_I27
gpio_loanio_loanio1_i[28] <= gpio_inst.LOANIO1_I28
gpio_loanio_loanio1_oe[0] => gpio_inst.LOANIO1_OE
gpio_loanio_loanio1_oe[1] => gpio_inst.LOANIO1_OE1
gpio_loanio_loanio1_oe[2] => gpio_inst.LOANIO1_OE2
gpio_loanio_loanio1_oe[3] => gpio_inst.LOANIO1_OE3
gpio_loanio_loanio1_oe[4] => gpio_inst.LOANIO1_OE4
gpio_loanio_loanio1_oe[5] => gpio_inst.LOANIO1_OE5
gpio_loanio_loanio1_oe[6] => gpio_inst.LOANIO1_OE6
gpio_loanio_loanio1_oe[7] => gpio_inst.LOANIO1_OE7
gpio_loanio_loanio1_oe[8] => gpio_inst.LOANIO1_OE8
gpio_loanio_loanio1_oe[9] => gpio_inst.LOANIO1_OE9
gpio_loanio_loanio1_oe[10] => gpio_inst.LOANIO1_OE10
gpio_loanio_loanio1_oe[11] => gpio_inst.LOANIO1_OE11
gpio_loanio_loanio1_oe[12] => gpio_inst.LOANIO1_OE12
gpio_loanio_loanio1_oe[13] => gpio_inst.LOANIO1_OE13
gpio_loanio_loanio1_oe[14] => gpio_inst.LOANIO1_OE14
gpio_loanio_loanio1_oe[15] => gpio_inst.LOANIO1_OE15
gpio_loanio_loanio1_oe[16] => gpio_inst.LOANIO1_OE16
gpio_loanio_loanio1_oe[17] => gpio_inst.LOANIO1_OE17
gpio_loanio_loanio1_oe[18] => gpio_inst.LOANIO1_OE18
gpio_loanio_loanio1_oe[19] => gpio_inst.LOANIO1_OE19
gpio_loanio_loanio1_oe[20] => gpio_inst.LOANIO1_OE20
gpio_loanio_loanio1_oe[21] => gpio_inst.LOANIO1_OE21
gpio_loanio_loanio1_oe[22] => gpio_inst.LOANIO1_OE22
gpio_loanio_loanio1_oe[23] => gpio_inst.LOANIO1_OE23
gpio_loanio_loanio1_oe[24] => gpio_inst.LOANIO1_OE24
gpio_loanio_loanio1_oe[25] => gpio_inst.LOANIO1_OE25
gpio_loanio_loanio1_oe[26] => gpio_inst.LOANIO1_OE26
gpio_loanio_loanio1_oe[27] => gpio_inst.LOANIO1_OE27
gpio_loanio_loanio1_oe[28] => gpio_inst.LOANIO1_OE28
gpio_loanio_loanio1_o[0] => gpio_inst.LOANIO1_O
gpio_loanio_loanio1_o[1] => gpio_inst.LOANIO1_O1
gpio_loanio_loanio1_o[2] => gpio_inst.LOANIO1_O2
gpio_loanio_loanio1_o[3] => gpio_inst.LOANIO1_O3
gpio_loanio_loanio1_o[4] => gpio_inst.LOANIO1_O4
gpio_loanio_loanio1_o[5] => gpio_inst.LOANIO1_O5
gpio_loanio_loanio1_o[6] => gpio_inst.LOANIO1_O6
gpio_loanio_loanio1_o[7] => gpio_inst.LOANIO1_O7
gpio_loanio_loanio1_o[8] => gpio_inst.LOANIO1_O8
gpio_loanio_loanio1_o[9] => gpio_inst.LOANIO1_O9
gpio_loanio_loanio1_o[10] => gpio_inst.LOANIO1_O10
gpio_loanio_loanio1_o[11] => gpio_inst.LOANIO1_O11
gpio_loanio_loanio1_o[12] => gpio_inst.LOANIO1_O12
gpio_loanio_loanio1_o[13] => gpio_inst.LOANIO1_O13
gpio_loanio_loanio1_o[14] => gpio_inst.LOANIO1_O14
gpio_loanio_loanio1_o[15] => gpio_inst.LOANIO1_O15
gpio_loanio_loanio1_o[16] => gpio_inst.LOANIO1_O16
gpio_loanio_loanio1_o[17] => gpio_inst.LOANIO1_O17
gpio_loanio_loanio1_o[18] => gpio_inst.LOANIO1_O18
gpio_loanio_loanio1_o[19] => gpio_inst.LOANIO1_O19
gpio_loanio_loanio1_o[20] => gpio_inst.LOANIO1_O20
gpio_loanio_loanio1_o[21] => gpio_inst.LOANIO1_O21
gpio_loanio_loanio1_o[22] => gpio_inst.LOANIO1_O22
gpio_loanio_loanio1_o[23] => gpio_inst.LOANIO1_O23
gpio_loanio_loanio1_o[24] => gpio_inst.LOANIO1_O24
gpio_loanio_loanio1_o[25] => gpio_inst.LOANIO1_O25
gpio_loanio_loanio1_o[26] => gpio_inst.LOANIO1_O26
gpio_loanio_loanio1_o[27] => gpio_inst.LOANIO1_O27
gpio_loanio_loanio1_o[28] => gpio_inst.LOANIO1_O28
gpio_loanio_loanio2_i[0] <= gpio_inst.LOANIO2_I
gpio_loanio_loanio2_i[1] <= gpio_inst.LOANIO2_I1
gpio_loanio_loanio2_i[2] <= gpio_inst.LOANIO2_I2
gpio_loanio_loanio2_i[3] <= gpio_inst.LOANIO2_I3
gpio_loanio_loanio2_i[4] <= gpio_inst.LOANIO2_I4
gpio_loanio_loanio2_i[5] <= gpio_inst.LOANIO2_I5
gpio_loanio_loanio2_i[6] <= gpio_inst.LOANIO2_I6
gpio_loanio_loanio2_i[7] <= gpio_inst.LOANIO2_I7
gpio_loanio_loanio2_i[8] <= gpio_inst.LOANIO2_I8
gpio_loanio_loanio2_oe[0] => gpio_inst.LOANIO2_OE
gpio_loanio_loanio2_oe[1] => gpio_inst.LOANIO2_OE1
gpio_loanio_loanio2_oe[2] => gpio_inst.LOANIO2_OE2
gpio_loanio_loanio2_oe[3] => gpio_inst.LOANIO2_OE3
gpio_loanio_loanio2_oe[4] => gpio_inst.LOANIO2_OE4
gpio_loanio_loanio2_oe[5] => gpio_inst.LOANIO2_OE5
gpio_loanio_loanio2_oe[6] => gpio_inst.LOANIO2_OE6
gpio_loanio_loanio2_oe[7] => gpio_inst.LOANIO2_OE7
gpio_loanio_loanio2_oe[8] => gpio_inst.LOANIO2_OE8
gpio_loanio_loanio2_o[0] => gpio_inst.LOANIO2_O
gpio_loanio_loanio2_o[1] => gpio_inst.LOANIO2_O1
gpio_loanio_loanio2_o[2] => gpio_inst.LOANIO2_O2
gpio_loanio_loanio2_o[3] => gpio_inst.LOANIO2_O3
gpio_loanio_loanio2_o[4] => gpio_inst.LOANIO2_O4
gpio_loanio_loanio2_o[5] => gpio_inst.LOANIO2_O5
gpio_loanio_loanio2_o[6] => gpio_inst.LOANIO2_O6
gpio_loanio_loanio2_o[7] => gpio_inst.LOANIO2_O7
gpio_loanio_loanio2_o[8] => gpio_inst.LOANIO2_O8
mem_a[0] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[1] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[2] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[3] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[4] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[5] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[6] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[7] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[8] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[9] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[10] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[11] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[12] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[13] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[14] <= hps_sdram:hps_sdram_inst.mem_a
mem_ba[0] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[1] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[2] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ck[0] <= hps_sdram:hps_sdram_inst.mem_ck
mem_ck_n[0] <= hps_sdram:hps_sdram_inst.mem_ck_n
mem_cke[0] <= hps_sdram:hps_sdram_inst.mem_cke
mem_cs_n[0] <= hps_sdram:hps_sdram_inst.mem_cs_n
mem_ras_n[0] <= hps_sdram:hps_sdram_inst.mem_ras_n
mem_cas_n[0] <= hps_sdram:hps_sdram_inst.mem_cas_n
mem_we_n[0] <= hps_sdram:hps_sdram_inst.mem_we_n
mem_reset_n[0] <= hps_sdram:hps_sdram_inst.mem_reset_n
mem_dq[0] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[1] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[2] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[3] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[4] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[5] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[6] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[7] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[8] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[9] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[10] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[11] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[12] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[13] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[14] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[15] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[16] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[17] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[18] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[19] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[20] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[21] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[22] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[23] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[24] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[25] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[26] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[27] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[28] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[29] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[30] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[31] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dqs[0] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[1] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[2] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[3] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs_n[0] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[1] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[2] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[3] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_odt[0] <= hps_sdram:hps_sdram_inst.mem_odt
mem_dm[0] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[1] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[2] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[3] <= hps_sdram:hps_sdram_inst.mem_dm
oct_rzqin[0] => oct_rzqin[0].IN1
hps_io_emac1_inst_TX_CLK[0] <= emac1_inst.O_EMAC_CLK_TX
hps_io_emac1_inst_TXD0[0] <= emac1_inst.O_EMAC_PHY_TXD
hps_io_emac1_inst_TXD1[0] <= emac1_inst.O_EMAC_PHY_TXD1
hps_io_emac1_inst_TXD2[0] <= emac1_inst.O_EMAC_PHY_TXD2
hps_io_emac1_inst_TXD3[0] <= emac1_inst.O_EMAC_PHY_TXD3
hps_io_emac1_inst_RXD0[0] => emac1_inst.I_EMAC_PHY_RXD
hps_io_emac1_inst_MDIO[0] <> hps_io_emac1_inst_MDIO[0]
hps_io_emac1_inst_MDC[0] <= emac1_inst.O_EMAC_GMII_MDC
hps_io_emac1_inst_RX_CTL[0] => emac1_inst.I_EMAC_PHY_RXDV
hps_io_emac1_inst_TX_CTL[0] <= emac1_inst.O_EMAC_PHY_TX_OE
hps_io_emac1_inst_RX_CLK[0] => emac1_inst.I_EMAC_CLK_RX
hps_io_emac1_inst_RXD1[0] => emac1_inst.I_EMAC_PHY_RXD1
hps_io_emac1_inst_RXD2[0] => emac1_inst.I_EMAC_PHY_RXD2
hps_io_emac1_inst_RXD3[0] => emac1_inst.I_EMAC_PHY_RXD3
hps_io_sdio_inst_CMD[0] <> hps_io_sdio_inst_CMD[0]
hps_io_sdio_inst_D0[0] <> hps_io_sdio_inst_D0[0]
hps_io_sdio_inst_D1[0] <> hps_io_sdio_inst_D1[0]
hps_io_sdio_inst_CLK[0] <= sdio_inst.O_SDMMC_CCLK
hps_io_sdio_inst_D2[0] <> hps_io_sdio_inst_D2[0]
hps_io_sdio_inst_D3[0] <> hps_io_sdio_inst_D3[0]
hps_io_usb1_inst_D0[0] <> hps_io_usb1_inst_D0[0]
hps_io_usb1_inst_D1[0] <> hps_io_usb1_inst_D1[0]
hps_io_usb1_inst_D2[0] <> hps_io_usb1_inst_D2[0]
hps_io_usb1_inst_D3[0] <> hps_io_usb1_inst_D3[0]
hps_io_usb1_inst_D4[0] <> hps_io_usb1_inst_D4[0]
hps_io_usb1_inst_D5[0] <> hps_io_usb1_inst_D5[0]
hps_io_usb1_inst_D6[0] <> hps_io_usb1_inst_D6[0]
hps_io_usb1_inst_D7[0] <> hps_io_usb1_inst_D7[0]
hps_io_usb1_inst_CLK[0] => usb1_inst.I_USB_ULPI_CLK
hps_io_usb1_inst_STP[0] <= usb1_inst.O_USB_ULPI_STP
hps_io_usb1_inst_DIR[0] => usb1_inst.I_USB_ULPI_DIR
hps_io_usb1_inst_NXT[0] => usb1_inst.I_USB_ULPI_NXT
hps_io_uart0_inst_RX[0] => uart0_inst.UARTRXD
hps_io_uart0_inst_TX[0] <= uart0_inst.UARTTXD
hps_io_i2c0_inst_SDA[0] <> hps_io_i2c0_inst_SDA[0]
hps_io_i2c0_inst_SCL[0] <> hps_io_i2c0_inst_SCL[0]
hps_io_gpio_inst_GPIO09[0] <> hps_io_gpio_inst_GPIO09[0]
hps_io_gpio_inst_GPIO35[0] <> hps_io_gpio_inst_GPIO35[0]
hps_io_gpio_inst_GPIO53[0] <> hps_io_gpio_inst_GPIO53[0]
hps_io_gpio_inst_GPIO61[0] <> hps_io_gpio_inst_GPIO61[0]
hps_io_gpio_inst_LOANIO40[0] <> hps_io_gpio_inst_LOANIO40[0]
hps_io_gpio_inst_LOANIO51[0] <> hps_io_gpio_inst_LOANIO51[0]
hps_io_gpio_inst_LOANIO52[0] <> hps_io_gpio_inst_LOANIO52[0]
hps_io_gpio_inst_LOANIO54[0] <> hps_io_gpio_inst_LOANIO54[0]
hps_io_gpio_inst_LOANIO64[0] <> hps_io_gpio_inst_LOANIO64[0]
hps_io_gpio_inst_LOANIO65[0] <> hps_io_gpio_inst_LOANIO65[0]


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN2
soft_reset_n => soft_reset_n.IN1
mem_a[0] <= hps_sdram_p0:p0.mem_a
mem_a[1] <= hps_sdram_p0:p0.mem_a
mem_a[2] <= hps_sdram_p0:p0.mem_a
mem_a[3] <= hps_sdram_p0:p0.mem_a
mem_a[4] <= hps_sdram_p0:p0.mem_a
mem_a[5] <= hps_sdram_p0:p0.mem_a
mem_a[6] <= hps_sdram_p0:p0.mem_a
mem_a[7] <= hps_sdram_p0:p0.mem_a
mem_a[8] <= hps_sdram_p0:p0.mem_a
mem_a[9] <= hps_sdram_p0:p0.mem_a
mem_a[10] <= hps_sdram_p0:p0.mem_a
mem_a[11] <= hps_sdram_p0:p0.mem_a
mem_a[12] <= hps_sdram_p0:p0.mem_a
mem_a[13] <= hps_sdram_p0:p0.mem_a
mem_a[14] <= hps_sdram_p0:p0.mem_a
mem_ba[0] <= hps_sdram_p0:p0.mem_ba
mem_ba[1] <= hps_sdram_p0:p0.mem_ba
mem_ba[2] <= hps_sdram_p0:p0.mem_ba
mem_ck[0] <= hps_sdram_p0:p0.mem_ck
mem_ck_n[0] <= hps_sdram_p0:p0.mem_ck_n
mem_cke[0] <= hps_sdram_p0:p0.mem_cke
mem_cs_n[0] <= hps_sdram_p0:p0.mem_cs_n
mem_dm[0] <= hps_sdram_p0:p0.mem_dm
mem_dm[1] <= hps_sdram_p0:p0.mem_dm
mem_dm[2] <= hps_sdram_p0:p0.mem_dm
mem_dm[3] <= hps_sdram_p0:p0.mem_dm
mem_ras_n[0] <= hps_sdram_p0:p0.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0:p0.mem_cas_n
mem_we_n[0] <= hps_sdram_p0:p0.mem_we_n
mem_reset_n <= hps_sdram_p0:p0.mem_reset_n
mem_dq[0] <> hps_sdram_p0:p0.mem_dq
mem_dq[1] <> hps_sdram_p0:p0.mem_dq
mem_dq[2] <> hps_sdram_p0:p0.mem_dq
mem_dq[3] <> hps_sdram_p0:p0.mem_dq
mem_dq[4] <> hps_sdram_p0:p0.mem_dq
mem_dq[5] <> hps_sdram_p0:p0.mem_dq
mem_dq[6] <> hps_sdram_p0:p0.mem_dq
mem_dq[7] <> hps_sdram_p0:p0.mem_dq
mem_dq[8] <> hps_sdram_p0:p0.mem_dq
mem_dq[9] <> hps_sdram_p0:p0.mem_dq
mem_dq[10] <> hps_sdram_p0:p0.mem_dq
mem_dq[11] <> hps_sdram_p0:p0.mem_dq
mem_dq[12] <> hps_sdram_p0:p0.mem_dq
mem_dq[13] <> hps_sdram_p0:p0.mem_dq
mem_dq[14] <> hps_sdram_p0:p0.mem_dq
mem_dq[15] <> hps_sdram_p0:p0.mem_dq
mem_dq[16] <> hps_sdram_p0:p0.mem_dq
mem_dq[17] <> hps_sdram_p0:p0.mem_dq
mem_dq[18] <> hps_sdram_p0:p0.mem_dq
mem_dq[19] <> hps_sdram_p0:p0.mem_dq
mem_dq[20] <> hps_sdram_p0:p0.mem_dq
mem_dq[21] <> hps_sdram_p0:p0.mem_dq
mem_dq[22] <> hps_sdram_p0:p0.mem_dq
mem_dq[23] <> hps_sdram_p0:p0.mem_dq
mem_dq[24] <> hps_sdram_p0:p0.mem_dq
mem_dq[25] <> hps_sdram_p0:p0.mem_dq
mem_dq[26] <> hps_sdram_p0:p0.mem_dq
mem_dq[27] <> hps_sdram_p0:p0.mem_dq
mem_dq[28] <> hps_sdram_p0:p0.mem_dq
mem_dq[29] <> hps_sdram_p0:p0.mem_dq
mem_dq[30] <> hps_sdram_p0:p0.mem_dq
mem_dq[31] <> hps_sdram_p0:p0.mem_dq
mem_dqs[0] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[1] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[2] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[3] <> hps_sdram_p0:p0.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0:p0.mem_dqs_n
mem_odt[0] <= hps_sdram_p0:p0.mem_odt
oct_rzqin => oct_rzqin.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
global_reset_n => ~NO_FANOUT~
pll_ref_clk => ~NO_FANOUT~
pll_mem_clk <= pll.CLK
pll_write_clk <= pll.CLK1
pll_write_clk_pre_phy_clk <= pll.CLK1
pll_addr_cmd_clk <= pll.CLK
pll_avl_clk <= pll.CLK
pll_config_clk <= pll.CLK
pll_locked <= <GND>
afi_clk <= pll.CLK
pll_mem_phy_clk <= pll.CLK
afi_phy_clk <= pll.CLK
pll_avl_phy_clk <= pll.CLK
afi_half_clk <= pll.CLK


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
global_reset_n => global_reset_n.IN1
soft_reset_n => comb.IN0
csr_soft_reset_req => comb.IN1
parallelterminationcontrol[0] => parallelterminationcontrol[0].IN1
parallelterminationcontrol[1] => parallelterminationcontrol[1].IN1
parallelterminationcontrol[2] => parallelterminationcontrol[2].IN1
parallelterminationcontrol[3] => parallelterminationcontrol[3].IN1
parallelterminationcontrol[4] => parallelterminationcontrol[4].IN1
parallelterminationcontrol[5] => parallelterminationcontrol[5].IN1
parallelterminationcontrol[6] => parallelterminationcontrol[6].IN1
parallelterminationcontrol[7] => parallelterminationcontrol[7].IN1
parallelterminationcontrol[8] => parallelterminationcontrol[8].IN1
parallelterminationcontrol[9] => parallelterminationcontrol[9].IN1
parallelterminationcontrol[10] => parallelterminationcontrol[10].IN1
parallelterminationcontrol[11] => parallelterminationcontrol[11].IN1
parallelterminationcontrol[12] => parallelterminationcontrol[12].IN1
parallelterminationcontrol[13] => parallelterminationcontrol[13].IN1
parallelterminationcontrol[14] => parallelterminationcontrol[14].IN1
parallelterminationcontrol[15] => parallelterminationcontrol[15].IN1
seriesterminationcontrol[0] => seriesterminationcontrol[0].IN1
seriesterminationcontrol[1] => seriesterminationcontrol[1].IN1
seriesterminationcontrol[2] => seriesterminationcontrol[2].IN1
seriesterminationcontrol[3] => seriesterminationcontrol[3].IN1
seriesterminationcontrol[4] => seriesterminationcontrol[4].IN1
seriesterminationcontrol[5] => seriesterminationcontrol[5].IN1
seriesterminationcontrol[6] => seriesterminationcontrol[6].IN1
seriesterminationcontrol[7] => seriesterminationcontrol[7].IN1
seriesterminationcontrol[8] => seriesterminationcontrol[8].IN1
seriesterminationcontrol[9] => seriesterminationcontrol[9].IN1
seriesterminationcontrol[10] => seriesterminationcontrol[10].IN1
seriesterminationcontrol[11] => seriesterminationcontrol[11].IN1
seriesterminationcontrol[12] => seriesterminationcontrol[12].IN1
seriesterminationcontrol[13] => seriesterminationcontrol[13].IN1
seriesterminationcontrol[14] => seriesterminationcontrol[14].IN1
seriesterminationcontrol[15] => seriesterminationcontrol[15].IN1
pll_mem_clk => pll_mem_clk.IN1
pll_write_clk => pll_dqs_ena_clk.IN2
pll_write_clk_pre_phy_clk => pll_write_clk_pre_phy_clk.IN1
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN1
afi_phy_clk => afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN1
pll_locked => pll_locked.IN1
dll_pll_locked <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_pll_locked
dll_delayctrl[0] => dll_delayctrl[0].IN1
dll_delayctrl[1] => dll_delayctrl[1].IN1
dll_delayctrl[2] => dll_delayctrl[2].IN1
dll_delayctrl[3] => dll_delayctrl[3].IN1
dll_delayctrl[4] => dll_delayctrl[4].IN1
dll_delayctrl[5] => dll_delayctrl[5].IN1
dll_delayctrl[6] => dll_delayctrl[6].IN1
dll_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_clk
ctl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_n
afi_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_reset_n
afi_reset_export_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_export_n
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_mem_clk_disable[0] => afi_mem_clk_disable[0].IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_dqs_burst[4] => afi_dqs_burst[4].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata[64] => afi_wdata[64].IN1
afi_wdata[65] => afi_wdata[65].IN1
afi_wdata[66] => afi_wdata[66].IN1
afi_wdata[67] => afi_wdata[67].IN1
afi_wdata[68] => afi_wdata[68].IN1
afi_wdata[69] => afi_wdata[69].IN1
afi_wdata[70] => afi_wdata[70].IN1
afi_wdata[71] => afi_wdata[71].IN1
afi_wdata[72] => afi_wdata[72].IN1
afi_wdata[73] => afi_wdata[73].IN1
afi_wdata[74] => afi_wdata[74].IN1
afi_wdata[75] => afi_wdata[75].IN1
afi_wdata[76] => afi_wdata[76].IN1
afi_wdata[77] => afi_wdata[77].IN1
afi_wdata[78] => afi_wdata[78].IN1
afi_wdata[79] => afi_wdata[79].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_wdata_valid[4] => afi_wdata_valid[4].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_dm[8] => afi_dm[8].IN1
afi_dm[9] => afi_dm[9].IN1
afi_rdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_en[2] => afi_rdata_en[2].IN1
afi_rdata_en[3] => afi_rdata_en[3].IN1
afi_rdata_en[4] => afi_rdata_en[4].IN1
afi_rdata_en_full[0] => afi_rdata_en_full[0].IN1
afi_rdata_en_full[1] => afi_rdata_en_full[1].IN1
afi_rdata_en_full[2] => afi_rdata_en_full[2].IN1
afi_rdata_en_full[3] => afi_rdata_en_full[3].IN1
afi_rdata_en_full[4] => afi_rdata_en_full[4].IN1
afi_rdata_valid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata_valid
afi_cal_success <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_success
afi_cal_fail <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_fail
afi_wlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_rlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
avl_read => avl_read.IN1
avl_write => avl_write.IN1
avl_address[0] => avl_address[0].IN1
avl_address[1] => avl_address[1].IN1
avl_address[2] => avl_address[2].IN1
avl_address[3] => avl_address[3].IN1
avl_address[4] => avl_address[4].IN1
avl_address[5] => avl_address[5].IN1
avl_address[6] => avl_address[6].IN1
avl_address[7] => avl_address[7].IN1
avl_address[8] => avl_address[8].IN1
avl_address[9] => avl_address[9].IN1
avl_address[10] => avl_address[10].IN1
avl_address[11] => avl_address[11].IN1
avl_address[12] => avl_address[12].IN1
avl_address[13] => avl_address[13].IN1
avl_address[14] => avl_address[14].IN1
avl_address[15] => avl_address[15].IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_waitrequest <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_waitrequest
avl_readdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
cfg_addlat[0] => cfg_addlat[0].IN1
cfg_addlat[1] => cfg_addlat[1].IN1
cfg_addlat[2] => cfg_addlat[2].IN1
cfg_addlat[3] => cfg_addlat[3].IN1
cfg_addlat[4] => cfg_addlat[4].IN1
cfg_addlat[5] => cfg_addlat[5].IN1
cfg_addlat[6] => cfg_addlat[6].IN1
cfg_addlat[7] => cfg_addlat[7].IN1
cfg_bankaddrwidth[0] => cfg_bankaddrwidth[0].IN1
cfg_bankaddrwidth[1] => cfg_bankaddrwidth[1].IN1
cfg_bankaddrwidth[2] => cfg_bankaddrwidth[2].IN1
cfg_bankaddrwidth[3] => cfg_bankaddrwidth[3].IN1
cfg_bankaddrwidth[4] => cfg_bankaddrwidth[4].IN1
cfg_bankaddrwidth[5] => cfg_bankaddrwidth[5].IN1
cfg_bankaddrwidth[6] => cfg_bankaddrwidth[6].IN1
cfg_bankaddrwidth[7] => cfg_bankaddrwidth[7].IN1
cfg_caswrlat[0] => cfg_caswrlat[0].IN1
cfg_caswrlat[1] => cfg_caswrlat[1].IN1
cfg_caswrlat[2] => cfg_caswrlat[2].IN1
cfg_caswrlat[3] => cfg_caswrlat[3].IN1
cfg_caswrlat[4] => cfg_caswrlat[4].IN1
cfg_caswrlat[5] => cfg_caswrlat[5].IN1
cfg_caswrlat[6] => cfg_caswrlat[6].IN1
cfg_caswrlat[7] => cfg_caswrlat[7].IN1
cfg_coladdrwidth[0] => cfg_coladdrwidth[0].IN1
cfg_coladdrwidth[1] => cfg_coladdrwidth[1].IN1
cfg_coladdrwidth[2] => cfg_coladdrwidth[2].IN1
cfg_coladdrwidth[3] => cfg_coladdrwidth[3].IN1
cfg_coladdrwidth[4] => cfg_coladdrwidth[4].IN1
cfg_coladdrwidth[5] => cfg_coladdrwidth[5].IN1
cfg_coladdrwidth[6] => cfg_coladdrwidth[6].IN1
cfg_coladdrwidth[7] => cfg_coladdrwidth[7].IN1
cfg_csaddrwidth[0] => cfg_csaddrwidth[0].IN1
cfg_csaddrwidth[1] => cfg_csaddrwidth[1].IN1
cfg_csaddrwidth[2] => cfg_csaddrwidth[2].IN1
cfg_csaddrwidth[3] => cfg_csaddrwidth[3].IN1
cfg_csaddrwidth[4] => cfg_csaddrwidth[4].IN1
cfg_csaddrwidth[5] => cfg_csaddrwidth[5].IN1
cfg_csaddrwidth[6] => cfg_csaddrwidth[6].IN1
cfg_csaddrwidth[7] => cfg_csaddrwidth[7].IN1
cfg_devicewidth[0] => cfg_devicewidth[0].IN1
cfg_devicewidth[1] => cfg_devicewidth[1].IN1
cfg_devicewidth[2] => cfg_devicewidth[2].IN1
cfg_devicewidth[3] => cfg_devicewidth[3].IN1
cfg_devicewidth[4] => cfg_devicewidth[4].IN1
cfg_devicewidth[5] => cfg_devicewidth[5].IN1
cfg_devicewidth[6] => cfg_devicewidth[6].IN1
cfg_devicewidth[7] => cfg_devicewidth[7].IN1
cfg_dramconfig[0] => cfg_dramconfig[0].IN1
cfg_dramconfig[1] => cfg_dramconfig[1].IN1
cfg_dramconfig[2] => cfg_dramconfig[2].IN1
cfg_dramconfig[3] => cfg_dramconfig[3].IN1
cfg_dramconfig[4] => cfg_dramconfig[4].IN1
cfg_dramconfig[5] => cfg_dramconfig[5].IN1
cfg_dramconfig[6] => cfg_dramconfig[6].IN1
cfg_dramconfig[7] => cfg_dramconfig[7].IN1
cfg_dramconfig[8] => cfg_dramconfig[8].IN1
cfg_dramconfig[9] => cfg_dramconfig[9].IN1
cfg_dramconfig[10] => cfg_dramconfig[10].IN1
cfg_dramconfig[11] => cfg_dramconfig[11].IN1
cfg_dramconfig[12] => cfg_dramconfig[12].IN1
cfg_dramconfig[13] => cfg_dramconfig[13].IN1
cfg_dramconfig[14] => cfg_dramconfig[14].IN1
cfg_dramconfig[15] => cfg_dramconfig[15].IN1
cfg_dramconfig[16] => cfg_dramconfig[16].IN1
cfg_dramconfig[17] => cfg_dramconfig[17].IN1
cfg_dramconfig[18] => cfg_dramconfig[18].IN1
cfg_dramconfig[19] => cfg_dramconfig[19].IN1
cfg_dramconfig[20] => cfg_dramconfig[20].IN1
cfg_dramconfig[21] => cfg_dramconfig[21].IN1
cfg_dramconfig[22] => cfg_dramconfig[22].IN1
cfg_dramconfig[23] => cfg_dramconfig[23].IN1
cfg_interfacewidth[0] => cfg_interfacewidth[0].IN1
cfg_interfacewidth[1] => cfg_interfacewidth[1].IN1
cfg_interfacewidth[2] => cfg_interfacewidth[2].IN1
cfg_interfacewidth[3] => cfg_interfacewidth[3].IN1
cfg_interfacewidth[4] => cfg_interfacewidth[4].IN1
cfg_interfacewidth[5] => cfg_interfacewidth[5].IN1
cfg_interfacewidth[6] => cfg_interfacewidth[6].IN1
cfg_interfacewidth[7] => cfg_interfacewidth[7].IN1
cfg_rowaddrwidth[0] => cfg_rowaddrwidth[0].IN1
cfg_rowaddrwidth[1] => cfg_rowaddrwidth[1].IN1
cfg_rowaddrwidth[2] => cfg_rowaddrwidth[2].IN1
cfg_rowaddrwidth[3] => cfg_rowaddrwidth[3].IN1
cfg_rowaddrwidth[4] => cfg_rowaddrwidth[4].IN1
cfg_rowaddrwidth[5] => cfg_rowaddrwidth[5].IN1
cfg_rowaddrwidth[6] => cfg_rowaddrwidth[6].IN1
cfg_rowaddrwidth[7] => cfg_rowaddrwidth[7].IN1
cfg_tcl[0] => cfg_tcl[0].IN1
cfg_tcl[1] => cfg_tcl[1].IN1
cfg_tcl[2] => cfg_tcl[2].IN1
cfg_tcl[3] => cfg_tcl[3].IN1
cfg_tcl[4] => cfg_tcl[4].IN1
cfg_tcl[5] => cfg_tcl[5].IN1
cfg_tcl[6] => cfg_tcl[6].IN1
cfg_tcl[7] => cfg_tcl[7].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_tmrd[3] => cfg_tmrd[3].IN1
cfg_tmrd[4] => cfg_tmrd[4].IN1
cfg_tmrd[5] => cfg_tmrd[5].IN1
cfg_tmrd[6] => cfg_tmrd[6].IN1
cfg_tmrd[7] => cfg_tmrd[7].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trefi[14] => cfg_trefi[14].IN1
cfg_trefi[15] => cfg_trefi[15].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twr[5] => cfg_twr[5].IN1
cfg_twr[6] => cfg_twr[6].IN1
cfg_twr[7] => cfg_twr[7].IN1
io_intaddrdout[0] => io_intaddrdout[0].IN1
io_intaddrdout[1] => io_intaddrdout[1].IN1
io_intaddrdout[2] => io_intaddrdout[2].IN1
io_intaddrdout[3] => io_intaddrdout[3].IN1
io_intaddrdout[4] => io_intaddrdout[4].IN1
io_intaddrdout[5] => io_intaddrdout[5].IN1
io_intaddrdout[6] => io_intaddrdout[6].IN1
io_intaddrdout[7] => io_intaddrdout[7].IN1
io_intaddrdout[8] => io_intaddrdout[8].IN1
io_intaddrdout[9] => io_intaddrdout[9].IN1
io_intaddrdout[10] => io_intaddrdout[10].IN1
io_intaddrdout[11] => io_intaddrdout[11].IN1
io_intaddrdout[12] => io_intaddrdout[12].IN1
io_intaddrdout[13] => io_intaddrdout[13].IN1
io_intaddrdout[14] => io_intaddrdout[14].IN1
io_intaddrdout[15] => io_intaddrdout[15].IN1
io_intaddrdout[16] => io_intaddrdout[16].IN1
io_intaddrdout[17] => io_intaddrdout[17].IN1
io_intaddrdout[18] => io_intaddrdout[18].IN1
io_intaddrdout[19] => io_intaddrdout[19].IN1
io_intaddrdout[20] => io_intaddrdout[20].IN1
io_intaddrdout[21] => io_intaddrdout[21].IN1
io_intaddrdout[22] => io_intaddrdout[22].IN1
io_intaddrdout[23] => io_intaddrdout[23].IN1
io_intaddrdout[24] => io_intaddrdout[24].IN1
io_intaddrdout[25] => io_intaddrdout[25].IN1
io_intaddrdout[26] => io_intaddrdout[26].IN1
io_intaddrdout[27] => io_intaddrdout[27].IN1
io_intaddrdout[28] => io_intaddrdout[28].IN1
io_intaddrdout[29] => io_intaddrdout[29].IN1
io_intaddrdout[30] => io_intaddrdout[30].IN1
io_intaddrdout[31] => io_intaddrdout[31].IN1
io_intaddrdout[32] => io_intaddrdout[32].IN1
io_intaddrdout[33] => io_intaddrdout[33].IN1
io_intaddrdout[34] => io_intaddrdout[34].IN1
io_intaddrdout[35] => io_intaddrdout[35].IN1
io_intaddrdout[36] => io_intaddrdout[36].IN1
io_intaddrdout[37] => io_intaddrdout[37].IN1
io_intaddrdout[38] => io_intaddrdout[38].IN1
io_intaddrdout[39] => io_intaddrdout[39].IN1
io_intaddrdout[40] => io_intaddrdout[40].IN1
io_intaddrdout[41] => io_intaddrdout[41].IN1
io_intaddrdout[42] => io_intaddrdout[42].IN1
io_intaddrdout[43] => io_intaddrdout[43].IN1
io_intaddrdout[44] => io_intaddrdout[44].IN1
io_intaddrdout[45] => io_intaddrdout[45].IN1
io_intaddrdout[46] => io_intaddrdout[46].IN1
io_intaddrdout[47] => io_intaddrdout[47].IN1
io_intaddrdout[48] => io_intaddrdout[48].IN1
io_intaddrdout[49] => io_intaddrdout[49].IN1
io_intaddrdout[50] => io_intaddrdout[50].IN1
io_intaddrdout[51] => io_intaddrdout[51].IN1
io_intaddrdout[52] => io_intaddrdout[52].IN1
io_intaddrdout[53] => io_intaddrdout[53].IN1
io_intaddrdout[54] => io_intaddrdout[54].IN1
io_intaddrdout[55] => io_intaddrdout[55].IN1
io_intaddrdout[56] => io_intaddrdout[56].IN1
io_intaddrdout[57] => io_intaddrdout[57].IN1
io_intaddrdout[58] => io_intaddrdout[58].IN1
io_intaddrdout[59] => io_intaddrdout[59].IN1
io_intaddrdout[60] => io_intaddrdout[60].IN1
io_intaddrdout[61] => io_intaddrdout[61].IN1
io_intaddrdout[62] => io_intaddrdout[62].IN1
io_intaddrdout[63] => io_intaddrdout[63].IN1
io_intbadout[0] => io_intbadout[0].IN1
io_intbadout[1] => io_intbadout[1].IN1
io_intbadout[2] => io_intbadout[2].IN1
io_intbadout[3] => io_intbadout[3].IN1
io_intbadout[4] => io_intbadout[4].IN1
io_intbadout[5] => io_intbadout[5].IN1
io_intbadout[6] => io_intbadout[6].IN1
io_intbadout[7] => io_intbadout[7].IN1
io_intbadout[8] => io_intbadout[8].IN1
io_intbadout[9] => io_intbadout[9].IN1
io_intbadout[10] => io_intbadout[10].IN1
io_intbadout[11] => io_intbadout[11].IN1
io_intcasndout[0] => io_intcasndout[0].IN1
io_intcasndout[1] => io_intcasndout[1].IN1
io_intcasndout[2] => io_intcasndout[2].IN1
io_intcasndout[3] => io_intcasndout[3].IN1
io_intckdout[0] => io_intckdout[0].IN1
io_intckdout[1] => io_intckdout[1].IN1
io_intckdout[2] => io_intckdout[2].IN1
io_intckdout[3] => io_intckdout[3].IN1
io_intckedout[0] => io_intckedout[0].IN1
io_intckedout[1] => io_intckedout[1].IN1
io_intckedout[2] => io_intckedout[2].IN1
io_intckedout[3] => io_intckedout[3].IN1
io_intckedout[4] => io_intckedout[4].IN1
io_intckedout[5] => io_intckedout[5].IN1
io_intckedout[6] => io_intckedout[6].IN1
io_intckedout[7] => io_intckedout[7].IN1
io_intckndout[0] => io_intckndout[0].IN1
io_intckndout[1] => io_intckndout[1].IN1
io_intckndout[2] => io_intckndout[2].IN1
io_intckndout[3] => io_intckndout[3].IN1
io_intcsndout[0] => io_intcsndout[0].IN1
io_intcsndout[1] => io_intcsndout[1].IN1
io_intcsndout[2] => io_intcsndout[2].IN1
io_intcsndout[3] => io_intcsndout[3].IN1
io_intcsndout[4] => io_intcsndout[4].IN1
io_intcsndout[5] => io_intcsndout[5].IN1
io_intcsndout[6] => io_intcsndout[6].IN1
io_intcsndout[7] => io_intcsndout[7].IN1
io_intdmdout[0] => io_intdmdout[0].IN1
io_intdmdout[1] => io_intdmdout[1].IN1
io_intdmdout[2] => io_intdmdout[2].IN1
io_intdmdout[3] => io_intdmdout[3].IN1
io_intdmdout[4] => io_intdmdout[4].IN1
io_intdmdout[5] => io_intdmdout[5].IN1
io_intdmdout[6] => io_intdmdout[6].IN1
io_intdmdout[7] => io_intdmdout[7].IN1
io_intdmdout[8] => io_intdmdout[8].IN1
io_intdmdout[9] => io_intdmdout[9].IN1
io_intdmdout[10] => io_intdmdout[10].IN1
io_intdmdout[11] => io_intdmdout[11].IN1
io_intdmdout[12] => io_intdmdout[12].IN1
io_intdmdout[13] => io_intdmdout[13].IN1
io_intdmdout[14] => io_intdmdout[14].IN1
io_intdmdout[15] => io_intdmdout[15].IN1
io_intdmdout[16] => io_intdmdout[16].IN1
io_intdmdout[17] => io_intdmdout[17].IN1
io_intdmdout[18] => io_intdmdout[18].IN1
io_intdmdout[19] => io_intdmdout[19].IN1
io_intdqdin[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[80] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[81] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[82] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[83] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[84] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[85] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[86] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[87] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[88] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[89] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[90] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[91] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[92] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[93] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[94] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[95] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[96] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[97] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[98] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[99] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[100] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[101] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[102] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[103] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[104] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[105] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[106] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[107] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[108] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[109] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[110] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[111] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[112] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[113] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[114] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[115] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[116] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[117] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[118] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[119] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[120] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[121] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[122] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[123] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[124] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[125] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[126] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[127] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[128] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[129] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[130] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[131] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[132] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[133] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[134] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[135] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[136] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[137] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[138] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[139] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[140] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[141] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[142] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[143] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[144] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[145] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[146] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[147] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[148] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[149] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[150] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[151] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[152] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[153] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[154] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[155] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[156] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[157] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[158] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[159] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[160] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[161] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[162] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[163] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[164] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[165] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[166] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[167] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[168] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[169] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[170] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[171] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[172] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[173] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[174] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[175] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[176] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[177] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[178] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[179] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdout[0] => io_intdqdout[0].IN1
io_intdqdout[1] => io_intdqdout[1].IN1
io_intdqdout[2] => io_intdqdout[2].IN1
io_intdqdout[3] => io_intdqdout[3].IN1
io_intdqdout[4] => io_intdqdout[4].IN1
io_intdqdout[5] => io_intdqdout[5].IN1
io_intdqdout[6] => io_intdqdout[6].IN1
io_intdqdout[7] => io_intdqdout[7].IN1
io_intdqdout[8] => io_intdqdout[8].IN1
io_intdqdout[9] => io_intdqdout[9].IN1
io_intdqdout[10] => io_intdqdout[10].IN1
io_intdqdout[11] => io_intdqdout[11].IN1
io_intdqdout[12] => io_intdqdout[12].IN1
io_intdqdout[13] => io_intdqdout[13].IN1
io_intdqdout[14] => io_intdqdout[14].IN1
io_intdqdout[15] => io_intdqdout[15].IN1
io_intdqdout[16] => io_intdqdout[16].IN1
io_intdqdout[17] => io_intdqdout[17].IN1
io_intdqdout[18] => io_intdqdout[18].IN1
io_intdqdout[19] => io_intdqdout[19].IN1
io_intdqdout[20] => io_intdqdout[20].IN1
io_intdqdout[21] => io_intdqdout[21].IN1
io_intdqdout[22] => io_intdqdout[22].IN1
io_intdqdout[23] => io_intdqdout[23].IN1
io_intdqdout[24] => io_intdqdout[24].IN1
io_intdqdout[25] => io_intdqdout[25].IN1
io_intdqdout[26] => io_intdqdout[26].IN1
io_intdqdout[27] => io_intdqdout[27].IN1
io_intdqdout[28] => io_intdqdout[28].IN1
io_intdqdout[29] => io_intdqdout[29].IN1
io_intdqdout[30] => io_intdqdout[30].IN1
io_intdqdout[31] => io_intdqdout[31].IN1
io_intdqdout[32] => io_intdqdout[32].IN1
io_intdqdout[33] => io_intdqdout[33].IN1
io_intdqdout[34] => io_intdqdout[34].IN1
io_intdqdout[35] => io_intdqdout[35].IN1
io_intdqdout[36] => io_intdqdout[36].IN1
io_intdqdout[37] => io_intdqdout[37].IN1
io_intdqdout[38] => io_intdqdout[38].IN1
io_intdqdout[39] => io_intdqdout[39].IN1
io_intdqdout[40] => io_intdqdout[40].IN1
io_intdqdout[41] => io_intdqdout[41].IN1
io_intdqdout[42] => io_intdqdout[42].IN1
io_intdqdout[43] => io_intdqdout[43].IN1
io_intdqdout[44] => io_intdqdout[44].IN1
io_intdqdout[45] => io_intdqdout[45].IN1
io_intdqdout[46] => io_intdqdout[46].IN1
io_intdqdout[47] => io_intdqdout[47].IN1
io_intdqdout[48] => io_intdqdout[48].IN1
io_intdqdout[49] => io_intdqdout[49].IN1
io_intdqdout[50] => io_intdqdout[50].IN1
io_intdqdout[51] => io_intdqdout[51].IN1
io_intdqdout[52] => io_intdqdout[52].IN1
io_intdqdout[53] => io_intdqdout[53].IN1
io_intdqdout[54] => io_intdqdout[54].IN1
io_intdqdout[55] => io_intdqdout[55].IN1
io_intdqdout[56] => io_intdqdout[56].IN1
io_intdqdout[57] => io_intdqdout[57].IN1
io_intdqdout[58] => io_intdqdout[58].IN1
io_intdqdout[59] => io_intdqdout[59].IN1
io_intdqdout[60] => io_intdqdout[60].IN1
io_intdqdout[61] => io_intdqdout[61].IN1
io_intdqdout[62] => io_intdqdout[62].IN1
io_intdqdout[63] => io_intdqdout[63].IN1
io_intdqdout[64] => io_intdqdout[64].IN1
io_intdqdout[65] => io_intdqdout[65].IN1
io_intdqdout[66] => io_intdqdout[66].IN1
io_intdqdout[67] => io_intdqdout[67].IN1
io_intdqdout[68] => io_intdqdout[68].IN1
io_intdqdout[69] => io_intdqdout[69].IN1
io_intdqdout[70] => io_intdqdout[70].IN1
io_intdqdout[71] => io_intdqdout[71].IN1
io_intdqdout[72] => io_intdqdout[72].IN1
io_intdqdout[73] => io_intdqdout[73].IN1
io_intdqdout[74] => io_intdqdout[74].IN1
io_intdqdout[75] => io_intdqdout[75].IN1
io_intdqdout[76] => io_intdqdout[76].IN1
io_intdqdout[77] => io_intdqdout[77].IN1
io_intdqdout[78] => io_intdqdout[78].IN1
io_intdqdout[79] => io_intdqdout[79].IN1
io_intdqdout[80] => io_intdqdout[80].IN1
io_intdqdout[81] => io_intdqdout[81].IN1
io_intdqdout[82] => io_intdqdout[82].IN1
io_intdqdout[83] => io_intdqdout[83].IN1
io_intdqdout[84] => io_intdqdout[84].IN1
io_intdqdout[85] => io_intdqdout[85].IN1
io_intdqdout[86] => io_intdqdout[86].IN1
io_intdqdout[87] => io_intdqdout[87].IN1
io_intdqdout[88] => io_intdqdout[88].IN1
io_intdqdout[89] => io_intdqdout[89].IN1
io_intdqdout[90] => io_intdqdout[90].IN1
io_intdqdout[91] => io_intdqdout[91].IN1
io_intdqdout[92] => io_intdqdout[92].IN1
io_intdqdout[93] => io_intdqdout[93].IN1
io_intdqdout[94] => io_intdqdout[94].IN1
io_intdqdout[95] => io_intdqdout[95].IN1
io_intdqdout[96] => io_intdqdout[96].IN1
io_intdqdout[97] => io_intdqdout[97].IN1
io_intdqdout[98] => io_intdqdout[98].IN1
io_intdqdout[99] => io_intdqdout[99].IN1
io_intdqdout[100] => io_intdqdout[100].IN1
io_intdqdout[101] => io_intdqdout[101].IN1
io_intdqdout[102] => io_intdqdout[102].IN1
io_intdqdout[103] => io_intdqdout[103].IN1
io_intdqdout[104] => io_intdqdout[104].IN1
io_intdqdout[105] => io_intdqdout[105].IN1
io_intdqdout[106] => io_intdqdout[106].IN1
io_intdqdout[107] => io_intdqdout[107].IN1
io_intdqdout[108] => io_intdqdout[108].IN1
io_intdqdout[109] => io_intdqdout[109].IN1
io_intdqdout[110] => io_intdqdout[110].IN1
io_intdqdout[111] => io_intdqdout[111].IN1
io_intdqdout[112] => io_intdqdout[112].IN1
io_intdqdout[113] => io_intdqdout[113].IN1
io_intdqdout[114] => io_intdqdout[114].IN1
io_intdqdout[115] => io_intdqdout[115].IN1
io_intdqdout[116] => io_intdqdout[116].IN1
io_intdqdout[117] => io_intdqdout[117].IN1
io_intdqdout[118] => io_intdqdout[118].IN1
io_intdqdout[119] => io_intdqdout[119].IN1
io_intdqdout[120] => io_intdqdout[120].IN1
io_intdqdout[121] => io_intdqdout[121].IN1
io_intdqdout[122] => io_intdqdout[122].IN1
io_intdqdout[123] => io_intdqdout[123].IN1
io_intdqdout[124] => io_intdqdout[124].IN1
io_intdqdout[125] => io_intdqdout[125].IN1
io_intdqdout[126] => io_intdqdout[126].IN1
io_intdqdout[127] => io_intdqdout[127].IN1
io_intdqdout[128] => io_intdqdout[128].IN1
io_intdqdout[129] => io_intdqdout[129].IN1
io_intdqdout[130] => io_intdqdout[130].IN1
io_intdqdout[131] => io_intdqdout[131].IN1
io_intdqdout[132] => io_intdqdout[132].IN1
io_intdqdout[133] => io_intdqdout[133].IN1
io_intdqdout[134] => io_intdqdout[134].IN1
io_intdqdout[135] => io_intdqdout[135].IN1
io_intdqdout[136] => io_intdqdout[136].IN1
io_intdqdout[137] => io_intdqdout[137].IN1
io_intdqdout[138] => io_intdqdout[138].IN1
io_intdqdout[139] => io_intdqdout[139].IN1
io_intdqdout[140] => io_intdqdout[140].IN1
io_intdqdout[141] => io_intdqdout[141].IN1
io_intdqdout[142] => io_intdqdout[142].IN1
io_intdqdout[143] => io_intdqdout[143].IN1
io_intdqdout[144] => io_intdqdout[144].IN1
io_intdqdout[145] => io_intdqdout[145].IN1
io_intdqdout[146] => io_intdqdout[146].IN1
io_intdqdout[147] => io_intdqdout[147].IN1
io_intdqdout[148] => io_intdqdout[148].IN1
io_intdqdout[149] => io_intdqdout[149].IN1
io_intdqdout[150] => io_intdqdout[150].IN1
io_intdqdout[151] => io_intdqdout[151].IN1
io_intdqdout[152] => io_intdqdout[152].IN1
io_intdqdout[153] => io_intdqdout[153].IN1
io_intdqdout[154] => io_intdqdout[154].IN1
io_intdqdout[155] => io_intdqdout[155].IN1
io_intdqdout[156] => io_intdqdout[156].IN1
io_intdqdout[157] => io_intdqdout[157].IN1
io_intdqdout[158] => io_intdqdout[158].IN1
io_intdqdout[159] => io_intdqdout[159].IN1
io_intdqdout[160] => io_intdqdout[160].IN1
io_intdqdout[161] => io_intdqdout[161].IN1
io_intdqdout[162] => io_intdqdout[162].IN1
io_intdqdout[163] => io_intdqdout[163].IN1
io_intdqdout[164] => io_intdqdout[164].IN1
io_intdqdout[165] => io_intdqdout[165].IN1
io_intdqdout[166] => io_intdqdout[166].IN1
io_intdqdout[167] => io_intdqdout[167].IN1
io_intdqdout[168] => io_intdqdout[168].IN1
io_intdqdout[169] => io_intdqdout[169].IN1
io_intdqdout[170] => io_intdqdout[170].IN1
io_intdqdout[171] => io_intdqdout[171].IN1
io_intdqdout[172] => io_intdqdout[172].IN1
io_intdqdout[173] => io_intdqdout[173].IN1
io_intdqdout[174] => io_intdqdout[174].IN1
io_intdqdout[175] => io_intdqdout[175].IN1
io_intdqdout[176] => io_intdqdout[176].IN1
io_intdqdout[177] => io_intdqdout[177].IN1
io_intdqdout[178] => io_intdqdout[178].IN1
io_intdqdout[179] => io_intdqdout[179].IN1
io_intdqoe[0] => io_intdqoe[0].IN1
io_intdqoe[1] => io_intdqoe[1].IN1
io_intdqoe[2] => io_intdqoe[2].IN1
io_intdqoe[3] => io_intdqoe[3].IN1
io_intdqoe[4] => io_intdqoe[4].IN1
io_intdqoe[5] => io_intdqoe[5].IN1
io_intdqoe[6] => io_intdqoe[6].IN1
io_intdqoe[7] => io_intdqoe[7].IN1
io_intdqoe[8] => io_intdqoe[8].IN1
io_intdqoe[9] => io_intdqoe[9].IN1
io_intdqoe[10] => io_intdqoe[10].IN1
io_intdqoe[11] => io_intdqoe[11].IN1
io_intdqoe[12] => io_intdqoe[12].IN1
io_intdqoe[13] => io_intdqoe[13].IN1
io_intdqoe[14] => io_intdqoe[14].IN1
io_intdqoe[15] => io_intdqoe[15].IN1
io_intdqoe[16] => io_intdqoe[16].IN1
io_intdqoe[17] => io_intdqoe[17].IN1
io_intdqoe[18] => io_intdqoe[18].IN1
io_intdqoe[19] => io_intdqoe[19].IN1
io_intdqoe[20] => io_intdqoe[20].IN1
io_intdqoe[21] => io_intdqoe[21].IN1
io_intdqoe[22] => io_intdqoe[22].IN1
io_intdqoe[23] => io_intdqoe[23].IN1
io_intdqoe[24] => io_intdqoe[24].IN1
io_intdqoe[25] => io_intdqoe[25].IN1
io_intdqoe[26] => io_intdqoe[26].IN1
io_intdqoe[27] => io_intdqoe[27].IN1
io_intdqoe[28] => io_intdqoe[28].IN1
io_intdqoe[29] => io_intdqoe[29].IN1
io_intdqoe[30] => io_intdqoe[30].IN1
io_intdqoe[31] => io_intdqoe[31].IN1
io_intdqoe[32] => io_intdqoe[32].IN1
io_intdqoe[33] => io_intdqoe[33].IN1
io_intdqoe[34] => io_intdqoe[34].IN1
io_intdqoe[35] => io_intdqoe[35].IN1
io_intdqoe[36] => io_intdqoe[36].IN1
io_intdqoe[37] => io_intdqoe[37].IN1
io_intdqoe[38] => io_intdqoe[38].IN1
io_intdqoe[39] => io_intdqoe[39].IN1
io_intdqoe[40] => io_intdqoe[40].IN1
io_intdqoe[41] => io_intdqoe[41].IN1
io_intdqoe[42] => io_intdqoe[42].IN1
io_intdqoe[43] => io_intdqoe[43].IN1
io_intdqoe[44] => io_intdqoe[44].IN1
io_intdqoe[45] => io_intdqoe[45].IN1
io_intdqoe[46] => io_intdqoe[46].IN1
io_intdqoe[47] => io_intdqoe[47].IN1
io_intdqoe[48] => io_intdqoe[48].IN1
io_intdqoe[49] => io_intdqoe[49].IN1
io_intdqoe[50] => io_intdqoe[50].IN1
io_intdqoe[51] => io_intdqoe[51].IN1
io_intdqoe[52] => io_intdqoe[52].IN1
io_intdqoe[53] => io_intdqoe[53].IN1
io_intdqoe[54] => io_intdqoe[54].IN1
io_intdqoe[55] => io_intdqoe[55].IN1
io_intdqoe[56] => io_intdqoe[56].IN1
io_intdqoe[57] => io_intdqoe[57].IN1
io_intdqoe[58] => io_intdqoe[58].IN1
io_intdqoe[59] => io_intdqoe[59].IN1
io_intdqoe[60] => io_intdqoe[60].IN1
io_intdqoe[61] => io_intdqoe[61].IN1
io_intdqoe[62] => io_intdqoe[62].IN1
io_intdqoe[63] => io_intdqoe[63].IN1
io_intdqoe[64] => io_intdqoe[64].IN1
io_intdqoe[65] => io_intdqoe[65].IN1
io_intdqoe[66] => io_intdqoe[66].IN1
io_intdqoe[67] => io_intdqoe[67].IN1
io_intdqoe[68] => io_intdqoe[68].IN1
io_intdqoe[69] => io_intdqoe[69].IN1
io_intdqoe[70] => io_intdqoe[70].IN1
io_intdqoe[71] => io_intdqoe[71].IN1
io_intdqoe[72] => io_intdqoe[72].IN1
io_intdqoe[73] => io_intdqoe[73].IN1
io_intdqoe[74] => io_intdqoe[74].IN1
io_intdqoe[75] => io_intdqoe[75].IN1
io_intdqoe[76] => io_intdqoe[76].IN1
io_intdqoe[77] => io_intdqoe[77].IN1
io_intdqoe[78] => io_intdqoe[78].IN1
io_intdqoe[79] => io_intdqoe[79].IN1
io_intdqoe[80] => io_intdqoe[80].IN1
io_intdqoe[81] => io_intdqoe[81].IN1
io_intdqoe[82] => io_intdqoe[82].IN1
io_intdqoe[83] => io_intdqoe[83].IN1
io_intdqoe[84] => io_intdqoe[84].IN1
io_intdqoe[85] => io_intdqoe[85].IN1
io_intdqoe[86] => io_intdqoe[86].IN1
io_intdqoe[87] => io_intdqoe[87].IN1
io_intdqoe[88] => io_intdqoe[88].IN1
io_intdqoe[89] => io_intdqoe[89].IN1
io_intdqsbdout[0] => io_intdqsbdout[0].IN1
io_intdqsbdout[1] => io_intdqsbdout[1].IN1
io_intdqsbdout[2] => io_intdqsbdout[2].IN1
io_intdqsbdout[3] => io_intdqsbdout[3].IN1
io_intdqsbdout[4] => io_intdqsbdout[4].IN1
io_intdqsbdout[5] => io_intdqsbdout[5].IN1
io_intdqsbdout[6] => io_intdqsbdout[6].IN1
io_intdqsbdout[7] => io_intdqsbdout[7].IN1
io_intdqsbdout[8] => io_intdqsbdout[8].IN1
io_intdqsbdout[9] => io_intdqsbdout[9].IN1
io_intdqsbdout[10] => io_intdqsbdout[10].IN1
io_intdqsbdout[11] => io_intdqsbdout[11].IN1
io_intdqsbdout[12] => io_intdqsbdout[12].IN1
io_intdqsbdout[13] => io_intdqsbdout[13].IN1
io_intdqsbdout[14] => io_intdqsbdout[14].IN1
io_intdqsbdout[15] => io_intdqsbdout[15].IN1
io_intdqsbdout[16] => io_intdqsbdout[16].IN1
io_intdqsbdout[17] => io_intdqsbdout[17].IN1
io_intdqsbdout[18] => io_intdqsbdout[18].IN1
io_intdqsbdout[19] => io_intdqsbdout[19].IN1
io_intdqsboe[0] => io_intdqsboe[0].IN1
io_intdqsboe[1] => io_intdqsboe[1].IN1
io_intdqsboe[2] => io_intdqsboe[2].IN1
io_intdqsboe[3] => io_intdqsboe[3].IN1
io_intdqsboe[4] => io_intdqsboe[4].IN1
io_intdqsboe[5] => io_intdqsboe[5].IN1
io_intdqsboe[6] => io_intdqsboe[6].IN1
io_intdqsboe[7] => io_intdqsboe[7].IN1
io_intdqsboe[8] => io_intdqsboe[8].IN1
io_intdqsboe[9] => io_intdqsboe[9].IN1
io_intdqsdout[0] => io_intdqsdout[0].IN1
io_intdqsdout[1] => io_intdqsdout[1].IN1
io_intdqsdout[2] => io_intdqsdout[2].IN1
io_intdqsdout[3] => io_intdqsdout[3].IN1
io_intdqsdout[4] => io_intdqsdout[4].IN1
io_intdqsdout[5] => io_intdqsdout[5].IN1
io_intdqsdout[6] => io_intdqsdout[6].IN1
io_intdqsdout[7] => io_intdqsdout[7].IN1
io_intdqsdout[8] => io_intdqsdout[8].IN1
io_intdqsdout[9] => io_intdqsdout[9].IN1
io_intdqsdout[10] => io_intdqsdout[10].IN1
io_intdqsdout[11] => io_intdqsdout[11].IN1
io_intdqsdout[12] => io_intdqsdout[12].IN1
io_intdqsdout[13] => io_intdqsdout[13].IN1
io_intdqsdout[14] => io_intdqsdout[14].IN1
io_intdqsdout[15] => io_intdqsdout[15].IN1
io_intdqsdout[16] => io_intdqsdout[16].IN1
io_intdqsdout[17] => io_intdqsdout[17].IN1
io_intdqsdout[18] => io_intdqsdout[18].IN1
io_intdqsdout[19] => io_intdqsdout[19].IN1
io_intdqslogicdqsena[0] => io_intdqslogicdqsena[0].IN1
io_intdqslogicdqsena[1] => io_intdqslogicdqsena[1].IN1
io_intdqslogicdqsena[2] => io_intdqslogicdqsena[2].IN1
io_intdqslogicdqsena[3] => io_intdqslogicdqsena[3].IN1
io_intdqslogicdqsena[4] => io_intdqslogicdqsena[4].IN1
io_intdqslogicdqsena[5] => io_intdqslogicdqsena[5].IN1
io_intdqslogicdqsena[6] => io_intdqslogicdqsena[6].IN1
io_intdqslogicdqsena[7] => io_intdqslogicdqsena[7].IN1
io_intdqslogicdqsena[8] => io_intdqslogicdqsena[8].IN1
io_intdqslogicdqsena[9] => io_intdqslogicdqsena[9].IN1
io_intdqslogicfiforeset[0] => io_intdqslogicfiforeset[0].IN1
io_intdqslogicfiforeset[1] => io_intdqslogicfiforeset[1].IN1
io_intdqslogicfiforeset[2] => io_intdqslogicfiforeset[2].IN1
io_intdqslogicfiforeset[3] => io_intdqslogicfiforeset[3].IN1
io_intdqslogicfiforeset[4] => io_intdqslogicfiforeset[4].IN1
io_intdqslogicincrdataen[0] => io_intdqslogicincrdataen[0].IN1
io_intdqslogicincrdataen[1] => io_intdqslogicincrdataen[1].IN1
io_intdqslogicincrdataen[2] => io_intdqslogicincrdataen[2].IN1
io_intdqslogicincrdataen[3] => io_intdqslogicincrdataen[3].IN1
io_intdqslogicincrdataen[4] => io_intdqslogicincrdataen[4].IN1
io_intdqslogicincrdataen[5] => io_intdqslogicincrdataen[5].IN1
io_intdqslogicincrdataen[6] => io_intdqslogicincrdataen[6].IN1
io_intdqslogicincrdataen[7] => io_intdqslogicincrdataen[7].IN1
io_intdqslogicincrdataen[8] => io_intdqslogicincrdataen[8].IN1
io_intdqslogicincrdataen[9] => io_intdqslogicincrdataen[9].IN1
io_intdqslogicincwrptr[0] => io_intdqslogicincwrptr[0].IN1
io_intdqslogicincwrptr[1] => io_intdqslogicincwrptr[1].IN1
io_intdqslogicincwrptr[2] => io_intdqslogicincwrptr[2].IN1
io_intdqslogicincwrptr[3] => io_intdqslogicincwrptr[3].IN1
io_intdqslogicincwrptr[4] => io_intdqslogicincwrptr[4].IN1
io_intdqslogicincwrptr[5] => io_intdqslogicincwrptr[5].IN1
io_intdqslogicincwrptr[6] => io_intdqslogicincwrptr[6].IN1
io_intdqslogicincwrptr[7] => io_intdqslogicincwrptr[7].IN1
io_intdqslogicincwrptr[8] => io_intdqslogicincwrptr[8].IN1
io_intdqslogicincwrptr[9] => io_intdqslogicincwrptr[9].IN1
io_intdqslogicoct[0] => io_intdqslogicoct[0].IN1
io_intdqslogicoct[1] => io_intdqslogicoct[1].IN1
io_intdqslogicoct[2] => io_intdqslogicoct[2].IN1
io_intdqslogicoct[3] => io_intdqslogicoct[3].IN1
io_intdqslogicoct[4] => io_intdqslogicoct[4].IN1
io_intdqslogicoct[5] => io_intdqslogicoct[5].IN1
io_intdqslogicoct[6] => io_intdqslogicoct[6].IN1
io_intdqslogicoct[7] => io_intdqslogicoct[7].IN1
io_intdqslogicoct[8] => io_intdqslogicoct[8].IN1
io_intdqslogicoct[9] => io_intdqslogicoct[9].IN1
io_intdqslogicrdatavalid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicreadlatency[0] => io_intdqslogicreadlatency[0].IN1
io_intdqslogicreadlatency[1] => io_intdqslogicreadlatency[1].IN1
io_intdqslogicreadlatency[2] => io_intdqslogicreadlatency[2].IN1
io_intdqslogicreadlatency[3] => io_intdqslogicreadlatency[3].IN1
io_intdqslogicreadlatency[4] => io_intdqslogicreadlatency[4].IN1
io_intdqslogicreadlatency[5] => io_intdqslogicreadlatency[5].IN1
io_intdqslogicreadlatency[6] => io_intdqslogicreadlatency[6].IN1
io_intdqslogicreadlatency[7] => io_intdqslogicreadlatency[7].IN1
io_intdqslogicreadlatency[8] => io_intdqslogicreadlatency[8].IN1
io_intdqslogicreadlatency[9] => io_intdqslogicreadlatency[9].IN1
io_intdqslogicreadlatency[10] => io_intdqslogicreadlatency[10].IN1
io_intdqslogicreadlatency[11] => io_intdqslogicreadlatency[11].IN1
io_intdqslogicreadlatency[12] => io_intdqslogicreadlatency[12].IN1
io_intdqslogicreadlatency[13] => io_intdqslogicreadlatency[13].IN1
io_intdqslogicreadlatency[14] => io_intdqslogicreadlatency[14].IN1
io_intdqslogicreadlatency[15] => io_intdqslogicreadlatency[15].IN1
io_intdqslogicreadlatency[16] => io_intdqslogicreadlatency[16].IN1
io_intdqslogicreadlatency[17] => io_intdqslogicreadlatency[17].IN1
io_intdqslogicreadlatency[18] => io_intdqslogicreadlatency[18].IN1
io_intdqslogicreadlatency[19] => io_intdqslogicreadlatency[19].IN1
io_intdqslogicreadlatency[20] => io_intdqslogicreadlatency[20].IN1
io_intdqslogicreadlatency[21] => io_intdqslogicreadlatency[21].IN1
io_intdqslogicreadlatency[22] => io_intdqslogicreadlatency[22].IN1
io_intdqslogicreadlatency[23] => io_intdqslogicreadlatency[23].IN1
io_intdqslogicreadlatency[24] => io_intdqslogicreadlatency[24].IN1
io_intdqsoe[0] => io_intdqsoe[0].IN1
io_intdqsoe[1] => io_intdqsoe[1].IN1
io_intdqsoe[2] => io_intdqsoe[2].IN1
io_intdqsoe[3] => io_intdqsoe[3].IN1
io_intdqsoe[4] => io_intdqsoe[4].IN1
io_intdqsoe[5] => io_intdqsoe[5].IN1
io_intdqsoe[6] => io_intdqsoe[6].IN1
io_intdqsoe[7] => io_intdqsoe[7].IN1
io_intdqsoe[8] => io_intdqsoe[8].IN1
io_intdqsoe[9] => io_intdqsoe[9].IN1
io_intodtdout[0] => io_intodtdout[0].IN1
io_intodtdout[1] => io_intodtdout[1].IN1
io_intodtdout[2] => io_intodtdout[2].IN1
io_intodtdout[3] => io_intodtdout[3].IN1
io_intodtdout[4] => io_intodtdout[4].IN1
io_intodtdout[5] => io_intodtdout[5].IN1
io_intodtdout[6] => io_intodtdout[6].IN1
io_intodtdout[7] => io_intodtdout[7].IN1
io_intrasndout[0] => io_intrasndout[0].IN1
io_intrasndout[1] => io_intrasndout[1].IN1
io_intrasndout[2] => io_intrasndout[2].IN1
io_intrasndout[3] => io_intrasndout[3].IN1
io_intresetndout[0] => io_intresetndout[0].IN1
io_intresetndout[1] => io_intresetndout[1].IN1
io_intresetndout[2] => io_intresetndout[2].IN1
io_intresetndout[3] => io_intresetndout[3].IN1
io_intwendout[0] => io_intwendout[0].IN1
io_intwendout[1] => io_intwendout[1].IN1
io_intwendout[2] => io_intwendout[2].IN1
io_intwendout[3] => io_intwendout[3].IN1
io_intafirlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafiwlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intaficalfail <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalfail
io_intaficalsuccess <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalsuccess
mem_a[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_ba[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ck[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck_n
mem_cke[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cke
mem_cs_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cs_n
mem_dm[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_ras_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cas_n
mem_we_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_we_n
mem_dq[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[8] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[9] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[10] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[11] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[12] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[13] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[14] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[15] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[16] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[17] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[18] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[19] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[20] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[21] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[22] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[23] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[24] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[25] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[26] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[27] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[28] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[29] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[30] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[31] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dqs[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_reset_n
mem_odt[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_odt
avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
scc_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_avl_clk
scc_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_scc_clk
scc_data[0] => scc_data[0].IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
phy_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_clk
ctl_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_clk
phy_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_reset_n


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
global_reset_n => global_reset_n.IN2
soft_reset_n => hphy_inst.I_SOFTRESETN
ctl_reset_n <= hphy_inst.O_CTLRESETN
ctl_reset_export_n <= <GND>
afi_reset_n <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_locked => dll_pll_locked.DATAIN
pll_locked => hphy_inst.I_PLLLOCKED
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN1
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN1
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN1
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN1
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN1
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN1
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN1
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN1
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN1
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN1
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN1
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN1
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN1
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN1
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN1
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN1
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN1
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN1
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN1
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN1
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN1
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN1
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN1
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN1
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN1
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN1
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN1
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN1
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN1
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN1
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN1
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN1
afi_addr[0] => hphy_inst.I_AFIADDR
afi_addr[1] => hphy_inst.I_AFIADDR1
afi_addr[2] => hphy_inst.I_AFIADDR2
afi_addr[3] => hphy_inst.I_AFIADDR3
afi_addr[4] => hphy_inst.I_AFIADDR4
afi_addr[5] => hphy_inst.I_AFIADDR5
afi_addr[6] => hphy_inst.I_AFIADDR6
afi_addr[7] => hphy_inst.I_AFIADDR7
afi_addr[8] => hphy_inst.I_AFIADDR8
afi_addr[9] => hphy_inst.I_AFIADDR9
afi_addr[10] => hphy_inst.I_AFIADDR10
afi_addr[11] => hphy_inst.I_AFIADDR11
afi_addr[12] => hphy_inst.I_AFIADDR12
afi_addr[13] => hphy_inst.I_AFIADDR13
afi_addr[14] => hphy_inst.I_AFIADDR14
afi_addr[15] => hphy_inst.I_AFIADDR15
afi_addr[16] => hphy_inst.I_AFIADDR16
afi_addr[17] => hphy_inst.I_AFIADDR17
afi_addr[18] => hphy_inst.I_AFIADDR18
afi_addr[19] => hphy_inst.I_AFIADDR19
afi_ba[0] => hphy_inst.I_AFIBA
afi_ba[1] => hphy_inst.I_AFIBA1
afi_ba[2] => hphy_inst.I_AFIBA2
afi_cke[0] => hphy_inst.I_AFICKE
afi_cke[1] => hphy_inst.I_AFICKE1
afi_cs_n[0] => hphy_inst.I_AFICSN
afi_cs_n[1] => hphy_inst.I_AFICSN1
afi_ras_n[0] => hphy_inst.I_AFIRASN
afi_we_n[0] => hphy_inst.I_AFIWEN
afi_cas_n[0] => hphy_inst.I_AFICASN
afi_rst_n[0] => hphy_inst.I_AFIRSTN
afi_odt[0] => hphy_inst.I_AFIODT
afi_odt[1] => hphy_inst.I_AFIODT1
afi_mem_clk_disable[0] => hphy_inst.I_AFIMEMCLKDISABLE
afi_dqs_burst[0] => hphy_inst.I_AFIDQSBURST
afi_dqs_burst[1] => hphy_inst.I_AFIDQSBURST1
afi_dqs_burst[2] => hphy_inst.I_AFIDQSBURST2
afi_dqs_burst[3] => hphy_inst.I_AFIDQSBURST3
afi_dqs_burst[4] => hphy_inst.I_AFIDQSBURST4
afi_wdata_valid[0] => hphy_inst.I_AFIWDATAVALID
afi_wdata_valid[1] => hphy_inst.I_AFIWDATAVALID1
afi_wdata_valid[2] => hphy_inst.I_AFIWDATAVALID2
afi_wdata_valid[3] => hphy_inst.I_AFIWDATAVALID3
afi_wdata_valid[4] => hphy_inst.I_AFIWDATAVALID4
afi_wdata[0] => hphy_inst.I_AFIWDATA
afi_wdata[1] => hphy_inst.I_AFIWDATA1
afi_wdata[2] => hphy_inst.I_AFIWDATA2
afi_wdata[3] => hphy_inst.I_AFIWDATA3
afi_wdata[4] => hphy_inst.I_AFIWDATA4
afi_wdata[5] => hphy_inst.I_AFIWDATA5
afi_wdata[6] => hphy_inst.I_AFIWDATA6
afi_wdata[7] => hphy_inst.I_AFIWDATA7
afi_wdata[8] => hphy_inst.I_AFIWDATA8
afi_wdata[9] => hphy_inst.I_AFIWDATA9
afi_wdata[10] => hphy_inst.I_AFIWDATA10
afi_wdata[11] => hphy_inst.I_AFIWDATA11
afi_wdata[12] => hphy_inst.I_AFIWDATA12
afi_wdata[13] => hphy_inst.I_AFIWDATA13
afi_wdata[14] => hphy_inst.I_AFIWDATA14
afi_wdata[15] => hphy_inst.I_AFIWDATA15
afi_wdata[16] => hphy_inst.I_AFIWDATA16
afi_wdata[17] => hphy_inst.I_AFIWDATA17
afi_wdata[18] => hphy_inst.I_AFIWDATA18
afi_wdata[19] => hphy_inst.I_AFIWDATA19
afi_wdata[20] => hphy_inst.I_AFIWDATA20
afi_wdata[21] => hphy_inst.I_AFIWDATA21
afi_wdata[22] => hphy_inst.I_AFIWDATA22
afi_wdata[23] => hphy_inst.I_AFIWDATA23
afi_wdata[24] => hphy_inst.I_AFIWDATA24
afi_wdata[25] => hphy_inst.I_AFIWDATA25
afi_wdata[26] => hphy_inst.I_AFIWDATA26
afi_wdata[27] => hphy_inst.I_AFIWDATA27
afi_wdata[28] => hphy_inst.I_AFIWDATA28
afi_wdata[29] => hphy_inst.I_AFIWDATA29
afi_wdata[30] => hphy_inst.I_AFIWDATA30
afi_wdata[31] => hphy_inst.I_AFIWDATA31
afi_wdata[32] => hphy_inst.I_AFIWDATA32
afi_wdata[33] => hphy_inst.I_AFIWDATA33
afi_wdata[34] => hphy_inst.I_AFIWDATA34
afi_wdata[35] => hphy_inst.I_AFIWDATA35
afi_wdata[36] => hphy_inst.I_AFIWDATA36
afi_wdata[37] => hphy_inst.I_AFIWDATA37
afi_wdata[38] => hphy_inst.I_AFIWDATA38
afi_wdata[39] => hphy_inst.I_AFIWDATA39
afi_wdata[40] => hphy_inst.I_AFIWDATA40
afi_wdata[41] => hphy_inst.I_AFIWDATA41
afi_wdata[42] => hphy_inst.I_AFIWDATA42
afi_wdata[43] => hphy_inst.I_AFIWDATA43
afi_wdata[44] => hphy_inst.I_AFIWDATA44
afi_wdata[45] => hphy_inst.I_AFIWDATA45
afi_wdata[46] => hphy_inst.I_AFIWDATA46
afi_wdata[47] => hphy_inst.I_AFIWDATA47
afi_wdata[48] => hphy_inst.I_AFIWDATA48
afi_wdata[49] => hphy_inst.I_AFIWDATA49
afi_wdata[50] => hphy_inst.I_AFIWDATA50
afi_wdata[51] => hphy_inst.I_AFIWDATA51
afi_wdata[52] => hphy_inst.I_AFIWDATA52
afi_wdata[53] => hphy_inst.I_AFIWDATA53
afi_wdata[54] => hphy_inst.I_AFIWDATA54
afi_wdata[55] => hphy_inst.I_AFIWDATA55
afi_wdata[56] => hphy_inst.I_AFIWDATA56
afi_wdata[57] => hphy_inst.I_AFIWDATA57
afi_wdata[58] => hphy_inst.I_AFIWDATA58
afi_wdata[59] => hphy_inst.I_AFIWDATA59
afi_wdata[60] => hphy_inst.I_AFIWDATA60
afi_wdata[61] => hphy_inst.I_AFIWDATA61
afi_wdata[62] => hphy_inst.I_AFIWDATA62
afi_wdata[63] => hphy_inst.I_AFIWDATA63
afi_wdata[64] => hphy_inst.I_AFIWDATA64
afi_wdata[65] => hphy_inst.I_AFIWDATA65
afi_wdata[66] => hphy_inst.I_AFIWDATA66
afi_wdata[67] => hphy_inst.I_AFIWDATA67
afi_wdata[68] => hphy_inst.I_AFIWDATA68
afi_wdata[69] => hphy_inst.I_AFIWDATA69
afi_wdata[70] => hphy_inst.I_AFIWDATA70
afi_wdata[71] => hphy_inst.I_AFIWDATA71
afi_wdata[72] => hphy_inst.I_AFIWDATA72
afi_wdata[73] => hphy_inst.I_AFIWDATA73
afi_wdata[74] => hphy_inst.I_AFIWDATA74
afi_wdata[75] => hphy_inst.I_AFIWDATA75
afi_wdata[76] => hphy_inst.I_AFIWDATA76
afi_wdata[77] => hphy_inst.I_AFIWDATA77
afi_wdata[78] => hphy_inst.I_AFIWDATA78
afi_wdata[79] => hphy_inst.I_AFIWDATA79
afi_dm[0] => hphy_inst.I_AFIDM
afi_dm[1] => hphy_inst.I_AFIDM1
afi_dm[2] => hphy_inst.I_AFIDM2
afi_dm[3] => hphy_inst.I_AFIDM3
afi_dm[4] => hphy_inst.I_AFIDM4
afi_dm[5] => hphy_inst.I_AFIDM5
afi_dm[6] => hphy_inst.I_AFIDM6
afi_dm[7] => hphy_inst.I_AFIDM7
afi_dm[8] => hphy_inst.I_AFIDM8
afi_dm[9] => hphy_inst.I_AFIDM9
afi_rdata[0] <= hphy_inst.O_AFIRDATA
afi_rdata[1] <= hphy_inst.O_AFIRDATA1
afi_rdata[2] <= hphy_inst.O_AFIRDATA2
afi_rdata[3] <= hphy_inst.O_AFIRDATA3
afi_rdata[4] <= hphy_inst.O_AFIRDATA4
afi_rdata[5] <= hphy_inst.O_AFIRDATA5
afi_rdata[6] <= hphy_inst.O_AFIRDATA6
afi_rdata[7] <= hphy_inst.O_AFIRDATA7
afi_rdata[8] <= hphy_inst.O_AFIRDATA8
afi_rdata[9] <= hphy_inst.O_AFIRDATA9
afi_rdata[10] <= hphy_inst.O_AFIRDATA10
afi_rdata[11] <= hphy_inst.O_AFIRDATA11
afi_rdata[12] <= hphy_inst.O_AFIRDATA12
afi_rdata[13] <= hphy_inst.O_AFIRDATA13
afi_rdata[14] <= hphy_inst.O_AFIRDATA14
afi_rdata[15] <= hphy_inst.O_AFIRDATA15
afi_rdata[16] <= hphy_inst.O_AFIRDATA16
afi_rdata[17] <= hphy_inst.O_AFIRDATA17
afi_rdata[18] <= hphy_inst.O_AFIRDATA18
afi_rdata[19] <= hphy_inst.O_AFIRDATA19
afi_rdata[20] <= hphy_inst.O_AFIRDATA20
afi_rdata[21] <= hphy_inst.O_AFIRDATA21
afi_rdata[22] <= hphy_inst.O_AFIRDATA22
afi_rdata[23] <= hphy_inst.O_AFIRDATA23
afi_rdata[24] <= hphy_inst.O_AFIRDATA24
afi_rdata[25] <= hphy_inst.O_AFIRDATA25
afi_rdata[26] <= hphy_inst.O_AFIRDATA26
afi_rdata[27] <= hphy_inst.O_AFIRDATA27
afi_rdata[28] <= hphy_inst.O_AFIRDATA28
afi_rdata[29] <= hphy_inst.O_AFIRDATA29
afi_rdata[30] <= hphy_inst.O_AFIRDATA30
afi_rdata[31] <= hphy_inst.O_AFIRDATA31
afi_rdata[32] <= hphy_inst.O_AFIRDATA32
afi_rdata[33] <= hphy_inst.O_AFIRDATA33
afi_rdata[34] <= hphy_inst.O_AFIRDATA34
afi_rdata[35] <= hphy_inst.O_AFIRDATA35
afi_rdata[36] <= hphy_inst.O_AFIRDATA36
afi_rdata[37] <= hphy_inst.O_AFIRDATA37
afi_rdata[38] <= hphy_inst.O_AFIRDATA38
afi_rdata[39] <= hphy_inst.O_AFIRDATA39
afi_rdata[40] <= hphy_inst.O_AFIRDATA40
afi_rdata[41] <= hphy_inst.O_AFIRDATA41
afi_rdata[42] <= hphy_inst.O_AFIRDATA42
afi_rdata[43] <= hphy_inst.O_AFIRDATA43
afi_rdata[44] <= hphy_inst.O_AFIRDATA44
afi_rdata[45] <= hphy_inst.O_AFIRDATA45
afi_rdata[46] <= hphy_inst.O_AFIRDATA46
afi_rdata[47] <= hphy_inst.O_AFIRDATA47
afi_rdata[48] <= hphy_inst.O_AFIRDATA48
afi_rdata[49] <= hphy_inst.O_AFIRDATA49
afi_rdata[50] <= hphy_inst.O_AFIRDATA50
afi_rdata[51] <= hphy_inst.O_AFIRDATA51
afi_rdata[52] <= hphy_inst.O_AFIRDATA52
afi_rdata[53] <= hphy_inst.O_AFIRDATA53
afi_rdata[54] <= hphy_inst.O_AFIRDATA54
afi_rdata[55] <= hphy_inst.O_AFIRDATA55
afi_rdata[56] <= hphy_inst.O_AFIRDATA56
afi_rdata[57] <= hphy_inst.O_AFIRDATA57
afi_rdata[58] <= hphy_inst.O_AFIRDATA58
afi_rdata[59] <= hphy_inst.O_AFIRDATA59
afi_rdata[60] <= hphy_inst.O_AFIRDATA60
afi_rdata[61] <= hphy_inst.O_AFIRDATA61
afi_rdata[62] <= hphy_inst.O_AFIRDATA62
afi_rdata[63] <= hphy_inst.O_AFIRDATA63
afi_rdata[64] <= hphy_inst.O_AFIRDATA64
afi_rdata[65] <= hphy_inst.O_AFIRDATA65
afi_rdata[66] <= hphy_inst.O_AFIRDATA66
afi_rdata[67] <= hphy_inst.O_AFIRDATA67
afi_rdata[68] <= hphy_inst.O_AFIRDATA68
afi_rdata[69] <= hphy_inst.O_AFIRDATA69
afi_rdata[70] <= hphy_inst.O_AFIRDATA70
afi_rdata[71] <= hphy_inst.O_AFIRDATA71
afi_rdata[72] <= hphy_inst.O_AFIRDATA72
afi_rdata[73] <= hphy_inst.O_AFIRDATA73
afi_rdata[74] <= hphy_inst.O_AFIRDATA74
afi_rdata[75] <= hphy_inst.O_AFIRDATA75
afi_rdata[76] <= hphy_inst.O_AFIRDATA76
afi_rdata[77] <= hphy_inst.O_AFIRDATA77
afi_rdata[78] <= hphy_inst.O_AFIRDATA78
afi_rdata[79] <= hphy_inst.O_AFIRDATA79
afi_rdata_en[0] => hphy_inst.I_AFIRDATAEN
afi_rdata_en[1] => hphy_inst.I_AFIRDATAEN1
afi_rdata_en[2] => hphy_inst.I_AFIRDATAEN2
afi_rdata_en[3] => hphy_inst.I_AFIRDATAEN3
afi_rdata_en[4] => hphy_inst.I_AFIRDATAEN4
afi_rdata_en_full[0] => hphy_inst.I_AFIRDATAENFULL
afi_rdata_en_full[1] => hphy_inst.I_AFIRDATAENFULL1
afi_rdata_en_full[2] => hphy_inst.I_AFIRDATAENFULL2
afi_rdata_en_full[3] => hphy_inst.I_AFIRDATAENFULL3
afi_rdata_en_full[4] => hphy_inst.I_AFIRDATAENFULL4
afi_rdata_valid[0] <= hphy_inst.O_AFIRDATAVALID
afi_wlat[0] <= hphy_inst.O_AFIWLAT
afi_wlat[1] <= hphy_inst.O_AFIWLAT1
afi_wlat[2] <= hphy_inst.O_AFIWLAT2
afi_wlat[3] <= hphy_inst.O_AFIWLAT3
afi_rlat[0] <= hphy_inst.O_AFIRLAT
afi_rlat[1] <= hphy_inst.O_AFIRLAT1
afi_rlat[2] <= hphy_inst.O_AFIRLAT2
afi_rlat[3] <= hphy_inst.O_AFIRLAT3
afi_rlat[4] <= hphy_inst.O_AFIRLAT4
afi_cal_success <= hphy_inst.O_AFICALSUCCESS
afi_cal_fail <= hphy_inst.O_AFICALFAIL
avl_read => hphy_inst.I_AVLREAD
avl_write => hphy_inst.I_AVLWRITE
avl_address[0] => hphy_inst.I_AVLADDRESS
avl_address[1] => hphy_inst.I_AVLADDRESS1
avl_address[2] => hphy_inst.I_AVLADDRESS2
avl_address[3] => hphy_inst.I_AVLADDRESS3
avl_address[4] => hphy_inst.I_AVLADDRESS4
avl_address[5] => hphy_inst.I_AVLADDRESS5
avl_address[6] => hphy_inst.I_AVLADDRESS6
avl_address[7] => hphy_inst.I_AVLADDRESS7
avl_address[8] => hphy_inst.I_AVLADDRESS8
avl_address[9] => hphy_inst.I_AVLADDRESS9
avl_address[10] => hphy_inst.I_AVLADDRESS10
avl_address[11] => hphy_inst.I_AVLADDRESS11
avl_address[12] => hphy_inst.I_AVLADDRESS12
avl_address[13] => hphy_inst.I_AVLADDRESS13
avl_address[14] => hphy_inst.I_AVLADDRESS14
avl_address[15] => hphy_inst.I_AVLADDRESS15
avl_writedata[0] => hphy_inst.I_AVLWRITEDATA
avl_writedata[1] => hphy_inst.I_AVLWRITEDATA1
avl_writedata[2] => hphy_inst.I_AVLWRITEDATA2
avl_writedata[3] => hphy_inst.I_AVLWRITEDATA3
avl_writedata[4] => hphy_inst.I_AVLWRITEDATA4
avl_writedata[5] => hphy_inst.I_AVLWRITEDATA5
avl_writedata[6] => hphy_inst.I_AVLWRITEDATA6
avl_writedata[7] => hphy_inst.I_AVLWRITEDATA7
avl_writedata[8] => hphy_inst.I_AVLWRITEDATA8
avl_writedata[9] => hphy_inst.I_AVLWRITEDATA9
avl_writedata[10] => hphy_inst.I_AVLWRITEDATA10
avl_writedata[11] => hphy_inst.I_AVLWRITEDATA11
avl_writedata[12] => hphy_inst.I_AVLWRITEDATA12
avl_writedata[13] => hphy_inst.I_AVLWRITEDATA13
avl_writedata[14] => hphy_inst.I_AVLWRITEDATA14
avl_writedata[15] => hphy_inst.I_AVLWRITEDATA15
avl_writedata[16] => hphy_inst.I_AVLWRITEDATA16
avl_writedata[17] => hphy_inst.I_AVLWRITEDATA17
avl_writedata[18] => hphy_inst.I_AVLWRITEDATA18
avl_writedata[19] => hphy_inst.I_AVLWRITEDATA19
avl_writedata[20] => hphy_inst.I_AVLWRITEDATA20
avl_writedata[21] => hphy_inst.I_AVLWRITEDATA21
avl_writedata[22] => hphy_inst.I_AVLWRITEDATA22
avl_writedata[23] => hphy_inst.I_AVLWRITEDATA23
avl_writedata[24] => hphy_inst.I_AVLWRITEDATA24
avl_writedata[25] => hphy_inst.I_AVLWRITEDATA25
avl_writedata[26] => hphy_inst.I_AVLWRITEDATA26
avl_writedata[27] => hphy_inst.I_AVLWRITEDATA27
avl_writedata[28] => hphy_inst.I_AVLWRITEDATA28
avl_writedata[29] => hphy_inst.I_AVLWRITEDATA29
avl_writedata[30] => hphy_inst.I_AVLWRITEDATA30
avl_writedata[31] => hphy_inst.I_AVLWRITEDATA31
avl_waitrequest <= hphy_inst.O_AVLWAITREQUEST
avl_readdata[0] <= hphy_inst.O_AVLREADDATA
avl_readdata[1] <= hphy_inst.O_AVLREADDATA1
avl_readdata[2] <= hphy_inst.O_AVLREADDATA2
avl_readdata[3] <= hphy_inst.O_AVLREADDATA3
avl_readdata[4] <= hphy_inst.O_AVLREADDATA4
avl_readdata[5] <= hphy_inst.O_AVLREADDATA5
avl_readdata[6] <= hphy_inst.O_AVLREADDATA6
avl_readdata[7] <= hphy_inst.O_AVLREADDATA7
avl_readdata[8] <= hphy_inst.O_AVLREADDATA8
avl_readdata[9] <= hphy_inst.O_AVLREADDATA9
avl_readdata[10] <= hphy_inst.O_AVLREADDATA10
avl_readdata[11] <= hphy_inst.O_AVLREADDATA11
avl_readdata[12] <= hphy_inst.O_AVLREADDATA12
avl_readdata[13] <= hphy_inst.O_AVLREADDATA13
avl_readdata[14] <= hphy_inst.O_AVLREADDATA14
avl_readdata[15] <= hphy_inst.O_AVLREADDATA15
avl_readdata[16] <= hphy_inst.O_AVLREADDATA16
avl_readdata[17] <= hphy_inst.O_AVLREADDATA17
avl_readdata[18] <= hphy_inst.O_AVLREADDATA18
avl_readdata[19] <= hphy_inst.O_AVLREADDATA19
avl_readdata[20] <= hphy_inst.O_AVLREADDATA20
avl_readdata[21] <= hphy_inst.O_AVLREADDATA21
avl_readdata[22] <= hphy_inst.O_AVLREADDATA22
avl_readdata[23] <= hphy_inst.O_AVLREADDATA23
avl_readdata[24] <= hphy_inst.O_AVLREADDATA24
avl_readdata[25] <= hphy_inst.O_AVLREADDATA25
avl_readdata[26] <= hphy_inst.O_AVLREADDATA26
avl_readdata[27] <= hphy_inst.O_AVLREADDATA27
avl_readdata[28] <= hphy_inst.O_AVLREADDATA28
avl_readdata[29] <= hphy_inst.O_AVLREADDATA29
avl_readdata[30] <= hphy_inst.O_AVLREADDATA30
avl_readdata[31] <= hphy_inst.O_AVLREADDATA31
cfg_addlat[0] => hphy_inst.I_CFGADDLAT
cfg_addlat[1] => hphy_inst.I_CFGADDLAT1
cfg_addlat[2] => hphy_inst.I_CFGADDLAT2
cfg_addlat[3] => hphy_inst.I_CFGADDLAT3
cfg_addlat[4] => hphy_inst.I_CFGADDLAT4
cfg_addlat[5] => hphy_inst.I_CFGADDLAT5
cfg_addlat[6] => hphy_inst.I_CFGADDLAT6
cfg_addlat[7] => hphy_inst.I_CFGADDLAT7
cfg_bankaddrwidth[0] => hphy_inst.I_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] => hphy_inst.I_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] => hphy_inst.I_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] => hphy_inst.I_CFGBANKADDRWIDTH3
cfg_bankaddrwidth[4] => hphy_inst.I_CFGBANKADDRWIDTH4
cfg_bankaddrwidth[5] => hphy_inst.I_CFGBANKADDRWIDTH5
cfg_bankaddrwidth[6] => hphy_inst.I_CFGBANKADDRWIDTH6
cfg_bankaddrwidth[7] => hphy_inst.I_CFGBANKADDRWIDTH7
cfg_caswrlat[0] => hphy_inst.I_CFGCASWRLAT
cfg_caswrlat[1] => hphy_inst.I_CFGCASWRLAT1
cfg_caswrlat[2] => hphy_inst.I_CFGCASWRLAT2
cfg_caswrlat[3] => hphy_inst.I_CFGCASWRLAT3
cfg_caswrlat[4] => hphy_inst.I_CFGCASWRLAT4
cfg_caswrlat[5] => hphy_inst.I_CFGCASWRLAT5
cfg_caswrlat[6] => hphy_inst.I_CFGCASWRLAT6
cfg_caswrlat[7] => hphy_inst.I_CFGCASWRLAT7
cfg_coladdrwidth[0] => hphy_inst.I_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] => hphy_inst.I_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] => hphy_inst.I_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] => hphy_inst.I_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] => hphy_inst.I_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] => hphy_inst.I_CFGCOLADDRWIDTH5
cfg_coladdrwidth[6] => hphy_inst.I_CFGCOLADDRWIDTH6
cfg_coladdrwidth[7] => hphy_inst.I_CFGCOLADDRWIDTH7
cfg_csaddrwidth[0] => hphy_inst.I_CFGCSADDRWIDTH
cfg_csaddrwidth[1] => hphy_inst.I_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] => hphy_inst.I_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] => hphy_inst.I_CFGCSADDRWIDTH3
cfg_csaddrwidth[4] => hphy_inst.I_CFGCSADDRWIDTH4
cfg_csaddrwidth[5] => hphy_inst.I_CFGCSADDRWIDTH5
cfg_csaddrwidth[6] => hphy_inst.I_CFGCSADDRWIDTH6
cfg_csaddrwidth[7] => hphy_inst.I_CFGCSADDRWIDTH7
cfg_devicewidth[0] => hphy_inst.I_CFGDEVICEWIDTH
cfg_devicewidth[1] => hphy_inst.I_CFGDEVICEWIDTH1
cfg_devicewidth[2] => hphy_inst.I_CFGDEVICEWIDTH2
cfg_devicewidth[3] => hphy_inst.I_CFGDEVICEWIDTH3
cfg_devicewidth[4] => hphy_inst.I_CFGDEVICEWIDTH4
cfg_devicewidth[5] => hphy_inst.I_CFGDEVICEWIDTH5
cfg_devicewidth[6] => hphy_inst.I_CFGDEVICEWIDTH6
cfg_devicewidth[7] => hphy_inst.I_CFGDEVICEWIDTH7
cfg_dramconfig[0] => hphy_inst.I_CFGDRAMCONFIG
cfg_dramconfig[1] => hphy_inst.I_CFGDRAMCONFIG1
cfg_dramconfig[2] => hphy_inst.I_CFGDRAMCONFIG2
cfg_dramconfig[3] => hphy_inst.I_CFGDRAMCONFIG3
cfg_dramconfig[4] => hphy_inst.I_CFGDRAMCONFIG4
cfg_dramconfig[5] => hphy_inst.I_CFGDRAMCONFIG5
cfg_dramconfig[6] => hphy_inst.I_CFGDRAMCONFIG6
cfg_dramconfig[7] => hphy_inst.I_CFGDRAMCONFIG7
cfg_dramconfig[8] => hphy_inst.I_CFGDRAMCONFIG8
cfg_dramconfig[9] => hphy_inst.I_CFGDRAMCONFIG9
cfg_dramconfig[10] => hphy_inst.I_CFGDRAMCONFIG10
cfg_dramconfig[11] => hphy_inst.I_CFGDRAMCONFIG11
cfg_dramconfig[12] => hphy_inst.I_CFGDRAMCONFIG12
cfg_dramconfig[13] => hphy_inst.I_CFGDRAMCONFIG13
cfg_dramconfig[14] => hphy_inst.I_CFGDRAMCONFIG14
cfg_dramconfig[15] => hphy_inst.I_CFGDRAMCONFIG15
cfg_dramconfig[16] => hphy_inst.I_CFGDRAMCONFIG16
cfg_dramconfig[17] => hphy_inst.I_CFGDRAMCONFIG17
cfg_dramconfig[18] => hphy_inst.I_CFGDRAMCONFIG18
cfg_dramconfig[19] => hphy_inst.I_CFGDRAMCONFIG19
cfg_dramconfig[20] => hphy_inst.I_CFGDRAMCONFIG20
cfg_dramconfig[21] => hphy_inst.I_CFGDRAMCONFIG21
cfg_dramconfig[22] => hphy_inst.I_CFGDRAMCONFIG22
cfg_dramconfig[23] => hphy_inst.I_CFGDRAMCONFIG23
cfg_interfacewidth[0] => hphy_inst.I_CFGINTERFACEWIDTH
cfg_interfacewidth[1] => hphy_inst.I_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] => hphy_inst.I_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] => hphy_inst.I_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] => hphy_inst.I_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] => hphy_inst.I_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] => hphy_inst.I_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] => hphy_inst.I_CFGINTERFACEWIDTH7
cfg_rowaddrwidth[0] => hphy_inst.I_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] => hphy_inst.I_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] => hphy_inst.I_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] => hphy_inst.I_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] => hphy_inst.I_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] => hphy_inst.I_CFGROWADDRWIDTH5
cfg_rowaddrwidth[6] => hphy_inst.I_CFGROWADDRWIDTH6
cfg_rowaddrwidth[7] => hphy_inst.I_CFGROWADDRWIDTH7
cfg_tcl[0] => hphy_inst.I_CFGTCL
cfg_tcl[1] => hphy_inst.I_CFGTCL1
cfg_tcl[2] => hphy_inst.I_CFGTCL2
cfg_tcl[3] => hphy_inst.I_CFGTCL3
cfg_tcl[4] => hphy_inst.I_CFGTCL4
cfg_tcl[5] => hphy_inst.I_CFGTCL5
cfg_tcl[6] => hphy_inst.I_CFGTCL6
cfg_tcl[7] => hphy_inst.I_CFGTCL7
cfg_tmrd[0] => hphy_inst.I_CFGTMRD
cfg_tmrd[1] => hphy_inst.I_CFGTMRD1
cfg_tmrd[2] => hphy_inst.I_CFGTMRD2
cfg_tmrd[3] => hphy_inst.I_CFGTMRD3
cfg_tmrd[4] => hphy_inst.I_CFGTMRD4
cfg_tmrd[5] => hphy_inst.I_CFGTMRD5
cfg_tmrd[6] => hphy_inst.I_CFGTMRD6
cfg_tmrd[7] => hphy_inst.I_CFGTMRD7
cfg_trefi[0] => hphy_inst.I_CFGTREFI
cfg_trefi[1] => hphy_inst.I_CFGTREFI1
cfg_trefi[2] => hphy_inst.I_CFGTREFI2
cfg_trefi[3] => hphy_inst.I_CFGTREFI3
cfg_trefi[4] => hphy_inst.I_CFGTREFI4
cfg_trefi[5] => hphy_inst.I_CFGTREFI5
cfg_trefi[6] => hphy_inst.I_CFGTREFI6
cfg_trefi[7] => hphy_inst.I_CFGTREFI7
cfg_trefi[8] => hphy_inst.I_CFGTREFI8
cfg_trefi[9] => hphy_inst.I_CFGTREFI9
cfg_trefi[10] => hphy_inst.I_CFGTREFI10
cfg_trefi[11] => hphy_inst.I_CFGTREFI11
cfg_trefi[12] => hphy_inst.I_CFGTREFI12
cfg_trefi[13] => hphy_inst.I_CFGTREFI13
cfg_trefi[14] => hphy_inst.I_CFGTREFI14
cfg_trefi[15] => hphy_inst.I_CFGTREFI15
cfg_trfc[0] => hphy_inst.I_CFGTRFC
cfg_trfc[1] => hphy_inst.I_CFGTRFC1
cfg_trfc[2] => hphy_inst.I_CFGTRFC2
cfg_trfc[3] => hphy_inst.I_CFGTRFC3
cfg_trfc[4] => hphy_inst.I_CFGTRFC4
cfg_trfc[5] => hphy_inst.I_CFGTRFC5
cfg_trfc[6] => hphy_inst.I_CFGTRFC6
cfg_trfc[7] => hphy_inst.I_CFGTRFC7
cfg_twr[0] => hphy_inst.I_CFGTWR
cfg_twr[1] => hphy_inst.I_CFGTWR1
cfg_twr[2] => hphy_inst.I_CFGTWR2
cfg_twr[3] => hphy_inst.I_CFGTWR3
cfg_twr[4] => hphy_inst.I_CFGTWR4
cfg_twr[5] => hphy_inst.I_CFGTWR5
cfg_twr[6] => hphy_inst.I_CFGTWR6
cfg_twr[7] => hphy_inst.I_CFGTWR7
io_intaddrdout[0] => hphy_inst.I_IOINTADDRDOUT
io_intaddrdout[1] => hphy_inst.I_IOINTADDRDOUT1
io_intaddrdout[2] => hphy_inst.I_IOINTADDRDOUT2
io_intaddrdout[3] => hphy_inst.I_IOINTADDRDOUT3
io_intaddrdout[4] => hphy_inst.I_IOINTADDRDOUT4
io_intaddrdout[5] => hphy_inst.I_IOINTADDRDOUT5
io_intaddrdout[6] => hphy_inst.I_IOINTADDRDOUT6
io_intaddrdout[7] => hphy_inst.I_IOINTADDRDOUT7
io_intaddrdout[8] => hphy_inst.I_IOINTADDRDOUT8
io_intaddrdout[9] => hphy_inst.I_IOINTADDRDOUT9
io_intaddrdout[10] => hphy_inst.I_IOINTADDRDOUT10
io_intaddrdout[11] => hphy_inst.I_IOINTADDRDOUT11
io_intaddrdout[12] => hphy_inst.I_IOINTADDRDOUT12
io_intaddrdout[13] => hphy_inst.I_IOINTADDRDOUT13
io_intaddrdout[14] => hphy_inst.I_IOINTADDRDOUT14
io_intaddrdout[15] => hphy_inst.I_IOINTADDRDOUT15
io_intaddrdout[16] => hphy_inst.I_IOINTADDRDOUT16
io_intaddrdout[17] => hphy_inst.I_IOINTADDRDOUT17
io_intaddrdout[18] => hphy_inst.I_IOINTADDRDOUT18
io_intaddrdout[19] => hphy_inst.I_IOINTADDRDOUT19
io_intaddrdout[20] => hphy_inst.I_IOINTADDRDOUT20
io_intaddrdout[21] => hphy_inst.I_IOINTADDRDOUT21
io_intaddrdout[22] => hphy_inst.I_IOINTADDRDOUT22
io_intaddrdout[23] => hphy_inst.I_IOINTADDRDOUT23
io_intaddrdout[24] => hphy_inst.I_IOINTADDRDOUT24
io_intaddrdout[25] => hphy_inst.I_IOINTADDRDOUT25
io_intaddrdout[26] => hphy_inst.I_IOINTADDRDOUT26
io_intaddrdout[27] => hphy_inst.I_IOINTADDRDOUT27
io_intaddrdout[28] => hphy_inst.I_IOINTADDRDOUT28
io_intaddrdout[29] => hphy_inst.I_IOINTADDRDOUT29
io_intaddrdout[30] => hphy_inst.I_IOINTADDRDOUT30
io_intaddrdout[31] => hphy_inst.I_IOINTADDRDOUT31
io_intaddrdout[32] => hphy_inst.I_IOINTADDRDOUT32
io_intaddrdout[33] => hphy_inst.I_IOINTADDRDOUT33
io_intaddrdout[34] => hphy_inst.I_IOINTADDRDOUT34
io_intaddrdout[35] => hphy_inst.I_IOINTADDRDOUT35
io_intaddrdout[36] => hphy_inst.I_IOINTADDRDOUT36
io_intaddrdout[37] => hphy_inst.I_IOINTADDRDOUT37
io_intaddrdout[38] => hphy_inst.I_IOINTADDRDOUT38
io_intaddrdout[39] => hphy_inst.I_IOINTADDRDOUT39
io_intaddrdout[40] => hphy_inst.I_IOINTADDRDOUT40
io_intaddrdout[41] => hphy_inst.I_IOINTADDRDOUT41
io_intaddrdout[42] => hphy_inst.I_IOINTADDRDOUT42
io_intaddrdout[43] => hphy_inst.I_IOINTADDRDOUT43
io_intaddrdout[44] => hphy_inst.I_IOINTADDRDOUT44
io_intaddrdout[45] => hphy_inst.I_IOINTADDRDOUT45
io_intaddrdout[46] => hphy_inst.I_IOINTADDRDOUT46
io_intaddrdout[47] => hphy_inst.I_IOINTADDRDOUT47
io_intaddrdout[48] => hphy_inst.I_IOINTADDRDOUT48
io_intaddrdout[49] => hphy_inst.I_IOINTADDRDOUT49
io_intaddrdout[50] => hphy_inst.I_IOINTADDRDOUT50
io_intaddrdout[51] => hphy_inst.I_IOINTADDRDOUT51
io_intaddrdout[52] => hphy_inst.I_IOINTADDRDOUT52
io_intaddrdout[53] => hphy_inst.I_IOINTADDRDOUT53
io_intaddrdout[54] => hphy_inst.I_IOINTADDRDOUT54
io_intaddrdout[55] => hphy_inst.I_IOINTADDRDOUT55
io_intaddrdout[56] => hphy_inst.I_IOINTADDRDOUT56
io_intaddrdout[57] => hphy_inst.I_IOINTADDRDOUT57
io_intaddrdout[58] => hphy_inst.I_IOINTADDRDOUT58
io_intaddrdout[59] => hphy_inst.I_IOINTADDRDOUT59
io_intaddrdout[60] => hphy_inst.I_IOINTADDRDOUT60
io_intaddrdout[61] => hphy_inst.I_IOINTADDRDOUT61
io_intaddrdout[62] => hphy_inst.I_IOINTADDRDOUT62
io_intaddrdout[63] => hphy_inst.I_IOINTADDRDOUT63
io_intbadout[0] => hphy_inst.I_IOINTBADOUT
io_intbadout[1] => hphy_inst.I_IOINTBADOUT1
io_intbadout[2] => hphy_inst.I_IOINTBADOUT2
io_intbadout[3] => hphy_inst.I_IOINTBADOUT3
io_intbadout[4] => hphy_inst.I_IOINTBADOUT4
io_intbadout[5] => hphy_inst.I_IOINTBADOUT5
io_intbadout[6] => hphy_inst.I_IOINTBADOUT6
io_intbadout[7] => hphy_inst.I_IOINTBADOUT7
io_intbadout[8] => hphy_inst.I_IOINTBADOUT8
io_intbadout[9] => hphy_inst.I_IOINTBADOUT9
io_intbadout[10] => hphy_inst.I_IOINTBADOUT10
io_intbadout[11] => hphy_inst.I_IOINTBADOUT11
io_intcasndout[0] => hphy_inst.I_IOINTCASNDOUT
io_intcasndout[1] => hphy_inst.I_IOINTCASNDOUT1
io_intcasndout[2] => hphy_inst.I_IOINTCASNDOUT2
io_intcasndout[3] => hphy_inst.I_IOINTCASNDOUT3
io_intckdout[0] => hphy_inst.I_IOINTCKDOUT
io_intckdout[1] => hphy_inst.I_IOINTCKDOUT1
io_intckdout[2] => hphy_inst.I_IOINTCKDOUT2
io_intckdout[3] => hphy_inst.I_IOINTCKDOUT3
io_intckedout[0] => hphy_inst.I_IOINTCKEDOUT
io_intckedout[1] => hphy_inst.I_IOINTCKEDOUT1
io_intckedout[2] => hphy_inst.I_IOINTCKEDOUT2
io_intckedout[3] => hphy_inst.I_IOINTCKEDOUT3
io_intckedout[4] => hphy_inst.I_IOINTCKEDOUT4
io_intckedout[5] => hphy_inst.I_IOINTCKEDOUT5
io_intckedout[6] => hphy_inst.I_IOINTCKEDOUT6
io_intckedout[7] => hphy_inst.I_IOINTCKEDOUT7
io_intckndout[0] => hphy_inst.I_IOINTCKNDOUT
io_intckndout[1] => hphy_inst.I_IOINTCKNDOUT1
io_intckndout[2] => hphy_inst.I_IOINTCKNDOUT2
io_intckndout[3] => hphy_inst.I_IOINTCKNDOUT3
io_intcsndout[0] => hphy_inst.I_IOINTCSNDOUT
io_intcsndout[1] => hphy_inst.I_IOINTCSNDOUT1
io_intcsndout[2] => hphy_inst.I_IOINTCSNDOUT2
io_intcsndout[3] => hphy_inst.I_IOINTCSNDOUT3
io_intcsndout[4] => hphy_inst.I_IOINTCSNDOUT4
io_intcsndout[5] => hphy_inst.I_IOINTCSNDOUT5
io_intcsndout[6] => hphy_inst.I_IOINTCSNDOUT6
io_intcsndout[7] => hphy_inst.I_IOINTCSNDOUT7
io_intdmdout[0] => hphy_inst.I_IOINTDMDOUT
io_intdmdout[1] => hphy_inst.I_IOINTDMDOUT1
io_intdmdout[2] => hphy_inst.I_IOINTDMDOUT2
io_intdmdout[3] => hphy_inst.I_IOINTDMDOUT3
io_intdmdout[4] => hphy_inst.I_IOINTDMDOUT4
io_intdmdout[5] => hphy_inst.I_IOINTDMDOUT5
io_intdmdout[6] => hphy_inst.I_IOINTDMDOUT6
io_intdmdout[7] => hphy_inst.I_IOINTDMDOUT7
io_intdmdout[8] => hphy_inst.I_IOINTDMDOUT8
io_intdmdout[9] => hphy_inst.I_IOINTDMDOUT9
io_intdmdout[10] => hphy_inst.I_IOINTDMDOUT10
io_intdmdout[11] => hphy_inst.I_IOINTDMDOUT11
io_intdmdout[12] => hphy_inst.I_IOINTDMDOUT12
io_intdmdout[13] => hphy_inst.I_IOINTDMDOUT13
io_intdmdout[14] => hphy_inst.I_IOINTDMDOUT14
io_intdmdout[15] => hphy_inst.I_IOINTDMDOUT15
io_intdmdout[16] => hphy_inst.I_IOINTDMDOUT16
io_intdmdout[17] => hphy_inst.I_IOINTDMDOUT17
io_intdmdout[18] => hphy_inst.I_IOINTDMDOUT18
io_intdmdout[19] => hphy_inst.I_IOINTDMDOUT19
io_intdqdin[0] <= hphy_inst.O_IOINTDQDIN
io_intdqdin[1] <= hphy_inst.O_IOINTDQDIN1
io_intdqdin[2] <= hphy_inst.O_IOINTDQDIN2
io_intdqdin[3] <= hphy_inst.O_IOINTDQDIN3
io_intdqdin[4] <= hphy_inst.O_IOINTDQDIN4
io_intdqdin[5] <= hphy_inst.O_IOINTDQDIN5
io_intdqdin[6] <= hphy_inst.O_IOINTDQDIN6
io_intdqdin[7] <= hphy_inst.O_IOINTDQDIN7
io_intdqdin[8] <= hphy_inst.O_IOINTDQDIN8
io_intdqdin[9] <= hphy_inst.O_IOINTDQDIN9
io_intdqdin[10] <= hphy_inst.O_IOINTDQDIN10
io_intdqdin[11] <= hphy_inst.O_IOINTDQDIN11
io_intdqdin[12] <= hphy_inst.O_IOINTDQDIN12
io_intdqdin[13] <= hphy_inst.O_IOINTDQDIN13
io_intdqdin[14] <= hphy_inst.O_IOINTDQDIN14
io_intdqdin[15] <= hphy_inst.O_IOINTDQDIN15
io_intdqdin[16] <= hphy_inst.O_IOINTDQDIN16
io_intdqdin[17] <= hphy_inst.O_IOINTDQDIN17
io_intdqdin[18] <= hphy_inst.O_IOINTDQDIN18
io_intdqdin[19] <= hphy_inst.O_IOINTDQDIN19
io_intdqdin[20] <= hphy_inst.O_IOINTDQDIN20
io_intdqdin[21] <= hphy_inst.O_IOINTDQDIN21
io_intdqdin[22] <= hphy_inst.O_IOINTDQDIN22
io_intdqdin[23] <= hphy_inst.O_IOINTDQDIN23
io_intdqdin[24] <= hphy_inst.O_IOINTDQDIN24
io_intdqdin[25] <= hphy_inst.O_IOINTDQDIN25
io_intdqdin[26] <= hphy_inst.O_IOINTDQDIN26
io_intdqdin[27] <= hphy_inst.O_IOINTDQDIN27
io_intdqdin[28] <= hphy_inst.O_IOINTDQDIN28
io_intdqdin[29] <= hphy_inst.O_IOINTDQDIN29
io_intdqdin[30] <= hphy_inst.O_IOINTDQDIN30
io_intdqdin[31] <= hphy_inst.O_IOINTDQDIN31
io_intdqdin[32] <= hphy_inst.O_IOINTDQDIN32
io_intdqdin[33] <= hphy_inst.O_IOINTDQDIN33
io_intdqdin[34] <= hphy_inst.O_IOINTDQDIN34
io_intdqdin[35] <= hphy_inst.O_IOINTDQDIN35
io_intdqdin[36] <= hphy_inst.O_IOINTDQDIN36
io_intdqdin[37] <= hphy_inst.O_IOINTDQDIN37
io_intdqdin[38] <= hphy_inst.O_IOINTDQDIN38
io_intdqdin[39] <= hphy_inst.O_IOINTDQDIN39
io_intdqdin[40] <= hphy_inst.O_IOINTDQDIN40
io_intdqdin[41] <= hphy_inst.O_IOINTDQDIN41
io_intdqdin[42] <= hphy_inst.O_IOINTDQDIN42
io_intdqdin[43] <= hphy_inst.O_IOINTDQDIN43
io_intdqdin[44] <= hphy_inst.O_IOINTDQDIN44
io_intdqdin[45] <= hphy_inst.O_IOINTDQDIN45
io_intdqdin[46] <= hphy_inst.O_IOINTDQDIN46
io_intdqdin[47] <= hphy_inst.O_IOINTDQDIN47
io_intdqdin[48] <= hphy_inst.O_IOINTDQDIN48
io_intdqdin[49] <= hphy_inst.O_IOINTDQDIN49
io_intdqdin[50] <= hphy_inst.O_IOINTDQDIN50
io_intdqdin[51] <= hphy_inst.O_IOINTDQDIN51
io_intdqdin[52] <= hphy_inst.O_IOINTDQDIN52
io_intdqdin[53] <= hphy_inst.O_IOINTDQDIN53
io_intdqdin[54] <= hphy_inst.O_IOINTDQDIN54
io_intdqdin[55] <= hphy_inst.O_IOINTDQDIN55
io_intdqdin[56] <= hphy_inst.O_IOINTDQDIN56
io_intdqdin[57] <= hphy_inst.O_IOINTDQDIN57
io_intdqdin[58] <= hphy_inst.O_IOINTDQDIN58
io_intdqdin[59] <= hphy_inst.O_IOINTDQDIN59
io_intdqdin[60] <= hphy_inst.O_IOINTDQDIN60
io_intdqdin[61] <= hphy_inst.O_IOINTDQDIN61
io_intdqdin[62] <= hphy_inst.O_IOINTDQDIN62
io_intdqdin[63] <= hphy_inst.O_IOINTDQDIN63
io_intdqdin[64] <= hphy_inst.O_IOINTDQDIN64
io_intdqdin[65] <= hphy_inst.O_IOINTDQDIN65
io_intdqdin[66] <= hphy_inst.O_IOINTDQDIN66
io_intdqdin[67] <= hphy_inst.O_IOINTDQDIN67
io_intdqdin[68] <= hphy_inst.O_IOINTDQDIN68
io_intdqdin[69] <= hphy_inst.O_IOINTDQDIN69
io_intdqdin[70] <= hphy_inst.O_IOINTDQDIN70
io_intdqdin[71] <= hphy_inst.O_IOINTDQDIN71
io_intdqdin[72] <= hphy_inst.O_IOINTDQDIN72
io_intdqdin[73] <= hphy_inst.O_IOINTDQDIN73
io_intdqdin[74] <= hphy_inst.O_IOINTDQDIN74
io_intdqdin[75] <= hphy_inst.O_IOINTDQDIN75
io_intdqdin[76] <= hphy_inst.O_IOINTDQDIN76
io_intdqdin[77] <= hphy_inst.O_IOINTDQDIN77
io_intdqdin[78] <= hphy_inst.O_IOINTDQDIN78
io_intdqdin[79] <= hphy_inst.O_IOINTDQDIN79
io_intdqdin[80] <= hphy_inst.O_IOINTDQDIN80
io_intdqdin[81] <= hphy_inst.O_IOINTDQDIN81
io_intdqdin[82] <= hphy_inst.O_IOINTDQDIN82
io_intdqdin[83] <= hphy_inst.O_IOINTDQDIN83
io_intdqdin[84] <= hphy_inst.O_IOINTDQDIN84
io_intdqdin[85] <= hphy_inst.O_IOINTDQDIN85
io_intdqdin[86] <= hphy_inst.O_IOINTDQDIN86
io_intdqdin[87] <= hphy_inst.O_IOINTDQDIN87
io_intdqdin[88] <= hphy_inst.O_IOINTDQDIN88
io_intdqdin[89] <= hphy_inst.O_IOINTDQDIN89
io_intdqdin[90] <= hphy_inst.O_IOINTDQDIN90
io_intdqdin[91] <= hphy_inst.O_IOINTDQDIN91
io_intdqdin[92] <= hphy_inst.O_IOINTDQDIN92
io_intdqdin[93] <= hphy_inst.O_IOINTDQDIN93
io_intdqdin[94] <= hphy_inst.O_IOINTDQDIN94
io_intdqdin[95] <= hphy_inst.O_IOINTDQDIN95
io_intdqdin[96] <= hphy_inst.O_IOINTDQDIN96
io_intdqdin[97] <= hphy_inst.O_IOINTDQDIN97
io_intdqdin[98] <= hphy_inst.O_IOINTDQDIN98
io_intdqdin[99] <= hphy_inst.O_IOINTDQDIN99
io_intdqdin[100] <= hphy_inst.O_IOINTDQDIN100
io_intdqdin[101] <= hphy_inst.O_IOINTDQDIN101
io_intdqdin[102] <= hphy_inst.O_IOINTDQDIN102
io_intdqdin[103] <= hphy_inst.O_IOINTDQDIN103
io_intdqdin[104] <= hphy_inst.O_IOINTDQDIN104
io_intdqdin[105] <= hphy_inst.O_IOINTDQDIN105
io_intdqdin[106] <= hphy_inst.O_IOINTDQDIN106
io_intdqdin[107] <= hphy_inst.O_IOINTDQDIN107
io_intdqdin[108] <= hphy_inst.O_IOINTDQDIN108
io_intdqdin[109] <= hphy_inst.O_IOINTDQDIN109
io_intdqdin[110] <= hphy_inst.O_IOINTDQDIN110
io_intdqdin[111] <= hphy_inst.O_IOINTDQDIN111
io_intdqdin[112] <= hphy_inst.O_IOINTDQDIN112
io_intdqdin[113] <= hphy_inst.O_IOINTDQDIN113
io_intdqdin[114] <= hphy_inst.O_IOINTDQDIN114
io_intdqdin[115] <= hphy_inst.O_IOINTDQDIN115
io_intdqdin[116] <= hphy_inst.O_IOINTDQDIN116
io_intdqdin[117] <= hphy_inst.O_IOINTDQDIN117
io_intdqdin[118] <= hphy_inst.O_IOINTDQDIN118
io_intdqdin[119] <= hphy_inst.O_IOINTDQDIN119
io_intdqdin[120] <= hphy_inst.O_IOINTDQDIN120
io_intdqdin[121] <= hphy_inst.O_IOINTDQDIN121
io_intdqdin[122] <= hphy_inst.O_IOINTDQDIN122
io_intdqdin[123] <= hphy_inst.O_IOINTDQDIN123
io_intdqdin[124] <= hphy_inst.O_IOINTDQDIN124
io_intdqdin[125] <= hphy_inst.O_IOINTDQDIN125
io_intdqdin[126] <= hphy_inst.O_IOINTDQDIN126
io_intdqdin[127] <= hphy_inst.O_IOINTDQDIN127
io_intdqdin[128] <= hphy_inst.O_IOINTDQDIN128
io_intdqdin[129] <= hphy_inst.O_IOINTDQDIN129
io_intdqdin[130] <= hphy_inst.O_IOINTDQDIN130
io_intdqdin[131] <= hphy_inst.O_IOINTDQDIN131
io_intdqdin[132] <= hphy_inst.O_IOINTDQDIN132
io_intdqdin[133] <= hphy_inst.O_IOINTDQDIN133
io_intdqdin[134] <= hphy_inst.O_IOINTDQDIN134
io_intdqdin[135] <= hphy_inst.O_IOINTDQDIN135
io_intdqdin[136] <= hphy_inst.O_IOINTDQDIN136
io_intdqdin[137] <= hphy_inst.O_IOINTDQDIN137
io_intdqdin[138] <= hphy_inst.O_IOINTDQDIN138
io_intdqdin[139] <= hphy_inst.O_IOINTDQDIN139
io_intdqdin[140] <= hphy_inst.O_IOINTDQDIN140
io_intdqdin[141] <= hphy_inst.O_IOINTDQDIN141
io_intdqdin[142] <= hphy_inst.O_IOINTDQDIN142
io_intdqdin[143] <= hphy_inst.O_IOINTDQDIN143
io_intdqdin[144] <= hphy_inst.O_IOINTDQDIN144
io_intdqdin[145] <= hphy_inst.O_IOINTDQDIN145
io_intdqdin[146] <= hphy_inst.O_IOINTDQDIN146
io_intdqdin[147] <= hphy_inst.O_IOINTDQDIN147
io_intdqdin[148] <= hphy_inst.O_IOINTDQDIN148
io_intdqdin[149] <= hphy_inst.O_IOINTDQDIN149
io_intdqdin[150] <= hphy_inst.O_IOINTDQDIN150
io_intdqdin[151] <= hphy_inst.O_IOINTDQDIN151
io_intdqdin[152] <= hphy_inst.O_IOINTDQDIN152
io_intdqdin[153] <= hphy_inst.O_IOINTDQDIN153
io_intdqdin[154] <= hphy_inst.O_IOINTDQDIN154
io_intdqdin[155] <= hphy_inst.O_IOINTDQDIN155
io_intdqdin[156] <= hphy_inst.O_IOINTDQDIN156
io_intdqdin[157] <= hphy_inst.O_IOINTDQDIN157
io_intdqdin[158] <= hphy_inst.O_IOINTDQDIN158
io_intdqdin[159] <= hphy_inst.O_IOINTDQDIN159
io_intdqdin[160] <= hphy_inst.O_IOINTDQDIN160
io_intdqdin[161] <= hphy_inst.O_IOINTDQDIN161
io_intdqdin[162] <= hphy_inst.O_IOINTDQDIN162
io_intdqdin[163] <= hphy_inst.O_IOINTDQDIN163
io_intdqdin[164] <= hphy_inst.O_IOINTDQDIN164
io_intdqdin[165] <= hphy_inst.O_IOINTDQDIN165
io_intdqdin[166] <= hphy_inst.O_IOINTDQDIN166
io_intdqdin[167] <= hphy_inst.O_IOINTDQDIN167
io_intdqdin[168] <= hphy_inst.O_IOINTDQDIN168
io_intdqdin[169] <= hphy_inst.O_IOINTDQDIN169
io_intdqdin[170] <= hphy_inst.O_IOINTDQDIN170
io_intdqdin[171] <= hphy_inst.O_IOINTDQDIN171
io_intdqdin[172] <= hphy_inst.O_IOINTDQDIN172
io_intdqdin[173] <= hphy_inst.O_IOINTDQDIN173
io_intdqdin[174] <= hphy_inst.O_IOINTDQDIN174
io_intdqdin[175] <= hphy_inst.O_IOINTDQDIN175
io_intdqdin[176] <= hphy_inst.O_IOINTDQDIN176
io_intdqdin[177] <= hphy_inst.O_IOINTDQDIN177
io_intdqdin[178] <= hphy_inst.O_IOINTDQDIN178
io_intdqdin[179] <= hphy_inst.O_IOINTDQDIN179
io_intdqdout[0] => hphy_inst.I_IOINTDQDOUT
io_intdqdout[1] => hphy_inst.I_IOINTDQDOUT1
io_intdqdout[2] => hphy_inst.I_IOINTDQDOUT2
io_intdqdout[3] => hphy_inst.I_IOINTDQDOUT3
io_intdqdout[4] => hphy_inst.I_IOINTDQDOUT4
io_intdqdout[5] => hphy_inst.I_IOINTDQDOUT5
io_intdqdout[6] => hphy_inst.I_IOINTDQDOUT6
io_intdqdout[7] => hphy_inst.I_IOINTDQDOUT7
io_intdqdout[8] => hphy_inst.I_IOINTDQDOUT8
io_intdqdout[9] => hphy_inst.I_IOINTDQDOUT9
io_intdqdout[10] => hphy_inst.I_IOINTDQDOUT10
io_intdqdout[11] => hphy_inst.I_IOINTDQDOUT11
io_intdqdout[12] => hphy_inst.I_IOINTDQDOUT12
io_intdqdout[13] => hphy_inst.I_IOINTDQDOUT13
io_intdqdout[14] => hphy_inst.I_IOINTDQDOUT14
io_intdqdout[15] => hphy_inst.I_IOINTDQDOUT15
io_intdqdout[16] => hphy_inst.I_IOINTDQDOUT16
io_intdqdout[17] => hphy_inst.I_IOINTDQDOUT17
io_intdqdout[18] => hphy_inst.I_IOINTDQDOUT18
io_intdqdout[19] => hphy_inst.I_IOINTDQDOUT19
io_intdqdout[20] => hphy_inst.I_IOINTDQDOUT20
io_intdqdout[21] => hphy_inst.I_IOINTDQDOUT21
io_intdqdout[22] => hphy_inst.I_IOINTDQDOUT22
io_intdqdout[23] => hphy_inst.I_IOINTDQDOUT23
io_intdqdout[24] => hphy_inst.I_IOINTDQDOUT24
io_intdqdout[25] => hphy_inst.I_IOINTDQDOUT25
io_intdqdout[26] => hphy_inst.I_IOINTDQDOUT26
io_intdqdout[27] => hphy_inst.I_IOINTDQDOUT27
io_intdqdout[28] => hphy_inst.I_IOINTDQDOUT28
io_intdqdout[29] => hphy_inst.I_IOINTDQDOUT29
io_intdqdout[30] => hphy_inst.I_IOINTDQDOUT30
io_intdqdout[31] => hphy_inst.I_IOINTDQDOUT31
io_intdqdout[32] => hphy_inst.I_IOINTDQDOUT32
io_intdqdout[33] => hphy_inst.I_IOINTDQDOUT33
io_intdqdout[34] => hphy_inst.I_IOINTDQDOUT34
io_intdqdout[35] => hphy_inst.I_IOINTDQDOUT35
io_intdqdout[36] => hphy_inst.I_IOINTDQDOUT36
io_intdqdout[37] => hphy_inst.I_IOINTDQDOUT37
io_intdqdout[38] => hphy_inst.I_IOINTDQDOUT38
io_intdqdout[39] => hphy_inst.I_IOINTDQDOUT39
io_intdqdout[40] => hphy_inst.I_IOINTDQDOUT40
io_intdqdout[41] => hphy_inst.I_IOINTDQDOUT41
io_intdqdout[42] => hphy_inst.I_IOINTDQDOUT42
io_intdqdout[43] => hphy_inst.I_IOINTDQDOUT43
io_intdqdout[44] => hphy_inst.I_IOINTDQDOUT44
io_intdqdout[45] => hphy_inst.I_IOINTDQDOUT45
io_intdqdout[46] => hphy_inst.I_IOINTDQDOUT46
io_intdqdout[47] => hphy_inst.I_IOINTDQDOUT47
io_intdqdout[48] => hphy_inst.I_IOINTDQDOUT48
io_intdqdout[49] => hphy_inst.I_IOINTDQDOUT49
io_intdqdout[50] => hphy_inst.I_IOINTDQDOUT50
io_intdqdout[51] => hphy_inst.I_IOINTDQDOUT51
io_intdqdout[52] => hphy_inst.I_IOINTDQDOUT52
io_intdqdout[53] => hphy_inst.I_IOINTDQDOUT53
io_intdqdout[54] => hphy_inst.I_IOINTDQDOUT54
io_intdqdout[55] => hphy_inst.I_IOINTDQDOUT55
io_intdqdout[56] => hphy_inst.I_IOINTDQDOUT56
io_intdqdout[57] => hphy_inst.I_IOINTDQDOUT57
io_intdqdout[58] => hphy_inst.I_IOINTDQDOUT58
io_intdqdout[59] => hphy_inst.I_IOINTDQDOUT59
io_intdqdout[60] => hphy_inst.I_IOINTDQDOUT60
io_intdqdout[61] => hphy_inst.I_IOINTDQDOUT61
io_intdqdout[62] => hphy_inst.I_IOINTDQDOUT62
io_intdqdout[63] => hphy_inst.I_IOINTDQDOUT63
io_intdqdout[64] => hphy_inst.I_IOINTDQDOUT64
io_intdqdout[65] => hphy_inst.I_IOINTDQDOUT65
io_intdqdout[66] => hphy_inst.I_IOINTDQDOUT66
io_intdqdout[67] => hphy_inst.I_IOINTDQDOUT67
io_intdqdout[68] => hphy_inst.I_IOINTDQDOUT68
io_intdqdout[69] => hphy_inst.I_IOINTDQDOUT69
io_intdqdout[70] => hphy_inst.I_IOINTDQDOUT70
io_intdqdout[71] => hphy_inst.I_IOINTDQDOUT71
io_intdqdout[72] => hphy_inst.I_IOINTDQDOUT72
io_intdqdout[73] => hphy_inst.I_IOINTDQDOUT73
io_intdqdout[74] => hphy_inst.I_IOINTDQDOUT74
io_intdqdout[75] => hphy_inst.I_IOINTDQDOUT75
io_intdqdout[76] => hphy_inst.I_IOINTDQDOUT76
io_intdqdout[77] => hphy_inst.I_IOINTDQDOUT77
io_intdqdout[78] => hphy_inst.I_IOINTDQDOUT78
io_intdqdout[79] => hphy_inst.I_IOINTDQDOUT79
io_intdqdout[80] => hphy_inst.I_IOINTDQDOUT80
io_intdqdout[81] => hphy_inst.I_IOINTDQDOUT81
io_intdqdout[82] => hphy_inst.I_IOINTDQDOUT82
io_intdqdout[83] => hphy_inst.I_IOINTDQDOUT83
io_intdqdout[84] => hphy_inst.I_IOINTDQDOUT84
io_intdqdout[85] => hphy_inst.I_IOINTDQDOUT85
io_intdqdout[86] => hphy_inst.I_IOINTDQDOUT86
io_intdqdout[87] => hphy_inst.I_IOINTDQDOUT87
io_intdqdout[88] => hphy_inst.I_IOINTDQDOUT88
io_intdqdout[89] => hphy_inst.I_IOINTDQDOUT89
io_intdqdout[90] => hphy_inst.I_IOINTDQDOUT90
io_intdqdout[91] => hphy_inst.I_IOINTDQDOUT91
io_intdqdout[92] => hphy_inst.I_IOINTDQDOUT92
io_intdqdout[93] => hphy_inst.I_IOINTDQDOUT93
io_intdqdout[94] => hphy_inst.I_IOINTDQDOUT94
io_intdqdout[95] => hphy_inst.I_IOINTDQDOUT95
io_intdqdout[96] => hphy_inst.I_IOINTDQDOUT96
io_intdqdout[97] => hphy_inst.I_IOINTDQDOUT97
io_intdqdout[98] => hphy_inst.I_IOINTDQDOUT98
io_intdqdout[99] => hphy_inst.I_IOINTDQDOUT99
io_intdqdout[100] => hphy_inst.I_IOINTDQDOUT100
io_intdqdout[101] => hphy_inst.I_IOINTDQDOUT101
io_intdqdout[102] => hphy_inst.I_IOINTDQDOUT102
io_intdqdout[103] => hphy_inst.I_IOINTDQDOUT103
io_intdqdout[104] => hphy_inst.I_IOINTDQDOUT104
io_intdqdout[105] => hphy_inst.I_IOINTDQDOUT105
io_intdqdout[106] => hphy_inst.I_IOINTDQDOUT106
io_intdqdout[107] => hphy_inst.I_IOINTDQDOUT107
io_intdqdout[108] => hphy_inst.I_IOINTDQDOUT108
io_intdqdout[109] => hphy_inst.I_IOINTDQDOUT109
io_intdqdout[110] => hphy_inst.I_IOINTDQDOUT110
io_intdqdout[111] => hphy_inst.I_IOINTDQDOUT111
io_intdqdout[112] => hphy_inst.I_IOINTDQDOUT112
io_intdqdout[113] => hphy_inst.I_IOINTDQDOUT113
io_intdqdout[114] => hphy_inst.I_IOINTDQDOUT114
io_intdqdout[115] => hphy_inst.I_IOINTDQDOUT115
io_intdqdout[116] => hphy_inst.I_IOINTDQDOUT116
io_intdqdout[117] => hphy_inst.I_IOINTDQDOUT117
io_intdqdout[118] => hphy_inst.I_IOINTDQDOUT118
io_intdqdout[119] => hphy_inst.I_IOINTDQDOUT119
io_intdqdout[120] => hphy_inst.I_IOINTDQDOUT120
io_intdqdout[121] => hphy_inst.I_IOINTDQDOUT121
io_intdqdout[122] => hphy_inst.I_IOINTDQDOUT122
io_intdqdout[123] => hphy_inst.I_IOINTDQDOUT123
io_intdqdout[124] => hphy_inst.I_IOINTDQDOUT124
io_intdqdout[125] => hphy_inst.I_IOINTDQDOUT125
io_intdqdout[126] => hphy_inst.I_IOINTDQDOUT126
io_intdqdout[127] => hphy_inst.I_IOINTDQDOUT127
io_intdqdout[128] => hphy_inst.I_IOINTDQDOUT128
io_intdqdout[129] => hphy_inst.I_IOINTDQDOUT129
io_intdqdout[130] => hphy_inst.I_IOINTDQDOUT130
io_intdqdout[131] => hphy_inst.I_IOINTDQDOUT131
io_intdqdout[132] => hphy_inst.I_IOINTDQDOUT132
io_intdqdout[133] => hphy_inst.I_IOINTDQDOUT133
io_intdqdout[134] => hphy_inst.I_IOINTDQDOUT134
io_intdqdout[135] => hphy_inst.I_IOINTDQDOUT135
io_intdqdout[136] => hphy_inst.I_IOINTDQDOUT136
io_intdqdout[137] => hphy_inst.I_IOINTDQDOUT137
io_intdqdout[138] => hphy_inst.I_IOINTDQDOUT138
io_intdqdout[139] => hphy_inst.I_IOINTDQDOUT139
io_intdqdout[140] => hphy_inst.I_IOINTDQDOUT140
io_intdqdout[141] => hphy_inst.I_IOINTDQDOUT141
io_intdqdout[142] => hphy_inst.I_IOINTDQDOUT142
io_intdqdout[143] => hphy_inst.I_IOINTDQDOUT143
io_intdqdout[144] => hphy_inst.I_IOINTDQDOUT144
io_intdqdout[145] => hphy_inst.I_IOINTDQDOUT145
io_intdqdout[146] => hphy_inst.I_IOINTDQDOUT146
io_intdqdout[147] => hphy_inst.I_IOINTDQDOUT147
io_intdqdout[148] => hphy_inst.I_IOINTDQDOUT148
io_intdqdout[149] => hphy_inst.I_IOINTDQDOUT149
io_intdqdout[150] => hphy_inst.I_IOINTDQDOUT150
io_intdqdout[151] => hphy_inst.I_IOINTDQDOUT151
io_intdqdout[152] => hphy_inst.I_IOINTDQDOUT152
io_intdqdout[153] => hphy_inst.I_IOINTDQDOUT153
io_intdqdout[154] => hphy_inst.I_IOINTDQDOUT154
io_intdqdout[155] => hphy_inst.I_IOINTDQDOUT155
io_intdqdout[156] => hphy_inst.I_IOINTDQDOUT156
io_intdqdout[157] => hphy_inst.I_IOINTDQDOUT157
io_intdqdout[158] => hphy_inst.I_IOINTDQDOUT158
io_intdqdout[159] => hphy_inst.I_IOINTDQDOUT159
io_intdqdout[160] => hphy_inst.I_IOINTDQDOUT160
io_intdqdout[161] => hphy_inst.I_IOINTDQDOUT161
io_intdqdout[162] => hphy_inst.I_IOINTDQDOUT162
io_intdqdout[163] => hphy_inst.I_IOINTDQDOUT163
io_intdqdout[164] => hphy_inst.I_IOINTDQDOUT164
io_intdqdout[165] => hphy_inst.I_IOINTDQDOUT165
io_intdqdout[166] => hphy_inst.I_IOINTDQDOUT166
io_intdqdout[167] => hphy_inst.I_IOINTDQDOUT167
io_intdqdout[168] => hphy_inst.I_IOINTDQDOUT168
io_intdqdout[169] => hphy_inst.I_IOINTDQDOUT169
io_intdqdout[170] => hphy_inst.I_IOINTDQDOUT170
io_intdqdout[171] => hphy_inst.I_IOINTDQDOUT171
io_intdqdout[172] => hphy_inst.I_IOINTDQDOUT172
io_intdqdout[173] => hphy_inst.I_IOINTDQDOUT173
io_intdqdout[174] => hphy_inst.I_IOINTDQDOUT174
io_intdqdout[175] => hphy_inst.I_IOINTDQDOUT175
io_intdqdout[176] => hphy_inst.I_IOINTDQDOUT176
io_intdqdout[177] => hphy_inst.I_IOINTDQDOUT177
io_intdqdout[178] => hphy_inst.I_IOINTDQDOUT178
io_intdqdout[179] => hphy_inst.I_IOINTDQDOUT179
io_intdqoe[0] => hphy_inst.I_IOINTDQOE
io_intdqoe[1] => hphy_inst.I_IOINTDQOE1
io_intdqoe[2] => hphy_inst.I_IOINTDQOE2
io_intdqoe[3] => hphy_inst.I_IOINTDQOE3
io_intdqoe[4] => hphy_inst.I_IOINTDQOE4
io_intdqoe[5] => hphy_inst.I_IOINTDQOE5
io_intdqoe[6] => hphy_inst.I_IOINTDQOE6
io_intdqoe[7] => hphy_inst.I_IOINTDQOE7
io_intdqoe[8] => hphy_inst.I_IOINTDQOE8
io_intdqoe[9] => hphy_inst.I_IOINTDQOE9
io_intdqoe[10] => hphy_inst.I_IOINTDQOE10
io_intdqoe[11] => hphy_inst.I_IOINTDQOE11
io_intdqoe[12] => hphy_inst.I_IOINTDQOE12
io_intdqoe[13] => hphy_inst.I_IOINTDQOE13
io_intdqoe[14] => hphy_inst.I_IOINTDQOE14
io_intdqoe[15] => hphy_inst.I_IOINTDQOE15
io_intdqoe[16] => hphy_inst.I_IOINTDQOE16
io_intdqoe[17] => hphy_inst.I_IOINTDQOE17
io_intdqoe[18] => hphy_inst.I_IOINTDQOE18
io_intdqoe[19] => hphy_inst.I_IOINTDQOE19
io_intdqoe[20] => hphy_inst.I_IOINTDQOE20
io_intdqoe[21] => hphy_inst.I_IOINTDQOE21
io_intdqoe[22] => hphy_inst.I_IOINTDQOE22
io_intdqoe[23] => hphy_inst.I_IOINTDQOE23
io_intdqoe[24] => hphy_inst.I_IOINTDQOE24
io_intdqoe[25] => hphy_inst.I_IOINTDQOE25
io_intdqoe[26] => hphy_inst.I_IOINTDQOE26
io_intdqoe[27] => hphy_inst.I_IOINTDQOE27
io_intdqoe[28] => hphy_inst.I_IOINTDQOE28
io_intdqoe[29] => hphy_inst.I_IOINTDQOE29
io_intdqoe[30] => hphy_inst.I_IOINTDQOE30
io_intdqoe[31] => hphy_inst.I_IOINTDQOE31
io_intdqoe[32] => hphy_inst.I_IOINTDQOE32
io_intdqoe[33] => hphy_inst.I_IOINTDQOE33
io_intdqoe[34] => hphy_inst.I_IOINTDQOE34
io_intdqoe[35] => hphy_inst.I_IOINTDQOE35
io_intdqoe[36] => hphy_inst.I_IOINTDQOE36
io_intdqoe[37] => hphy_inst.I_IOINTDQOE37
io_intdqoe[38] => hphy_inst.I_IOINTDQOE38
io_intdqoe[39] => hphy_inst.I_IOINTDQOE39
io_intdqoe[40] => hphy_inst.I_IOINTDQOE40
io_intdqoe[41] => hphy_inst.I_IOINTDQOE41
io_intdqoe[42] => hphy_inst.I_IOINTDQOE42
io_intdqoe[43] => hphy_inst.I_IOINTDQOE43
io_intdqoe[44] => hphy_inst.I_IOINTDQOE44
io_intdqoe[45] => hphy_inst.I_IOINTDQOE45
io_intdqoe[46] => hphy_inst.I_IOINTDQOE46
io_intdqoe[47] => hphy_inst.I_IOINTDQOE47
io_intdqoe[48] => hphy_inst.I_IOINTDQOE48
io_intdqoe[49] => hphy_inst.I_IOINTDQOE49
io_intdqoe[50] => hphy_inst.I_IOINTDQOE50
io_intdqoe[51] => hphy_inst.I_IOINTDQOE51
io_intdqoe[52] => hphy_inst.I_IOINTDQOE52
io_intdqoe[53] => hphy_inst.I_IOINTDQOE53
io_intdqoe[54] => hphy_inst.I_IOINTDQOE54
io_intdqoe[55] => hphy_inst.I_IOINTDQOE55
io_intdqoe[56] => hphy_inst.I_IOINTDQOE56
io_intdqoe[57] => hphy_inst.I_IOINTDQOE57
io_intdqoe[58] => hphy_inst.I_IOINTDQOE58
io_intdqoe[59] => hphy_inst.I_IOINTDQOE59
io_intdqoe[60] => hphy_inst.I_IOINTDQOE60
io_intdqoe[61] => hphy_inst.I_IOINTDQOE61
io_intdqoe[62] => hphy_inst.I_IOINTDQOE62
io_intdqoe[63] => hphy_inst.I_IOINTDQOE63
io_intdqoe[64] => hphy_inst.I_IOINTDQOE64
io_intdqoe[65] => hphy_inst.I_IOINTDQOE65
io_intdqoe[66] => hphy_inst.I_IOINTDQOE66
io_intdqoe[67] => hphy_inst.I_IOINTDQOE67
io_intdqoe[68] => hphy_inst.I_IOINTDQOE68
io_intdqoe[69] => hphy_inst.I_IOINTDQOE69
io_intdqoe[70] => hphy_inst.I_IOINTDQOE70
io_intdqoe[71] => hphy_inst.I_IOINTDQOE71
io_intdqoe[72] => hphy_inst.I_IOINTDQOE72
io_intdqoe[73] => hphy_inst.I_IOINTDQOE73
io_intdqoe[74] => hphy_inst.I_IOINTDQOE74
io_intdqoe[75] => hphy_inst.I_IOINTDQOE75
io_intdqoe[76] => hphy_inst.I_IOINTDQOE76
io_intdqoe[77] => hphy_inst.I_IOINTDQOE77
io_intdqoe[78] => hphy_inst.I_IOINTDQOE78
io_intdqoe[79] => hphy_inst.I_IOINTDQOE79
io_intdqoe[80] => hphy_inst.I_IOINTDQOE80
io_intdqoe[81] => hphy_inst.I_IOINTDQOE81
io_intdqoe[82] => hphy_inst.I_IOINTDQOE82
io_intdqoe[83] => hphy_inst.I_IOINTDQOE83
io_intdqoe[84] => hphy_inst.I_IOINTDQOE84
io_intdqoe[85] => hphy_inst.I_IOINTDQOE85
io_intdqoe[86] => hphy_inst.I_IOINTDQOE86
io_intdqoe[87] => hphy_inst.I_IOINTDQOE87
io_intdqoe[88] => hphy_inst.I_IOINTDQOE88
io_intdqoe[89] => hphy_inst.I_IOINTDQOE89
io_intdqsbdout[0] => hphy_inst.I_IOINTDQSBDOUT
io_intdqsbdout[1] => hphy_inst.I_IOINTDQSBDOUT1
io_intdqsbdout[2] => hphy_inst.I_IOINTDQSBDOUT2
io_intdqsbdout[3] => hphy_inst.I_IOINTDQSBDOUT3
io_intdqsbdout[4] => hphy_inst.I_IOINTDQSBDOUT4
io_intdqsbdout[5] => hphy_inst.I_IOINTDQSBDOUT5
io_intdqsbdout[6] => hphy_inst.I_IOINTDQSBDOUT6
io_intdqsbdout[7] => hphy_inst.I_IOINTDQSBDOUT7
io_intdqsbdout[8] => hphy_inst.I_IOINTDQSBDOUT8
io_intdqsbdout[9] => hphy_inst.I_IOINTDQSBDOUT9
io_intdqsbdout[10] => hphy_inst.I_IOINTDQSBDOUT10
io_intdqsbdout[11] => hphy_inst.I_IOINTDQSBDOUT11
io_intdqsbdout[12] => hphy_inst.I_IOINTDQSBDOUT12
io_intdqsbdout[13] => hphy_inst.I_IOINTDQSBDOUT13
io_intdqsbdout[14] => hphy_inst.I_IOINTDQSBDOUT14
io_intdqsbdout[15] => hphy_inst.I_IOINTDQSBDOUT15
io_intdqsbdout[16] => hphy_inst.I_IOINTDQSBDOUT16
io_intdqsbdout[17] => hphy_inst.I_IOINTDQSBDOUT17
io_intdqsbdout[18] => hphy_inst.I_IOINTDQSBDOUT18
io_intdqsbdout[19] => hphy_inst.I_IOINTDQSBDOUT19
io_intdqsboe[0] => hphy_inst.I_IOINTDQSBOE
io_intdqsboe[1] => hphy_inst.I_IOINTDQSBOE1
io_intdqsboe[2] => hphy_inst.I_IOINTDQSBOE2
io_intdqsboe[3] => hphy_inst.I_IOINTDQSBOE3
io_intdqsboe[4] => hphy_inst.I_IOINTDQSBOE4
io_intdqsboe[5] => hphy_inst.I_IOINTDQSBOE5
io_intdqsboe[6] => hphy_inst.I_IOINTDQSBOE6
io_intdqsboe[7] => hphy_inst.I_IOINTDQSBOE7
io_intdqsboe[8] => hphy_inst.I_IOINTDQSBOE8
io_intdqsboe[9] => hphy_inst.I_IOINTDQSBOE9
io_intdqsdout[0] => hphy_inst.I_IOINTDQSDOUT
io_intdqsdout[1] => hphy_inst.I_IOINTDQSDOUT1
io_intdqsdout[2] => hphy_inst.I_IOINTDQSDOUT2
io_intdqsdout[3] => hphy_inst.I_IOINTDQSDOUT3
io_intdqsdout[4] => hphy_inst.I_IOINTDQSDOUT4
io_intdqsdout[5] => hphy_inst.I_IOINTDQSDOUT5
io_intdqsdout[6] => hphy_inst.I_IOINTDQSDOUT6
io_intdqsdout[7] => hphy_inst.I_IOINTDQSDOUT7
io_intdqsdout[8] => hphy_inst.I_IOINTDQSDOUT8
io_intdqsdout[9] => hphy_inst.I_IOINTDQSDOUT9
io_intdqsdout[10] => hphy_inst.I_IOINTDQSDOUT10
io_intdqsdout[11] => hphy_inst.I_IOINTDQSDOUT11
io_intdqsdout[12] => hphy_inst.I_IOINTDQSDOUT12
io_intdqsdout[13] => hphy_inst.I_IOINTDQSDOUT13
io_intdqsdout[14] => hphy_inst.I_IOINTDQSDOUT14
io_intdqsdout[15] => hphy_inst.I_IOINTDQSDOUT15
io_intdqsdout[16] => hphy_inst.I_IOINTDQSDOUT16
io_intdqsdout[17] => hphy_inst.I_IOINTDQSDOUT17
io_intdqsdout[18] => hphy_inst.I_IOINTDQSDOUT18
io_intdqsdout[19] => hphy_inst.I_IOINTDQSDOUT19
io_intdqslogicdqsena[0] => hphy_inst.I_IOINTDQSLOGICDQSENA
io_intdqslogicdqsena[1] => hphy_inst.I_IOINTDQSLOGICDQSENA1
io_intdqslogicdqsena[2] => hphy_inst.I_IOINTDQSLOGICDQSENA2
io_intdqslogicdqsena[3] => hphy_inst.I_IOINTDQSLOGICDQSENA3
io_intdqslogicdqsena[4] => hphy_inst.I_IOINTDQSLOGICDQSENA4
io_intdqslogicdqsena[5] => hphy_inst.I_IOINTDQSLOGICDQSENA5
io_intdqslogicdqsena[6] => hphy_inst.I_IOINTDQSLOGICDQSENA6
io_intdqslogicdqsena[7] => hphy_inst.I_IOINTDQSLOGICDQSENA7
io_intdqslogicdqsena[8] => hphy_inst.I_IOINTDQSLOGICDQSENA8
io_intdqslogicdqsena[9] => hphy_inst.I_IOINTDQSLOGICDQSENA9
io_intdqslogicfiforeset[0] => hphy_inst.I_IOINTDQSLOGICFIFORESET
io_intdqslogicfiforeset[1] => hphy_inst.I_IOINTDQSLOGICFIFORESET1
io_intdqslogicfiforeset[2] => hphy_inst.I_IOINTDQSLOGICFIFORESET2
io_intdqslogicfiforeset[3] => hphy_inst.I_IOINTDQSLOGICFIFORESET3
io_intdqslogicfiforeset[4] => hphy_inst.I_IOINTDQSLOGICFIFORESET4
io_intdqslogicincrdataen[0] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN
io_intdqslogicincrdataen[1] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN1
io_intdqslogicincrdataen[2] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN2
io_intdqslogicincrdataen[3] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN3
io_intdqslogicincrdataen[4] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN4
io_intdqslogicincrdataen[5] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN5
io_intdqslogicincrdataen[6] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN6
io_intdqslogicincrdataen[7] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN7
io_intdqslogicincrdataen[8] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN8
io_intdqslogicincrdataen[9] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN9
io_intdqslogicincwrptr[0] => hphy_inst.I_IOINTDQSLOGICINCWRPTR
io_intdqslogicincwrptr[1] => hphy_inst.I_IOINTDQSLOGICINCWRPTR1
io_intdqslogicincwrptr[2] => hphy_inst.I_IOINTDQSLOGICINCWRPTR2
io_intdqslogicincwrptr[3] => hphy_inst.I_IOINTDQSLOGICINCWRPTR3
io_intdqslogicincwrptr[4] => hphy_inst.I_IOINTDQSLOGICINCWRPTR4
io_intdqslogicincwrptr[5] => hphy_inst.I_IOINTDQSLOGICINCWRPTR5
io_intdqslogicincwrptr[6] => hphy_inst.I_IOINTDQSLOGICINCWRPTR6
io_intdqslogicincwrptr[7] => hphy_inst.I_IOINTDQSLOGICINCWRPTR7
io_intdqslogicincwrptr[8] => hphy_inst.I_IOINTDQSLOGICINCWRPTR8
io_intdqslogicincwrptr[9] => hphy_inst.I_IOINTDQSLOGICINCWRPTR9
io_intdqslogicoct[0] => hphy_inst.I_IOINTDQSLOGICOCT
io_intdqslogicoct[1] => hphy_inst.I_IOINTDQSLOGICOCT1
io_intdqslogicoct[2] => hphy_inst.I_IOINTDQSLOGICOCT2
io_intdqslogicoct[3] => hphy_inst.I_IOINTDQSLOGICOCT3
io_intdqslogicoct[4] => hphy_inst.I_IOINTDQSLOGICOCT4
io_intdqslogicoct[5] => hphy_inst.I_IOINTDQSLOGICOCT5
io_intdqslogicoct[6] => hphy_inst.I_IOINTDQSLOGICOCT6
io_intdqslogicoct[7] => hphy_inst.I_IOINTDQSLOGICOCT7
io_intdqslogicoct[8] => hphy_inst.I_IOINTDQSLOGICOCT8
io_intdqslogicoct[9] => hphy_inst.I_IOINTDQSLOGICOCT9
io_intdqslogicrdatavalid[0] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID
io_intdqslogicrdatavalid[1] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID1
io_intdqslogicrdatavalid[2] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID2
io_intdqslogicrdatavalid[3] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID3
io_intdqslogicrdatavalid[4] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID4
io_intdqslogicreadlatency[0] => hphy_inst.I_IOINTDQSLOGICREADLATENCY
io_intdqslogicreadlatency[1] => hphy_inst.I_IOINTDQSLOGICREADLATENCY1
io_intdqslogicreadlatency[2] => hphy_inst.I_IOINTDQSLOGICREADLATENCY2
io_intdqslogicreadlatency[3] => hphy_inst.I_IOINTDQSLOGICREADLATENCY3
io_intdqslogicreadlatency[4] => hphy_inst.I_IOINTDQSLOGICREADLATENCY4
io_intdqslogicreadlatency[5] => hphy_inst.I_IOINTDQSLOGICREADLATENCY5
io_intdqslogicreadlatency[6] => hphy_inst.I_IOINTDQSLOGICREADLATENCY6
io_intdqslogicreadlatency[7] => hphy_inst.I_IOINTDQSLOGICREADLATENCY7
io_intdqslogicreadlatency[8] => hphy_inst.I_IOINTDQSLOGICREADLATENCY8
io_intdqslogicreadlatency[9] => hphy_inst.I_IOINTDQSLOGICREADLATENCY9
io_intdqslogicreadlatency[10] => hphy_inst.I_IOINTDQSLOGICREADLATENCY10
io_intdqslogicreadlatency[11] => hphy_inst.I_IOINTDQSLOGICREADLATENCY11
io_intdqslogicreadlatency[12] => hphy_inst.I_IOINTDQSLOGICREADLATENCY12
io_intdqslogicreadlatency[13] => hphy_inst.I_IOINTDQSLOGICREADLATENCY13
io_intdqslogicreadlatency[14] => hphy_inst.I_IOINTDQSLOGICREADLATENCY14
io_intdqslogicreadlatency[15] => hphy_inst.I_IOINTDQSLOGICREADLATENCY15
io_intdqslogicreadlatency[16] => hphy_inst.I_IOINTDQSLOGICREADLATENCY16
io_intdqslogicreadlatency[17] => hphy_inst.I_IOINTDQSLOGICREADLATENCY17
io_intdqslogicreadlatency[18] => hphy_inst.I_IOINTDQSLOGICREADLATENCY18
io_intdqslogicreadlatency[19] => hphy_inst.I_IOINTDQSLOGICREADLATENCY19
io_intdqslogicreadlatency[20] => hphy_inst.I_IOINTDQSLOGICREADLATENCY20
io_intdqslogicreadlatency[21] => hphy_inst.I_IOINTDQSLOGICREADLATENCY21
io_intdqslogicreadlatency[22] => hphy_inst.I_IOINTDQSLOGICREADLATENCY22
io_intdqslogicreadlatency[23] => hphy_inst.I_IOINTDQSLOGICREADLATENCY23
io_intdqslogicreadlatency[24] => hphy_inst.I_IOINTDQSLOGICREADLATENCY24
io_intdqsoe[0] => hphy_inst.I_IOINTDQSOE
io_intdqsoe[1] => hphy_inst.I_IOINTDQSOE1
io_intdqsoe[2] => hphy_inst.I_IOINTDQSOE2
io_intdqsoe[3] => hphy_inst.I_IOINTDQSOE3
io_intdqsoe[4] => hphy_inst.I_IOINTDQSOE4
io_intdqsoe[5] => hphy_inst.I_IOINTDQSOE5
io_intdqsoe[6] => hphy_inst.I_IOINTDQSOE6
io_intdqsoe[7] => hphy_inst.I_IOINTDQSOE7
io_intdqsoe[8] => hphy_inst.I_IOINTDQSOE8
io_intdqsoe[9] => hphy_inst.I_IOINTDQSOE9
io_intodtdout[0] => hphy_inst.I_IOINTODTDOUT
io_intodtdout[1] => hphy_inst.I_IOINTODTDOUT1
io_intodtdout[2] => hphy_inst.I_IOINTODTDOUT2
io_intodtdout[3] => hphy_inst.I_IOINTODTDOUT3
io_intodtdout[4] => hphy_inst.I_IOINTODTDOUT4
io_intodtdout[5] => hphy_inst.I_IOINTODTDOUT5
io_intodtdout[6] => hphy_inst.I_IOINTODTDOUT6
io_intodtdout[7] => hphy_inst.I_IOINTODTDOUT7
io_intrasndout[0] => hphy_inst.I_IOINTRASNDOUT
io_intrasndout[1] => hphy_inst.I_IOINTRASNDOUT1
io_intrasndout[2] => hphy_inst.I_IOINTRASNDOUT2
io_intrasndout[3] => hphy_inst.I_IOINTRASNDOUT3
io_intresetndout[0] => hphy_inst.I_IOINTRESETNDOUT
io_intresetndout[1] => hphy_inst.I_IOINTRESETNDOUT1
io_intresetndout[2] => hphy_inst.I_IOINTRESETNDOUT2
io_intresetndout[3] => hphy_inst.I_IOINTRESETNDOUT3
io_intwendout[0] => hphy_inst.I_IOINTWENDOUT
io_intwendout[1] => hphy_inst.I_IOINTWENDOUT1
io_intwendout[2] => hphy_inst.I_IOINTWENDOUT2
io_intwendout[3] => hphy_inst.I_IOINTWENDOUT3
io_intafirlat[0] <= hphy_inst.O_IOINTAFIRLAT
io_intafirlat[1] <= hphy_inst.O_IOINTAFIRLAT1
io_intafirlat[2] <= hphy_inst.O_IOINTAFIRLAT2
io_intafirlat[3] <= hphy_inst.O_IOINTAFIRLAT3
io_intafirlat[4] <= hphy_inst.O_IOINTAFIRLAT4
io_intafiwlat[0] <= hphy_inst.O_IOINTAFIWLAT
io_intafiwlat[1] <= hphy_inst.O_IOINTAFIWLAT1
io_intafiwlat[2] <= hphy_inst.O_IOINTAFIWLAT2
io_intafiwlat[3] <= hphy_inst.O_IOINTAFIWLAT3
io_intaficalfail <= hphy_inst.O_IOINTAFICALFAIL
io_intaficalsuccess <= hphy_inst.O_IOINTAFICALSUCCESS
mem_a[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[4] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[5] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[6] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[7] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[8] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[9] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[10] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[11] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[12] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[13] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[14] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_ba[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_cs_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cs_n
mem_cke[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cke
mem_odt[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_odt
mem_we_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_we_n
mem_ras_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cas_n
mem_reset_n <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_reset_n
mem_dq[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[8] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[9] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[10] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[11] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[12] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[13] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[14] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[15] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[16] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[17] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[18] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[19] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[20] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[21] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[22] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[23] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[24] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[25] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[26] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[27] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[28] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[29] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[30] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[31] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dm[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_ck[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
reset_n_scc_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
reset_n_avl_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
scc_data => scc_data.IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
phy_clk <= seq_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_clk <= hps_sdram_p0_acv_ldc:memphy_ldc.afi_clk
phy_reset_n <= phy_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_afi_clk => pll_afi_clk.IN1
pll_afi_half_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN2
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN2
pll_write_clk => pll_write_clk.IN2
pll_write_clk_pre_phy_clk => dll_clk.DATAIN
pll_dqs_ena_clk => pll_dqs_ena_clk.IN1
seq_clk => phy_clk.DATAIN
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
dll_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
dll_pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN2
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN2
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN2
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN2
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN2
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN2
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN2


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
reset_n_addr_cmd_clk => reset_n_addr_cmd_clk.IN1
reset_n_afi_clk => reset_n_core_clk.IN5
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN4
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN4
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN4
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN4
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN4
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN4
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN4
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN4
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN4
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN4
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN4
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN4
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN4
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN4
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN4
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN4
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN4
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN4
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN4
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN4
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN4
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN4
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN4
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN4
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN4
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN4
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN4
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN4
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN4
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN4
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN4
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN4
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
phy_ddio_address[60] => phy_ddio_address[60].IN1
phy_ddio_address[61] => phy_ddio_address[61].IN1
phy_ddio_address[62] => phy_ddio_address[62].IN1
phy_ddio_address[63] => phy_ddio_address[63].IN1
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cs_n[4] => phy_ddio_cs_n[4].IN1
phy_ddio_cs_n[5] => phy_ddio_cs_n[5].IN1
phy_ddio_cs_n[6] => phy_ddio_cs_n[6].IN1
phy_ddio_cs_n[7] => phy_ddio_cs_n[7].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_cke[4] => phy_ddio_cke[4].IN1
phy_ddio_cke[5] => phy_ddio_cke[5].IN1
phy_ddio_cke[6] => phy_ddio_cke[6].IN1
phy_ddio_cke[7] => phy_ddio_cke[7].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_odt[4] => phy_ddio_odt[4].IN1
phy_ddio_odt[5] => phy_ddio_odt[5].IN1
phy_ddio_odt[6] => phy_ddio_odt[6].IN1
phy_ddio_odt[7] => phy_ddio_odt[7].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => phy_ddio_ck[0].IN1
phy_ddio_ck[1] => phy_ddio_ck[1].IN1
phy_ddio_ck[2] => phy_ddio_ck[2].IN1
phy_ddio_ck[3] => phy_ddio_ck[3].IN1
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[3] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[4] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[5] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[6] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[7] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[8] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[9] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[10] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[11] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[12] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[13] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[14] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_bank[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_cs_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cs_n
phy_mem_cke[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cke
phy_mem_odt[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_odt
phy_mem_we_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_we_n
phy_mem_ras_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ras_n
phy_mem_cas_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cas_n
phy_mem_reset_n <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_reset_n
pll_afi_clk => core_clk.IN4
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN5
pll_avl_clk => hr_clk.IN5
avl_clk => ~NO_FANOUT~
pll_mem_clk => ~NO_FANOUT~
pll_mem_phy_clk => pll_mem_phy_clk.IN5
pll_write_clk => pll_write_clk.IN5
pll_dqs_ena_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
phy_mem_dq[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[1] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[2] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[3] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[4] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[5] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[6] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[7] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[8] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[9] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[10] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[11] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[12] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[13] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[14] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[15] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[16] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[17] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[18] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[19] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[20] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[21] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[22] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[23] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[24] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[25] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[26] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[27] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[28] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[29] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[30] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[31] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dm[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.extra_write_data_out
phy_mem_ck[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck
phy_mem_ck_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_io
mem_dqs[1] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_io
mem_dqs[2] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_io
mem_dqs[3] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_io
mem_dqs_n[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[1] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[2] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[3] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_n_io
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN5
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN5
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN5
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN5
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN5
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN5
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN5
scc_clk => scc_clk.IN4
scc_data => scc_data.IN4
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd => scc_upd.IN4
seq_read_latency_counter[0] => ~NO_FANOUT~
seq_read_latency_counter[1] => ~NO_FANOUT~
seq_read_latency_counter[2] => ~NO_FANOUT~
seq_read_latency_counter[3] => ~NO_FANOUT~
seq_read_latency_counter[4] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[3] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[3] => ~NO_FANOUT~
phy_ddio_dmdout[0] => phy_ddio_dmdout[0].IN1
phy_ddio_dmdout[1] => phy_ddio_dmdout[1].IN1
phy_ddio_dmdout[2] => phy_ddio_dmdout[2].IN1
phy_ddio_dmdout[3] => phy_ddio_dmdout[3].IN1
phy_ddio_dmdout[4] => phy_ddio_dmdout[4].IN1
phy_ddio_dmdout[5] => phy_ddio_dmdout[5].IN1
phy_ddio_dmdout[6] => phy_ddio_dmdout[6].IN1
phy_ddio_dmdout[7] => phy_ddio_dmdout[7].IN1
phy_ddio_dmdout[8] => phy_ddio_dmdout[8].IN1
phy_ddio_dmdout[9] => phy_ddio_dmdout[9].IN1
phy_ddio_dmdout[10] => phy_ddio_dmdout[10].IN1
phy_ddio_dmdout[11] => phy_ddio_dmdout[11].IN1
phy_ddio_dmdout[12] => phy_ddio_dmdout[12].IN1
phy_ddio_dmdout[13] => phy_ddio_dmdout[13].IN1
phy_ddio_dmdout[14] => phy_ddio_dmdout[14].IN1
phy_ddio_dmdout[15] => phy_ddio_dmdout[15].IN1
phy_ddio_dmdout[16] => ~NO_FANOUT~
phy_ddio_dmdout[17] => ~NO_FANOUT~
phy_ddio_dmdout[18] => ~NO_FANOUT~
phy_ddio_dmdout[19] => ~NO_FANOUT~
phy_ddio_dmdout[20] => ~NO_FANOUT~
phy_ddio_dmdout[21] => ~NO_FANOUT~
phy_ddio_dmdout[22] => ~NO_FANOUT~
phy_ddio_dmdout[23] => ~NO_FANOUT~
phy_ddio_dmdout[24] => ~NO_FANOUT~
phy_ddio_dqdout[0] => phy_ddio_dqdout[0].IN1
phy_ddio_dqdout[1] => phy_ddio_dqdout[1].IN1
phy_ddio_dqdout[2] => phy_ddio_dqdout[2].IN1
phy_ddio_dqdout[3] => phy_ddio_dqdout[3].IN1
phy_ddio_dqdout[4] => phy_ddio_dqdout[4].IN1
phy_ddio_dqdout[5] => phy_ddio_dqdout[5].IN1
phy_ddio_dqdout[6] => phy_ddio_dqdout[6].IN1
phy_ddio_dqdout[7] => phy_ddio_dqdout[7].IN1
phy_ddio_dqdout[8] => phy_ddio_dqdout[8].IN1
phy_ddio_dqdout[9] => phy_ddio_dqdout[9].IN1
phy_ddio_dqdout[10] => phy_ddio_dqdout[10].IN1
phy_ddio_dqdout[11] => phy_ddio_dqdout[11].IN1
phy_ddio_dqdout[12] => phy_ddio_dqdout[12].IN1
phy_ddio_dqdout[13] => phy_ddio_dqdout[13].IN1
phy_ddio_dqdout[14] => phy_ddio_dqdout[14].IN1
phy_ddio_dqdout[15] => phy_ddio_dqdout[15].IN1
phy_ddio_dqdout[16] => phy_ddio_dqdout[16].IN1
phy_ddio_dqdout[17] => phy_ddio_dqdout[17].IN1
phy_ddio_dqdout[18] => phy_ddio_dqdout[18].IN1
phy_ddio_dqdout[19] => phy_ddio_dqdout[19].IN1
phy_ddio_dqdout[20] => phy_ddio_dqdout[20].IN1
phy_ddio_dqdout[21] => phy_ddio_dqdout[21].IN1
phy_ddio_dqdout[22] => phy_ddio_dqdout[22].IN1
phy_ddio_dqdout[23] => phy_ddio_dqdout[23].IN1
phy_ddio_dqdout[24] => phy_ddio_dqdout[24].IN1
phy_ddio_dqdout[25] => phy_ddio_dqdout[25].IN1
phy_ddio_dqdout[26] => phy_ddio_dqdout[26].IN1
phy_ddio_dqdout[27] => phy_ddio_dqdout[27].IN1
phy_ddio_dqdout[28] => phy_ddio_dqdout[28].IN1
phy_ddio_dqdout[29] => phy_ddio_dqdout[29].IN1
phy_ddio_dqdout[30] => phy_ddio_dqdout[30].IN1
phy_ddio_dqdout[31] => phy_ddio_dqdout[31].IN1
phy_ddio_dqdout[32] => ~NO_FANOUT~
phy_ddio_dqdout[33] => ~NO_FANOUT~
phy_ddio_dqdout[34] => ~NO_FANOUT~
phy_ddio_dqdout[35] => ~NO_FANOUT~
phy_ddio_dqdout[36] => phy_ddio_dqdout[36].IN1
phy_ddio_dqdout[37] => phy_ddio_dqdout[37].IN1
phy_ddio_dqdout[38] => phy_ddio_dqdout[38].IN1
phy_ddio_dqdout[39] => phy_ddio_dqdout[39].IN1
phy_ddio_dqdout[40] => phy_ddio_dqdout[40].IN1
phy_ddio_dqdout[41] => phy_ddio_dqdout[41].IN1
phy_ddio_dqdout[42] => phy_ddio_dqdout[42].IN1
phy_ddio_dqdout[43] => phy_ddio_dqdout[43].IN1
phy_ddio_dqdout[44] => phy_ddio_dqdout[44].IN1
phy_ddio_dqdout[45] => phy_ddio_dqdout[45].IN1
phy_ddio_dqdout[46] => phy_ddio_dqdout[46].IN1
phy_ddio_dqdout[47] => phy_ddio_dqdout[47].IN1
phy_ddio_dqdout[48] => phy_ddio_dqdout[48].IN1
phy_ddio_dqdout[49] => phy_ddio_dqdout[49].IN1
phy_ddio_dqdout[50] => phy_ddio_dqdout[50].IN1
phy_ddio_dqdout[51] => phy_ddio_dqdout[51].IN1
phy_ddio_dqdout[52] => phy_ddio_dqdout[52].IN1
phy_ddio_dqdout[53] => phy_ddio_dqdout[53].IN1
phy_ddio_dqdout[54] => phy_ddio_dqdout[54].IN1
phy_ddio_dqdout[55] => phy_ddio_dqdout[55].IN1
phy_ddio_dqdout[56] => phy_ddio_dqdout[56].IN1
phy_ddio_dqdout[57] => phy_ddio_dqdout[57].IN1
phy_ddio_dqdout[58] => phy_ddio_dqdout[58].IN1
phy_ddio_dqdout[59] => phy_ddio_dqdout[59].IN1
phy_ddio_dqdout[60] => phy_ddio_dqdout[60].IN1
phy_ddio_dqdout[61] => phy_ddio_dqdout[61].IN1
phy_ddio_dqdout[62] => phy_ddio_dqdout[62].IN1
phy_ddio_dqdout[63] => phy_ddio_dqdout[63].IN1
phy_ddio_dqdout[64] => phy_ddio_dqdout[64].IN1
phy_ddio_dqdout[65] => phy_ddio_dqdout[65].IN1
phy_ddio_dqdout[66] => phy_ddio_dqdout[66].IN1
phy_ddio_dqdout[67] => phy_ddio_dqdout[67].IN1
phy_ddio_dqdout[68] => ~NO_FANOUT~
phy_ddio_dqdout[69] => ~NO_FANOUT~
phy_ddio_dqdout[70] => ~NO_FANOUT~
phy_ddio_dqdout[71] => ~NO_FANOUT~
phy_ddio_dqdout[72] => phy_ddio_dqdout[72].IN1
phy_ddio_dqdout[73] => phy_ddio_dqdout[73].IN1
phy_ddio_dqdout[74] => phy_ddio_dqdout[74].IN1
phy_ddio_dqdout[75] => phy_ddio_dqdout[75].IN1
phy_ddio_dqdout[76] => phy_ddio_dqdout[76].IN1
phy_ddio_dqdout[77] => phy_ddio_dqdout[77].IN1
phy_ddio_dqdout[78] => phy_ddio_dqdout[78].IN1
phy_ddio_dqdout[79] => phy_ddio_dqdout[79].IN1
phy_ddio_dqdout[80] => phy_ddio_dqdout[80].IN1
phy_ddio_dqdout[81] => phy_ddio_dqdout[81].IN1
phy_ddio_dqdout[82] => phy_ddio_dqdout[82].IN1
phy_ddio_dqdout[83] => phy_ddio_dqdout[83].IN1
phy_ddio_dqdout[84] => phy_ddio_dqdout[84].IN1
phy_ddio_dqdout[85] => phy_ddio_dqdout[85].IN1
phy_ddio_dqdout[86] => phy_ddio_dqdout[86].IN1
phy_ddio_dqdout[87] => phy_ddio_dqdout[87].IN1
phy_ddio_dqdout[88] => phy_ddio_dqdout[88].IN1
phy_ddio_dqdout[89] => phy_ddio_dqdout[89].IN1
phy_ddio_dqdout[90] => phy_ddio_dqdout[90].IN1
phy_ddio_dqdout[91] => phy_ddio_dqdout[91].IN1
phy_ddio_dqdout[92] => phy_ddio_dqdout[92].IN1
phy_ddio_dqdout[93] => phy_ddio_dqdout[93].IN1
phy_ddio_dqdout[94] => phy_ddio_dqdout[94].IN1
phy_ddio_dqdout[95] => phy_ddio_dqdout[95].IN1
phy_ddio_dqdout[96] => phy_ddio_dqdout[96].IN1
phy_ddio_dqdout[97] => phy_ddio_dqdout[97].IN1
phy_ddio_dqdout[98] => phy_ddio_dqdout[98].IN1
phy_ddio_dqdout[99] => phy_ddio_dqdout[99].IN1
phy_ddio_dqdout[100] => phy_ddio_dqdout[100].IN1
phy_ddio_dqdout[101] => phy_ddio_dqdout[101].IN1
phy_ddio_dqdout[102] => phy_ddio_dqdout[102].IN1
phy_ddio_dqdout[103] => phy_ddio_dqdout[103].IN1
phy_ddio_dqdout[104] => ~NO_FANOUT~
phy_ddio_dqdout[105] => ~NO_FANOUT~
phy_ddio_dqdout[106] => ~NO_FANOUT~
phy_ddio_dqdout[107] => ~NO_FANOUT~
phy_ddio_dqdout[108] => phy_ddio_dqdout[108].IN1
phy_ddio_dqdout[109] => phy_ddio_dqdout[109].IN1
phy_ddio_dqdout[110] => phy_ddio_dqdout[110].IN1
phy_ddio_dqdout[111] => phy_ddio_dqdout[111].IN1
phy_ddio_dqdout[112] => phy_ddio_dqdout[112].IN1
phy_ddio_dqdout[113] => phy_ddio_dqdout[113].IN1
phy_ddio_dqdout[114] => phy_ddio_dqdout[114].IN1
phy_ddio_dqdout[115] => phy_ddio_dqdout[115].IN1
phy_ddio_dqdout[116] => phy_ddio_dqdout[116].IN1
phy_ddio_dqdout[117] => phy_ddio_dqdout[117].IN1
phy_ddio_dqdout[118] => phy_ddio_dqdout[118].IN1
phy_ddio_dqdout[119] => phy_ddio_dqdout[119].IN1
phy_ddio_dqdout[120] => phy_ddio_dqdout[120].IN1
phy_ddio_dqdout[121] => phy_ddio_dqdout[121].IN1
phy_ddio_dqdout[122] => phy_ddio_dqdout[122].IN1
phy_ddio_dqdout[123] => phy_ddio_dqdout[123].IN1
phy_ddio_dqdout[124] => phy_ddio_dqdout[124].IN1
phy_ddio_dqdout[125] => phy_ddio_dqdout[125].IN1
phy_ddio_dqdout[126] => phy_ddio_dqdout[126].IN1
phy_ddio_dqdout[127] => phy_ddio_dqdout[127].IN1
phy_ddio_dqdout[128] => phy_ddio_dqdout[128].IN1
phy_ddio_dqdout[129] => phy_ddio_dqdout[129].IN1
phy_ddio_dqdout[130] => phy_ddio_dqdout[130].IN1
phy_ddio_dqdout[131] => phy_ddio_dqdout[131].IN1
phy_ddio_dqdout[132] => phy_ddio_dqdout[132].IN1
phy_ddio_dqdout[133] => phy_ddio_dqdout[133].IN1
phy_ddio_dqdout[134] => phy_ddio_dqdout[134].IN1
phy_ddio_dqdout[135] => phy_ddio_dqdout[135].IN1
phy_ddio_dqdout[136] => phy_ddio_dqdout[136].IN1
phy_ddio_dqdout[137] => phy_ddio_dqdout[137].IN1
phy_ddio_dqdout[138] => phy_ddio_dqdout[138].IN1
phy_ddio_dqdout[139] => phy_ddio_dqdout[139].IN1
phy_ddio_dqdout[140] => ~NO_FANOUT~
phy_ddio_dqdout[141] => ~NO_FANOUT~
phy_ddio_dqdout[142] => ~NO_FANOUT~
phy_ddio_dqdout[143] => ~NO_FANOUT~
phy_ddio_dqdout[144] => ~NO_FANOUT~
phy_ddio_dqdout[145] => ~NO_FANOUT~
phy_ddio_dqdout[146] => ~NO_FANOUT~
phy_ddio_dqdout[147] => ~NO_FANOUT~
phy_ddio_dqdout[148] => ~NO_FANOUT~
phy_ddio_dqdout[149] => ~NO_FANOUT~
phy_ddio_dqdout[150] => ~NO_FANOUT~
phy_ddio_dqdout[151] => ~NO_FANOUT~
phy_ddio_dqdout[152] => ~NO_FANOUT~
phy_ddio_dqdout[153] => ~NO_FANOUT~
phy_ddio_dqdout[154] => ~NO_FANOUT~
phy_ddio_dqdout[155] => ~NO_FANOUT~
phy_ddio_dqdout[156] => ~NO_FANOUT~
phy_ddio_dqdout[157] => ~NO_FANOUT~
phy_ddio_dqdout[158] => ~NO_FANOUT~
phy_ddio_dqdout[159] => ~NO_FANOUT~
phy_ddio_dqdout[160] => ~NO_FANOUT~
phy_ddio_dqdout[161] => ~NO_FANOUT~
phy_ddio_dqdout[162] => ~NO_FANOUT~
phy_ddio_dqdout[163] => ~NO_FANOUT~
phy_ddio_dqdout[164] => ~NO_FANOUT~
phy_ddio_dqdout[165] => ~NO_FANOUT~
phy_ddio_dqdout[166] => ~NO_FANOUT~
phy_ddio_dqdout[167] => ~NO_FANOUT~
phy_ddio_dqdout[168] => ~NO_FANOUT~
phy_ddio_dqdout[169] => ~NO_FANOUT~
phy_ddio_dqdout[170] => ~NO_FANOUT~
phy_ddio_dqdout[171] => ~NO_FANOUT~
phy_ddio_dqdout[172] => ~NO_FANOUT~
phy_ddio_dqdout[173] => ~NO_FANOUT~
phy_ddio_dqdout[174] => ~NO_FANOUT~
phy_ddio_dqdout[175] => ~NO_FANOUT~
phy_ddio_dqdout[176] => ~NO_FANOUT~
phy_ddio_dqdout[177] => ~NO_FANOUT~
phy_ddio_dqdout[178] => ~NO_FANOUT~
phy_ddio_dqdout[179] => ~NO_FANOUT~
phy_ddio_dqs_oe[0] => phy_ddio_dqs_oe[0].IN1
phy_ddio_dqs_oe[1] => phy_ddio_dqs_oe[1].IN1
phy_ddio_dqs_oe[2] => phy_ddio_dqs_oe[2].IN1
phy_ddio_dqs_oe[3] => phy_ddio_dqs_oe[3].IN1
phy_ddio_dqs_oe[4] => phy_ddio_dqs_oe[4].IN1
phy_ddio_dqs_oe[5] => phy_ddio_dqs_oe[5].IN1
phy_ddio_dqs_oe[6] => phy_ddio_dqs_oe[6].IN1
phy_ddio_dqs_oe[7] => phy_ddio_dqs_oe[7].IN1
phy_ddio_dqs_oe[8] => ~NO_FANOUT~
phy_ddio_dqs_oe[9] => ~NO_FANOUT~
phy_ddio_dqsdout[0] => phy_ddio_dqsdout[0].IN1
phy_ddio_dqsdout[1] => phy_ddio_dqsdout[1].IN1
phy_ddio_dqsdout[2] => phy_ddio_dqsdout[2].IN1
phy_ddio_dqsdout[3] => phy_ddio_dqsdout[3].IN1
phy_ddio_dqsdout[4] => phy_ddio_dqsdout[4].IN1
phy_ddio_dqsdout[5] => phy_ddio_dqsdout[5].IN1
phy_ddio_dqsdout[6] => phy_ddio_dqsdout[6].IN1
phy_ddio_dqsdout[7] => phy_ddio_dqsdout[7].IN1
phy_ddio_dqsdout[8] => phy_ddio_dqsdout[8].IN1
phy_ddio_dqsdout[9] => phy_ddio_dqsdout[9].IN1
phy_ddio_dqsdout[10] => phy_ddio_dqsdout[10].IN1
phy_ddio_dqsdout[11] => phy_ddio_dqsdout[11].IN1
phy_ddio_dqsdout[12] => phy_ddio_dqsdout[12].IN1
phy_ddio_dqsdout[13] => phy_ddio_dqsdout[13].IN1
phy_ddio_dqsdout[14] => phy_ddio_dqsdout[14].IN1
phy_ddio_dqsdout[15] => phy_ddio_dqsdout[15].IN1
phy_ddio_dqsdout[16] => ~NO_FANOUT~
phy_ddio_dqsdout[17] => ~NO_FANOUT~
phy_ddio_dqsdout[18] => ~NO_FANOUT~
phy_ddio_dqsdout[19] => ~NO_FANOUT~
phy_ddio_dqsb_oe[0] => ~NO_FANOUT~
phy_ddio_dqsb_oe[1] => ~NO_FANOUT~
phy_ddio_dqsb_oe[2] => ~NO_FANOUT~
phy_ddio_dqsb_oe[3] => ~NO_FANOUT~
phy_ddio_dqsb_oe[4] => ~NO_FANOUT~
phy_ddio_dqsb_oe[5] => ~NO_FANOUT~
phy_ddio_dqsb_oe[6] => ~NO_FANOUT~
phy_ddio_dqsb_oe[7] => ~NO_FANOUT~
phy_ddio_dqsb_oe[8] => ~NO_FANOUT~
phy_ddio_dqsb_oe[9] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[0] => phy_ddio_dqslogic_oct[0].IN1
phy_ddio_dqslogic_oct[1] => phy_ddio_dqslogic_oct[1].IN1
phy_ddio_dqslogic_oct[2] => phy_ddio_dqslogic_oct[2].IN1
phy_ddio_dqslogic_oct[3] => phy_ddio_dqslogic_oct[3].IN1
phy_ddio_dqslogic_oct[4] => phy_ddio_dqslogic_oct[4].IN1
phy_ddio_dqslogic_oct[5] => phy_ddio_dqslogic_oct[5].IN1
phy_ddio_dqslogic_oct[6] => phy_ddio_dqslogic_oct[6].IN1
phy_ddio_dqslogic_oct[7] => phy_ddio_dqslogic_oct[7].IN1
phy_ddio_dqslogic_oct[8] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[9] => ~NO_FANOUT~
phy_ddio_dqslogic_fiforeset[0] => phy_ddio_dqslogic_fiforeset[0].IN1
phy_ddio_dqslogic_fiforeset[1] => phy_ddio_dqslogic_fiforeset[1].IN1
phy_ddio_dqslogic_fiforeset[2] => phy_ddio_dqslogic_fiforeset[2].IN1
phy_ddio_dqslogic_fiforeset[3] => phy_ddio_dqslogic_fiforeset[3].IN1
phy_ddio_dqslogic_fiforeset[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_pstamble[0] => phy_ddio_dqslogic_aclr_pstamble[0].IN1
phy_ddio_dqslogic_aclr_pstamble[1] => phy_ddio_dqslogic_aclr_pstamble[1].IN1
phy_ddio_dqslogic_aclr_pstamble[2] => phy_ddio_dqslogic_aclr_pstamble[2].IN1
phy_ddio_dqslogic_aclr_pstamble[3] => phy_ddio_dqslogic_aclr_pstamble[3].IN1
phy_ddio_dqslogic_aclr_pstamble[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_fifoctrl[0] => phy_ddio_dqslogic_aclr_fifoctrl[0].IN1
phy_ddio_dqslogic_aclr_fifoctrl[1] => phy_ddio_dqslogic_aclr_fifoctrl[1].IN1
phy_ddio_dqslogic_aclr_fifoctrl[2] => phy_ddio_dqslogic_aclr_fifoctrl[2].IN1
phy_ddio_dqslogic_aclr_fifoctrl[3] => phy_ddio_dqslogic_aclr_fifoctrl[3].IN1
phy_ddio_dqslogic_aclr_fifoctrl[4] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[0] => phy_ddio_dqslogic_incwrptr[0].IN1
phy_ddio_dqslogic_incwrptr[1] => phy_ddio_dqslogic_incwrptr[1].IN1
phy_ddio_dqslogic_incwrptr[2] => phy_ddio_dqslogic_incwrptr[2].IN1
phy_ddio_dqslogic_incwrptr[3] => phy_ddio_dqslogic_incwrptr[3].IN1
phy_ddio_dqslogic_incwrptr[4] => phy_ddio_dqslogic_incwrptr[4].IN1
phy_ddio_dqslogic_incwrptr[5] => phy_ddio_dqslogic_incwrptr[5].IN1
phy_ddio_dqslogic_incwrptr[6] => phy_ddio_dqslogic_incwrptr[6].IN1
phy_ddio_dqslogic_incwrptr[7] => phy_ddio_dqslogic_incwrptr[7].IN1
phy_ddio_dqslogic_incwrptr[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[9] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[0] => phy_ddio_dqslogic_readlatency[0].IN1
phy_ddio_dqslogic_readlatency[1] => phy_ddio_dqslogic_readlatency[1].IN1
phy_ddio_dqslogic_readlatency[2] => phy_ddio_dqslogic_readlatency[2].IN1
phy_ddio_dqslogic_readlatency[3] => phy_ddio_dqslogic_readlatency[3].IN1
phy_ddio_dqslogic_readlatency[4] => phy_ddio_dqslogic_readlatency[4].IN1
phy_ddio_dqslogic_readlatency[5] => phy_ddio_dqslogic_readlatency[5].IN1
phy_ddio_dqslogic_readlatency[6] => phy_ddio_dqslogic_readlatency[6].IN1
phy_ddio_dqslogic_readlatency[7] => phy_ddio_dqslogic_readlatency[7].IN1
phy_ddio_dqslogic_readlatency[8] => phy_ddio_dqslogic_readlatency[8].IN1
phy_ddio_dqslogic_readlatency[9] => phy_ddio_dqslogic_readlatency[9].IN1
phy_ddio_dqslogic_readlatency[10] => phy_ddio_dqslogic_readlatency[10].IN1
phy_ddio_dqslogic_readlatency[11] => phy_ddio_dqslogic_readlatency[11].IN1
phy_ddio_dqslogic_readlatency[12] => phy_ddio_dqslogic_readlatency[12].IN1
phy_ddio_dqslogic_readlatency[13] => phy_ddio_dqslogic_readlatency[13].IN1
phy_ddio_dqslogic_readlatency[14] => phy_ddio_dqslogic_readlatency[14].IN1
phy_ddio_dqslogic_readlatency[15] => phy_ddio_dqslogic_readlatency[15].IN1
phy_ddio_dqslogic_readlatency[16] => phy_ddio_dqslogic_readlatency[16].IN1
phy_ddio_dqslogic_readlatency[17] => phy_ddio_dqslogic_readlatency[17].IN1
phy_ddio_dqslogic_readlatency[18] => phy_ddio_dqslogic_readlatency[18].IN1
phy_ddio_dqslogic_readlatency[19] => phy_ddio_dqslogic_readlatency[19].IN1
phy_ddio_dqslogic_readlatency[20] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[21] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[22] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[23] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[24] => ~NO_FANOUT~
ddio_phy_dqslogic_rdatavalid[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[4] <= <VCC>
ddio_phy_dqdin[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[1] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[2] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[3] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[4] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[5] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[6] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[7] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[8] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[9] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[10] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[11] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[12] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[13] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[14] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[15] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[16] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[17] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[18] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[19] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[20] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[21] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[22] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[23] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[24] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[25] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[26] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[27] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[28] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[29] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[30] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[31] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[32] <= <GND>
ddio_phy_dqdin[33] <= <GND>
ddio_phy_dqdin[34] <= <GND>
ddio_phy_dqdin[35] <= <GND>
ddio_phy_dqdin[36] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[37] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[38] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[39] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[40] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[41] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[42] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[43] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[44] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[45] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[46] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[47] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[48] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[49] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[50] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[51] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[52] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[53] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[54] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[55] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[56] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[57] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[58] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[59] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[60] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[61] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[62] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[63] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[64] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[65] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[66] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[67] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[68] <= <GND>
ddio_phy_dqdin[69] <= <GND>
ddio_phy_dqdin[70] <= <GND>
ddio_phy_dqdin[71] <= <GND>
ddio_phy_dqdin[72] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[73] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[74] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[75] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[76] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[77] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[78] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[79] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[80] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[81] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[82] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[83] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[84] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[85] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[86] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[87] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[88] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[89] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[90] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[91] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[92] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[93] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[94] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[95] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[96] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[97] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[98] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[99] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[100] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[101] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[102] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[103] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[104] <= <GND>
ddio_phy_dqdin[105] <= <GND>
ddio_phy_dqdin[106] <= <GND>
ddio_phy_dqdin[107] <= <GND>
ddio_phy_dqdin[108] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[109] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[110] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[111] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[112] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[113] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[114] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[115] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[116] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[117] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[118] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[119] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[120] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[121] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[122] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[123] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[124] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[125] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[126] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[127] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[128] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[129] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[130] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[131] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[132] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[133] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[134] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[135] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[136] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[137] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[138] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[139] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[140] <= <GND>
ddio_phy_dqdin[141] <= <GND>
ddio_phy_dqdin[142] <= <GND>
ddio_phy_dqdin[143] <= <GND>
ddio_phy_dqdin[144] <= <GND>
ddio_phy_dqdin[145] <= <GND>
ddio_phy_dqdin[146] <= <GND>
ddio_phy_dqdin[147] <= <GND>
ddio_phy_dqdin[148] <= <GND>
ddio_phy_dqdin[149] <= <GND>
ddio_phy_dqdin[150] <= <GND>
ddio_phy_dqdin[151] <= <GND>
ddio_phy_dqdin[152] <= <GND>
ddio_phy_dqdin[153] <= <GND>
ddio_phy_dqdin[154] <= <GND>
ddio_phy_dqdin[155] <= <GND>
ddio_phy_dqdin[156] <= <GND>
ddio_phy_dqdin[157] <= <GND>
ddio_phy_dqdin[158] <= <GND>
ddio_phy_dqdin[159] <= <GND>
ddio_phy_dqdin[160] <= <GND>
ddio_phy_dqdin[161] <= <GND>
ddio_phy_dqdin[162] <= <GND>
ddio_phy_dqdin[163] <= <GND>
ddio_phy_dqdin[164] <= <GND>
ddio_phy_dqdin[165] <= <GND>
ddio_phy_dqdin[166] <= <GND>
ddio_phy_dqdin[167] <= <GND>
ddio_phy_dqdin[168] <= <GND>
ddio_phy_dqdin[169] <= <GND>
ddio_phy_dqdin[170] <= <GND>
ddio_phy_dqdin[171] <= <GND>
ddio_phy_dqdin[172] <= <GND>
ddio_phy_dqdin[173] <= <GND>
ddio_phy_dqdin[174] <= <GND>
ddio_phy_dqdin[175] <= <GND>
ddio_phy_dqdin[176] <= <GND>
ddio_phy_dqdin[177] <= <GND>
ddio_phy_dqdin[178] <= <GND>
ddio_phy_dqdin[179] <= <GND>
phy_ddio_dqslogic_incrdataen[0] => phy_ddio_dqslogic_incrdataen[0].IN1
phy_ddio_dqslogic_incrdataen[1] => phy_ddio_dqslogic_incrdataen[1].IN1
phy_ddio_dqslogic_incrdataen[2] => phy_ddio_dqslogic_incrdataen[2].IN1
phy_ddio_dqslogic_incrdataen[3] => phy_ddio_dqslogic_incrdataen[3].IN1
phy_ddio_dqslogic_incrdataen[4] => phy_ddio_dqslogic_incrdataen[4].IN1
phy_ddio_dqslogic_incrdataen[5] => phy_ddio_dqslogic_incrdataen[5].IN1
phy_ddio_dqslogic_incrdataen[6] => phy_ddio_dqslogic_incrdataen[6].IN1
phy_ddio_dqslogic_incrdataen[7] => phy_ddio_dqslogic_incrdataen[7].IN1
phy_ddio_dqslogic_incrdataen[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[9] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[0] => phy_ddio_dqslogic_dqsena[0].IN2
phy_ddio_dqslogic_dqsena[1] => phy_ddio_dqslogic_dqsena[1].IN2
phy_ddio_dqslogic_dqsena[2] => phy_ddio_dqslogic_dqsena[2].IN2
phy_ddio_dqslogic_dqsena[3] => phy_ddio_dqslogic_dqsena[3].IN2
phy_ddio_dqslogic_dqsena[4] => phy_ddio_dqslogic_dqsena[4].IN2
phy_ddio_dqslogic_dqsena[5] => phy_ddio_dqslogic_dqsena[5].IN2
phy_ddio_dqslogic_dqsena[6] => phy_ddio_dqslogic_dqsena[6].IN2
phy_ddio_dqslogic_dqsena[7] => phy_ddio_dqslogic_dqsena[7].IN2
phy_ddio_dqslogic_dqsena[8] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[9] => ~NO_FANOUT~
phy_ddio_dqoe[0] => phy_ddio_dqoe[0].IN1
phy_ddio_dqoe[1] => phy_ddio_dqoe[1].IN1
phy_ddio_dqoe[2] => phy_ddio_dqoe[2].IN1
phy_ddio_dqoe[3] => phy_ddio_dqoe[3].IN1
phy_ddio_dqoe[4] => phy_ddio_dqoe[4].IN1
phy_ddio_dqoe[5] => phy_ddio_dqoe[5].IN1
phy_ddio_dqoe[6] => phy_ddio_dqoe[6].IN1
phy_ddio_dqoe[7] => phy_ddio_dqoe[7].IN1
phy_ddio_dqoe[8] => phy_ddio_dqoe[8].IN1
phy_ddio_dqoe[9] => phy_ddio_dqoe[9].IN1
phy_ddio_dqoe[10] => phy_ddio_dqoe[10].IN1
phy_ddio_dqoe[11] => phy_ddio_dqoe[11].IN1
phy_ddio_dqoe[12] => phy_ddio_dqoe[12].IN1
phy_ddio_dqoe[13] => phy_ddio_dqoe[13].IN1
phy_ddio_dqoe[14] => phy_ddio_dqoe[14].IN1
phy_ddio_dqoe[15] => phy_ddio_dqoe[15].IN1
phy_ddio_dqoe[16] => ~NO_FANOUT~
phy_ddio_dqoe[17] => ~NO_FANOUT~
phy_ddio_dqoe[18] => phy_ddio_dqoe[18].IN1
phy_ddio_dqoe[19] => phy_ddio_dqoe[19].IN1
phy_ddio_dqoe[20] => phy_ddio_dqoe[20].IN1
phy_ddio_dqoe[21] => phy_ddio_dqoe[21].IN1
phy_ddio_dqoe[22] => phy_ddio_dqoe[22].IN1
phy_ddio_dqoe[23] => phy_ddio_dqoe[23].IN1
phy_ddio_dqoe[24] => phy_ddio_dqoe[24].IN1
phy_ddio_dqoe[25] => phy_ddio_dqoe[25].IN1
phy_ddio_dqoe[26] => phy_ddio_dqoe[26].IN1
phy_ddio_dqoe[27] => phy_ddio_dqoe[27].IN1
phy_ddio_dqoe[28] => phy_ddio_dqoe[28].IN1
phy_ddio_dqoe[29] => phy_ddio_dqoe[29].IN1
phy_ddio_dqoe[30] => phy_ddio_dqoe[30].IN1
phy_ddio_dqoe[31] => phy_ddio_dqoe[31].IN1
phy_ddio_dqoe[32] => phy_ddio_dqoe[32].IN1
phy_ddio_dqoe[33] => phy_ddio_dqoe[33].IN1
phy_ddio_dqoe[34] => ~NO_FANOUT~
phy_ddio_dqoe[35] => ~NO_FANOUT~
phy_ddio_dqoe[36] => phy_ddio_dqoe[36].IN1
phy_ddio_dqoe[37] => phy_ddio_dqoe[37].IN1
phy_ddio_dqoe[38] => phy_ddio_dqoe[38].IN1
phy_ddio_dqoe[39] => phy_ddio_dqoe[39].IN1
phy_ddio_dqoe[40] => phy_ddio_dqoe[40].IN1
phy_ddio_dqoe[41] => phy_ddio_dqoe[41].IN1
phy_ddio_dqoe[42] => phy_ddio_dqoe[42].IN1
phy_ddio_dqoe[43] => phy_ddio_dqoe[43].IN1
phy_ddio_dqoe[44] => phy_ddio_dqoe[44].IN1
phy_ddio_dqoe[45] => phy_ddio_dqoe[45].IN1
phy_ddio_dqoe[46] => phy_ddio_dqoe[46].IN1
phy_ddio_dqoe[47] => phy_ddio_dqoe[47].IN1
phy_ddio_dqoe[48] => phy_ddio_dqoe[48].IN1
phy_ddio_dqoe[49] => phy_ddio_dqoe[49].IN1
phy_ddio_dqoe[50] => phy_ddio_dqoe[50].IN1
phy_ddio_dqoe[51] => phy_ddio_dqoe[51].IN1
phy_ddio_dqoe[52] => ~NO_FANOUT~
phy_ddio_dqoe[53] => ~NO_FANOUT~
phy_ddio_dqoe[54] => phy_ddio_dqoe[54].IN1
phy_ddio_dqoe[55] => phy_ddio_dqoe[55].IN1
phy_ddio_dqoe[56] => phy_ddio_dqoe[56].IN1
phy_ddio_dqoe[57] => phy_ddio_dqoe[57].IN1
phy_ddio_dqoe[58] => phy_ddio_dqoe[58].IN1
phy_ddio_dqoe[59] => phy_ddio_dqoe[59].IN1
phy_ddio_dqoe[60] => phy_ddio_dqoe[60].IN1
phy_ddio_dqoe[61] => phy_ddio_dqoe[61].IN1
phy_ddio_dqoe[62] => phy_ddio_dqoe[62].IN1
phy_ddio_dqoe[63] => phy_ddio_dqoe[63].IN1
phy_ddio_dqoe[64] => phy_ddio_dqoe[64].IN1
phy_ddio_dqoe[65] => phy_ddio_dqoe[65].IN1
phy_ddio_dqoe[66] => phy_ddio_dqoe[66].IN1
phy_ddio_dqoe[67] => phy_ddio_dqoe[67].IN1
phy_ddio_dqoe[68] => phy_ddio_dqoe[68].IN1
phy_ddio_dqoe[69] => phy_ddio_dqoe[69].IN1
phy_ddio_dqoe[70] => ~NO_FANOUT~
phy_ddio_dqoe[71] => ~NO_FANOUT~
phy_ddio_dqoe[72] => ~NO_FANOUT~
phy_ddio_dqoe[73] => ~NO_FANOUT~
phy_ddio_dqoe[74] => ~NO_FANOUT~
phy_ddio_dqoe[75] => ~NO_FANOUT~
phy_ddio_dqoe[76] => ~NO_FANOUT~
phy_ddio_dqoe[77] => ~NO_FANOUT~
phy_ddio_dqoe[78] => ~NO_FANOUT~
phy_ddio_dqoe[79] => ~NO_FANOUT~
phy_ddio_dqoe[80] => ~NO_FANOUT~
phy_ddio_dqoe[81] => ~NO_FANOUT~
phy_ddio_dqoe[82] => ~NO_FANOUT~
phy_ddio_dqoe[83] => ~NO_FANOUT~
phy_ddio_dqoe[84] => ~NO_FANOUT~
phy_ddio_dqoe[85] => ~NO_FANOUT~
phy_ddio_dqoe[86] => ~NO_FANOUT~
phy_ddio_dqoe[87] => ~NO_FANOUT~
phy_ddio_dqoe[88] => ~NO_FANOUT~
phy_ddio_dqoe[89] => ~NO_FANOUT~
capture_strobe_tracking[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.capture_strobe_tracking


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
reset_n => ~NO_FANOUT~
reset_n_afi_clk => ~NO_FANOUT~
pll_hr_clk => pll_hr_clk.IN25
pll_avl_phy_clk => pll_avl_phy_clk.IN25
pll_afi_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN25
pll_write_clk => pll_write_clk.IN25
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN25
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN25
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN25
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN25
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN25
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN25
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN25
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => clock_gen[0].mem_ck_hi.IN1
phy_ddio_ck[1] => clock_gen[0].mem_ck_lo.IN1
phy_ddio_ck[2] => ~NO_FANOUT~
phy_ddio_ck[3] => ~NO_FANOUT~
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[1] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[2] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[3] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[4] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[5] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[6] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[7] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[8] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[9] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[10] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[11] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[12] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[13] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[14] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_bank[0] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[1] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[2] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_cs_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cke[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_odt[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_we_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_ras_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cas_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_reset_n <= hps_sdram_p0_generic_ddio:ureset_n_pad.dataout
phy_mem_ck[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout
phy_mem_ck_n[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout_b


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
datain[24] => acblock[6].hr_to_fr_hi.DATAINHI
datain[25] => acblock[6].hr_to_fr_lo.DATAINHI
datain[26] => acblock[6].hr_to_fr_hi.DATAINLO
datain[27] => acblock[6].hr_to_fr_lo.DATAINLO
datain[28] => acblock[7].hr_to_fr_hi.DATAINHI
datain[29] => acblock[7].hr_to_fr_lo.DATAINHI
datain[30] => acblock[7].hr_to_fr_hi.DATAINLO
datain[31] => acblock[7].hr_to_fr_lo.DATAINLO
datain[32] => acblock[8].hr_to_fr_hi.DATAINHI
datain[33] => acblock[8].hr_to_fr_lo.DATAINHI
datain[34] => acblock[8].hr_to_fr_hi.DATAINLO
datain[35] => acblock[8].hr_to_fr_lo.DATAINLO
datain[36] => acblock[9].hr_to_fr_hi.DATAINHI
datain[37] => acblock[9].hr_to_fr_lo.DATAINHI
datain[38] => acblock[9].hr_to_fr_hi.DATAINLO
datain[39] => acblock[9].hr_to_fr_lo.DATAINLO
datain[40] => acblock[10].hr_to_fr_hi.DATAINHI
datain[41] => acblock[10].hr_to_fr_lo.DATAINHI
datain[42] => acblock[10].hr_to_fr_hi.DATAINLO
datain[43] => acblock[10].hr_to_fr_lo.DATAINLO
datain[44] => acblock[11].hr_to_fr_hi.DATAINHI
datain[45] => acblock[11].hr_to_fr_lo.DATAINHI
datain[46] => acblock[11].hr_to_fr_hi.DATAINLO
datain[47] => acblock[11].hr_to_fr_lo.DATAINLO
datain[48] => acblock[12].hr_to_fr_hi.DATAINHI
datain[49] => acblock[12].hr_to_fr_lo.DATAINHI
datain[50] => acblock[12].hr_to_fr_hi.DATAINLO
datain[51] => acblock[12].hr_to_fr_lo.DATAINLO
datain[52] => acblock[13].hr_to_fr_hi.DATAINHI
datain[53] => acblock[13].hr_to_fr_lo.DATAINHI
datain[54] => acblock[13].hr_to_fr_hi.DATAINLO
datain[55] => acblock[13].hr_to_fr_lo.DATAINLO
datain[56] => acblock[14].hr_to_fr_hi.DATAINHI
datain[57] => acblock[14].hr_to_fr_lo.DATAINHI
datain[58] => acblock[14].hr_to_fr_hi.DATAINLO
datain[59] => acblock[14].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[13].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[13].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[14].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[14].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
dataout[6] <= acblock[6].ddio_out.DATAOUT
dataout[7] <= acblock[7].ddio_out.DATAOUT
dataout[8] <= acblock[8].ddio_out.DATAOUT
dataout[9] <= acblock[9].ddio_out.DATAOUT
dataout[10] <= acblock[10].ddio_out.DATAOUT
dataout[11] <= acblock[11].ddio_out.DATAOUT
dataout[12] <= acblock[12].ddio_out.DATAOUT
dataout[13] <= acblock[13].ddio_out.DATAOUT
dataout[14] <= acblock[14].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_hi.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_lo.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_hi.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_lo.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_hi.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_lo.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_hi.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_lo.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_hi.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_lo.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_hi.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_lo.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_hi.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_lo.MUXSEL
clk_hr[13] => acblock[13].hr_to_fr_hi.CLKHI
clk_hr[13] => acblock[13].hr_to_fr_hi.CLKLO
clk_hr[13] => acblock[13].hr_to_fr_hi.MUXSEL
clk_hr[13] => acblock[13].hr_to_fr_lo.CLKHI
clk_hr[13] => acblock[13].hr_to_fr_lo.CLKLO
clk_hr[13] => acblock[13].hr_to_fr_lo.MUXSEL
clk_hr[14] => acblock[14].hr_to_fr_hi.CLKHI
clk_hr[14] => acblock[14].hr_to_fr_hi.CLKLO
clk_hr[14] => acblock[14].hr_to_fr_hi.MUXSEL
clk_hr[14] => acblock[14].hr_to_fr_lo.CLKHI
clk_hr[14] => acblock[14].hr_to_fr_lo.CLKLO
clk_hr[14] => acblock[14].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL
clk_fr[6] => acblock[6].ddio_out.CLKHI
clk_fr[6] => acblock[6].ddio_out.CLKLO
clk_fr[6] => acblock[6].ddio_out.MUXSEL
clk_fr[7] => acblock[7].ddio_out.CLKHI
clk_fr[7] => acblock[7].ddio_out.CLKLO
clk_fr[7] => acblock[7].ddio_out.MUXSEL
clk_fr[8] => acblock[8].ddio_out.CLKHI
clk_fr[8] => acblock[8].ddio_out.CLKLO
clk_fr[8] => acblock[8].ddio_out.MUXSEL
clk_fr[9] => acblock[9].ddio_out.CLKHI
clk_fr[9] => acblock[9].ddio_out.CLKLO
clk_fr[9] => acblock[9].ddio_out.MUXSEL
clk_fr[10] => acblock[10].ddio_out.CLKHI
clk_fr[10] => acblock[10].ddio_out.CLKLO
clk_fr[10] => acblock[10].ddio_out.MUXSEL
clk_fr[11] => acblock[11].ddio_out.CLKHI
clk_fr[11] => acblock[11].ddio_out.CLKLO
clk_fr[11] => acblock[11].ddio_out.MUXSEL
clk_fr[12] => acblock[12].ddio_out.CLKHI
clk_fr[12] => acblock[12].ddio_out.CLKLO
clk_fr[12] => acblock[12].ddio_out.MUXSEL
clk_fr[13] => acblock[13].ddio_out.CLKHI
clk_fr[13] => acblock[13].ddio_out.CLKLO
clk_fr[13] => acblock[13].ddio_out.MUXSEL
clk_fr[14] => acblock[14].ddio_out.CLKHI
clk_fr[14] => acblock[14].ddio_out.CLKLO
clk_fr[14] => acblock[14].ddio_out.MUXSEL


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
datain_h[0] => ddio_out_uqe:auto_generated.datain_h[0]
datain_l[0] => ddio_out_uqe:auto_generated.datain_l[0]
outclock => ddio_out_uqe:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_uqe:auto_generated.dataout[0]
oe_out[0] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator
datain[0] => pseudo_diffa_0.DATA
dataout[0] <= obufa_0.OUT
dataout_b[0] <= obuf_ba_0.OUT


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
afi_clk => ~NO_FANOUT~
afi_half_clk => ~NO_FANOUT~
ctl_clk => hmc_inst.I_CTLCLK
mp_cmd_clk_0 => hmc_inst.I_PORTCLK0
mp_cmd_clk_1 => hmc_inst.I_PORTCLK1
mp_cmd_clk_2 => hmc_inst.I_PORTCLK2
mp_cmd_clk_3 => hmc_inst.I_PORTCLK3
mp_cmd_clk_4 => hmc_inst.I_PORTCLK4
mp_cmd_clk_5 => hmc_inst.I_PORTCLK5
mp_cmd_reset_n_0 => hmc_inst.I_IAVSTCMDRESETN0
mp_cmd_reset_n_1 => hmc_inst.I_IAVSTCMDRESETN1
mp_cmd_reset_n_2 => hmc_inst.I_IAVSTCMDRESETN2
mp_cmd_reset_n_3 => hmc_inst.I_IAVSTCMDRESETN3
mp_cmd_reset_n_4 => hmc_inst.I_IAVSTCMDRESETN4
mp_cmd_reset_n_5 => hmc_inst.I_IAVSTCMDRESETN5
mp_rfifo_clk_0 => hmc_inst.I_IAVSTRDCLK0
mp_rfifo_clk_1 => hmc_inst.I_IAVSTRDCLK1
mp_rfifo_clk_2 => hmc_inst.I_IAVSTRDCLK2
mp_rfifo_clk_3 => hmc_inst.I_IAVSTRDCLK3
mp_rfifo_reset_n_0 => hmc_inst.I_IAVSTRDRESETN0
mp_rfifo_reset_n_1 => hmc_inst.I_IAVSTRDRESETN1
mp_rfifo_reset_n_2 => hmc_inst.I_IAVSTRDRESETN2
mp_rfifo_reset_n_3 => hmc_inst.I_IAVSTRDRESETN3
mp_wfifo_clk_0 => hmc_inst.I_IAVSTWRCLK0
mp_wfifo_clk_1 => hmc_inst.I_IAVSTWRCLK1
mp_wfifo_clk_2 => hmc_inst.I_IAVSTWRCLK2
mp_wfifo_clk_3 => hmc_inst.I_IAVSTWRCLK3
mp_wfifo_reset_n_0 => hmc_inst.I_IAVSTWRRESETN0
mp_wfifo_reset_n_1 => hmc_inst.I_IAVSTWRRESETN1
mp_wfifo_reset_n_2 => hmc_inst.I_IAVSTWRRESETN2
mp_wfifo_reset_n_3 => hmc_inst.I_IAVSTWRRESETN3
csr_clk => hmc_inst.I_MMRCLK
csr_reset_n => hmc_inst.I_MMRRESETN
afi_reset_n => ~NO_FANOUT~
ctl_reset_n => hmc_inst.I_CTLRESETN
avl_ready_0 <= hmc_inst.O_OAMMREADY0
avl_write_req_0 => hmc_inst.I_IAVSTCMDDATA01
avl_read_req_0 => hmc_inst.I_IAVSTCMDDATA0
avl_addr_0[0] => hmc_inst.I_IAVSTCMDDATA02
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_size_0[0] => hmc_inst.I_IAVSTCMDDATA034
avl_size_0[1] => hmc_inst.I_IAVSTCMDDATA035
avl_size_0[2] => hmc_inst.I_IAVSTCMDDATA036
avl_burstbegin_0 => ~NO_FANOUT~
avl_rdata_0[0] <= <GND>
avl_rdata_valid_0 <= <GND>
avl_ready_1 <= hmc_inst.O_OAMMREADY1
avl_write_req_1 => hmc_inst.I_IAVSTCMDDATA11
avl_read_req_1 => hmc_inst.I_IAVSTCMDDATA1
avl_addr_1[0] => hmc_inst.I_IAVSTCMDDATA12
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_size_1[0] => hmc_inst.I_IAVSTCMDDATA134
avl_size_1[1] => hmc_inst.I_IAVSTCMDDATA135
avl_size_1[2] => hmc_inst.I_IAVSTCMDDATA136
avl_burstbegin_1 => ~NO_FANOUT~
avl_rdata_1[0] <= <GND>
avl_rdata_valid_1 <= <GND>
avl_ready_2 <= hmc_inst.O_OAMMREADY2
avl_write_req_2 => hmc_inst.I_IAVSTCMDDATA21
avl_read_req_2 => hmc_inst.I_IAVSTCMDDATA2
avl_addr_2[0] => hmc_inst.I_IAVSTCMDDATA22
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_size_2[0] => hmc_inst.I_IAVSTCMDDATA234
avl_size_2[1] => hmc_inst.I_IAVSTCMDDATA235
avl_size_2[2] => hmc_inst.I_IAVSTCMDDATA236
avl_burstbegin_2 => ~NO_FANOUT~
avl_rdata_2[0] <= <GND>
avl_rdata_valid_2 <= <GND>
avl_ready_3 <= hmc_inst.O_OAMMREADY3
avl_write_req_3 => hmc_inst.I_IAVSTCMDDATA31
avl_read_req_3 => hmc_inst.I_IAVSTCMDDATA3
avl_addr_3[0] => hmc_inst.I_IAVSTCMDDATA32
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_size_3[0] => hmc_inst.I_IAVSTCMDDATA334
avl_size_3[1] => hmc_inst.I_IAVSTCMDDATA335
avl_size_3[2] => hmc_inst.I_IAVSTCMDDATA336
avl_burstbegin_3 => ~NO_FANOUT~
avl_rdata_3[0] <= <GND>
avl_rdata_valid_3 <= <GND>
avl_ready_4 <= hmc_inst.O_OAMMREADY4
avl_write_req_4 => hmc_inst.I_IAVSTCMDDATA41
avl_read_req_4 => hmc_inst.I_IAVSTCMDDATA4
avl_addr_4[0] => hmc_inst.I_IAVSTCMDDATA42
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_size_4[0] => hmc_inst.I_IAVSTCMDDATA434
avl_size_4[1] => hmc_inst.I_IAVSTCMDDATA435
avl_size_4[2] => hmc_inst.I_IAVSTCMDDATA436
avl_burstbegin_4 => ~NO_FANOUT~
avl_rdata_4[0] <= <GND>
avl_rdata_valid_4 <= <GND>
avl_ready_5 <= hmc_inst.O_OAMMREADY5
avl_write_req_5 => hmc_inst.I_IAVSTCMDDATA51
avl_read_req_5 => hmc_inst.I_IAVSTCMDDATA5
avl_addr_5[0] => hmc_inst.I_IAVSTCMDDATA52
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_size_5[0] => hmc_inst.I_IAVSTCMDDATA534
avl_size_5[1] => hmc_inst.I_IAVSTCMDDATA535
avl_size_5[2] => hmc_inst.I_IAVSTCMDDATA536
avl_burstbegin_5 => ~NO_FANOUT~
avl_rdata_5[0] <= <GND>
avl_rdata_valid_5 <= <GND>
afi_rst_n[0] <= hmc_inst.O_AFIRSTN
afi_cs_n[0] <= hmc_inst.O_AFICSN
afi_cs_n[1] <= hmc_inst.O_AFICSN1
afi_cke[0] <= hmc_inst.O_AFICKE
afi_cke[1] <= hmc_inst.O_AFICKE1
afi_odt[0] <= hmc_inst.O_AFIODT
afi_odt[1] <= hmc_inst.O_AFIODT1
afi_addr[0] <= hmc_inst.O_AFIADDR
afi_addr[1] <= hmc_inst.O_AFIADDR1
afi_addr[2] <= hmc_inst.O_AFIADDR2
afi_addr[3] <= hmc_inst.O_AFIADDR3
afi_addr[4] <= hmc_inst.O_AFIADDR4
afi_addr[5] <= hmc_inst.O_AFIADDR5
afi_addr[6] <= hmc_inst.O_AFIADDR6
afi_addr[7] <= hmc_inst.O_AFIADDR7
afi_addr[8] <= hmc_inst.O_AFIADDR8
afi_addr[9] <= hmc_inst.O_AFIADDR9
afi_addr[10] <= hmc_inst.O_AFIADDR10
afi_addr[11] <= hmc_inst.O_AFIADDR11
afi_addr[12] <= hmc_inst.O_AFIADDR12
afi_addr[13] <= hmc_inst.O_AFIADDR13
afi_addr[14] <= hmc_inst.O_AFIADDR14
afi_addr[15] <= hmc_inst.O_AFIADDR15
afi_addr[16] <= hmc_inst.O_AFIADDR16
afi_addr[17] <= hmc_inst.O_AFIADDR17
afi_addr[18] <= hmc_inst.O_AFIADDR18
afi_addr[19] <= hmc_inst.O_AFIADDR19
afi_ba[0] <= hmc_inst.O_AFIBA
afi_ba[1] <= hmc_inst.O_AFIBA1
afi_ba[2] <= hmc_inst.O_AFIBA2
afi_ras_n[0] <= hmc_inst.O_AFIRASN
afi_cas_n[0] <= hmc_inst.O_AFICASN
afi_we_n[0] <= hmc_inst.O_AFIWEN
afi_dqs_burst[0] <= hmc_inst.O_AFIDQSBURST
afi_dqs_burst[1] <= hmc_inst.O_AFIDQSBURST1
afi_dqs_burst[2] <= hmc_inst.O_AFIDQSBURST2
afi_dqs_burst[3] <= hmc_inst.O_AFIDQSBURST3
afi_dqs_burst[4] <= hmc_inst.O_AFIDQSBURST4
afi_wdata_valid[0] <= hmc_inst.O_AFIWDATAVALID
afi_wdata_valid[1] <= hmc_inst.O_AFIWDATAVALID1
afi_wdata_valid[2] <= hmc_inst.O_AFIWDATAVALID2
afi_wdata_valid[3] <= hmc_inst.O_AFIWDATAVALID3
afi_wdata_valid[4] <= hmc_inst.O_AFIWDATAVALID4
afi_wdata[0] <= hmc_inst.O_AFIWDATA
afi_wdata[1] <= hmc_inst.O_AFIWDATA1
afi_wdata[2] <= hmc_inst.O_AFIWDATA2
afi_wdata[3] <= hmc_inst.O_AFIWDATA3
afi_wdata[4] <= hmc_inst.O_AFIWDATA4
afi_wdata[5] <= hmc_inst.O_AFIWDATA5
afi_wdata[6] <= hmc_inst.O_AFIWDATA6
afi_wdata[7] <= hmc_inst.O_AFIWDATA7
afi_wdata[8] <= hmc_inst.O_AFIWDATA8
afi_wdata[9] <= hmc_inst.O_AFIWDATA9
afi_wdata[10] <= hmc_inst.O_AFIWDATA10
afi_wdata[11] <= hmc_inst.O_AFIWDATA11
afi_wdata[12] <= hmc_inst.O_AFIWDATA12
afi_wdata[13] <= hmc_inst.O_AFIWDATA13
afi_wdata[14] <= hmc_inst.O_AFIWDATA14
afi_wdata[15] <= hmc_inst.O_AFIWDATA15
afi_wdata[16] <= hmc_inst.O_AFIWDATA16
afi_wdata[17] <= hmc_inst.O_AFIWDATA17
afi_wdata[18] <= hmc_inst.O_AFIWDATA18
afi_wdata[19] <= hmc_inst.O_AFIWDATA19
afi_wdata[20] <= hmc_inst.O_AFIWDATA20
afi_wdata[21] <= hmc_inst.O_AFIWDATA21
afi_wdata[22] <= hmc_inst.O_AFIWDATA22
afi_wdata[23] <= hmc_inst.O_AFIWDATA23
afi_wdata[24] <= hmc_inst.O_AFIWDATA24
afi_wdata[25] <= hmc_inst.O_AFIWDATA25
afi_wdata[26] <= hmc_inst.O_AFIWDATA26
afi_wdata[27] <= hmc_inst.O_AFIWDATA27
afi_wdata[28] <= hmc_inst.O_AFIWDATA28
afi_wdata[29] <= hmc_inst.O_AFIWDATA29
afi_wdata[30] <= hmc_inst.O_AFIWDATA30
afi_wdata[31] <= hmc_inst.O_AFIWDATA31
afi_wdata[32] <= hmc_inst.O_AFIWDATA32
afi_wdata[33] <= hmc_inst.O_AFIWDATA33
afi_wdata[34] <= hmc_inst.O_AFIWDATA34
afi_wdata[35] <= hmc_inst.O_AFIWDATA35
afi_wdata[36] <= hmc_inst.O_AFIWDATA36
afi_wdata[37] <= hmc_inst.O_AFIWDATA37
afi_wdata[38] <= hmc_inst.O_AFIWDATA38
afi_wdata[39] <= hmc_inst.O_AFIWDATA39
afi_wdata[40] <= hmc_inst.O_AFIWDATA40
afi_wdata[41] <= hmc_inst.O_AFIWDATA41
afi_wdata[42] <= hmc_inst.O_AFIWDATA42
afi_wdata[43] <= hmc_inst.O_AFIWDATA43
afi_wdata[44] <= hmc_inst.O_AFIWDATA44
afi_wdata[45] <= hmc_inst.O_AFIWDATA45
afi_wdata[46] <= hmc_inst.O_AFIWDATA46
afi_wdata[47] <= hmc_inst.O_AFIWDATA47
afi_wdata[48] <= hmc_inst.O_AFIWDATA48
afi_wdata[49] <= hmc_inst.O_AFIWDATA49
afi_wdata[50] <= hmc_inst.O_AFIWDATA50
afi_wdata[51] <= hmc_inst.O_AFIWDATA51
afi_wdata[52] <= hmc_inst.O_AFIWDATA52
afi_wdata[53] <= hmc_inst.O_AFIWDATA53
afi_wdata[54] <= hmc_inst.O_AFIWDATA54
afi_wdata[55] <= hmc_inst.O_AFIWDATA55
afi_wdata[56] <= hmc_inst.O_AFIWDATA56
afi_wdata[57] <= hmc_inst.O_AFIWDATA57
afi_wdata[58] <= hmc_inst.O_AFIWDATA58
afi_wdata[59] <= hmc_inst.O_AFIWDATA59
afi_wdata[60] <= hmc_inst.O_AFIWDATA60
afi_wdata[61] <= hmc_inst.O_AFIWDATA61
afi_wdata[62] <= hmc_inst.O_AFIWDATA62
afi_wdata[63] <= hmc_inst.O_AFIWDATA63
afi_wdata[64] <= hmc_inst.O_AFIWDATA64
afi_wdata[65] <= hmc_inst.O_AFIWDATA65
afi_wdata[66] <= hmc_inst.O_AFIWDATA66
afi_wdata[67] <= hmc_inst.O_AFIWDATA67
afi_wdata[68] <= hmc_inst.O_AFIWDATA68
afi_wdata[69] <= hmc_inst.O_AFIWDATA69
afi_wdata[70] <= hmc_inst.O_AFIWDATA70
afi_wdata[71] <= hmc_inst.O_AFIWDATA71
afi_wdata[72] <= hmc_inst.O_AFIWDATA72
afi_wdata[73] <= hmc_inst.O_AFIWDATA73
afi_wdata[74] <= hmc_inst.O_AFIWDATA74
afi_wdata[75] <= hmc_inst.O_AFIWDATA75
afi_wdata[76] <= hmc_inst.O_AFIWDATA76
afi_wdata[77] <= hmc_inst.O_AFIWDATA77
afi_wdata[78] <= hmc_inst.O_AFIWDATA78
afi_wdata[79] <= hmc_inst.O_AFIWDATA79
afi_dm[0] <= hmc_inst.O_AFIDM
afi_dm[1] <= hmc_inst.O_AFIDM1
afi_dm[2] <= hmc_inst.O_AFIDM2
afi_dm[3] <= hmc_inst.O_AFIDM3
afi_dm[4] <= hmc_inst.O_AFIDM4
afi_dm[5] <= hmc_inst.O_AFIDM5
afi_dm[6] <= hmc_inst.O_AFIDM6
afi_dm[7] <= hmc_inst.O_AFIDM7
afi_dm[8] <= hmc_inst.O_AFIDM8
afi_dm[9] <= hmc_inst.O_AFIDM9
afi_wlat[0] => hmc_inst.I_AFIWLAT
afi_wlat[1] => hmc_inst.I_AFIWLAT1
afi_wlat[2] => hmc_inst.I_AFIWLAT2
afi_wlat[3] => hmc_inst.I_AFIWLAT3
afi_rdata_en[0] <= hmc_inst.O_AFIRDATAEN
afi_rdata_en[1] <= hmc_inst.O_AFIRDATAEN1
afi_rdata_en[2] <= hmc_inst.O_AFIRDATAEN2
afi_rdata_en[3] <= hmc_inst.O_AFIRDATAEN3
afi_rdata_en[4] <= hmc_inst.O_AFIRDATAEN4
afi_rdata_en_full[0] <= hmc_inst.O_AFIRDATAENFULL
afi_rdata_en_full[1] <= hmc_inst.O_AFIRDATAENFULL1
afi_rdata_en_full[2] <= hmc_inst.O_AFIRDATAENFULL2
afi_rdata_en_full[3] <= hmc_inst.O_AFIRDATAENFULL3
afi_rdata_en_full[4] <= hmc_inst.O_AFIRDATAENFULL4
afi_rdata[0] => hmc_inst.I_AFIRDATA
afi_rdata[1] => hmc_inst.I_AFIRDATA1
afi_rdata[2] => hmc_inst.I_AFIRDATA2
afi_rdata[3] => hmc_inst.I_AFIRDATA3
afi_rdata[4] => hmc_inst.I_AFIRDATA4
afi_rdata[5] => hmc_inst.I_AFIRDATA5
afi_rdata[6] => hmc_inst.I_AFIRDATA6
afi_rdata[7] => hmc_inst.I_AFIRDATA7
afi_rdata[8] => hmc_inst.I_AFIRDATA8
afi_rdata[9] => hmc_inst.I_AFIRDATA9
afi_rdata[10] => hmc_inst.I_AFIRDATA10
afi_rdata[11] => hmc_inst.I_AFIRDATA11
afi_rdata[12] => hmc_inst.I_AFIRDATA12
afi_rdata[13] => hmc_inst.I_AFIRDATA13
afi_rdata[14] => hmc_inst.I_AFIRDATA14
afi_rdata[15] => hmc_inst.I_AFIRDATA15
afi_rdata[16] => hmc_inst.I_AFIRDATA16
afi_rdata[17] => hmc_inst.I_AFIRDATA17
afi_rdata[18] => hmc_inst.I_AFIRDATA18
afi_rdata[19] => hmc_inst.I_AFIRDATA19
afi_rdata[20] => hmc_inst.I_AFIRDATA20
afi_rdata[21] => hmc_inst.I_AFIRDATA21
afi_rdata[22] => hmc_inst.I_AFIRDATA22
afi_rdata[23] => hmc_inst.I_AFIRDATA23
afi_rdata[24] => hmc_inst.I_AFIRDATA24
afi_rdata[25] => hmc_inst.I_AFIRDATA25
afi_rdata[26] => hmc_inst.I_AFIRDATA26
afi_rdata[27] => hmc_inst.I_AFIRDATA27
afi_rdata[28] => hmc_inst.I_AFIRDATA28
afi_rdata[29] => hmc_inst.I_AFIRDATA29
afi_rdata[30] => hmc_inst.I_AFIRDATA30
afi_rdata[31] => hmc_inst.I_AFIRDATA31
afi_rdata[32] => hmc_inst.I_AFIRDATA32
afi_rdata[33] => hmc_inst.I_AFIRDATA33
afi_rdata[34] => hmc_inst.I_AFIRDATA34
afi_rdata[35] => hmc_inst.I_AFIRDATA35
afi_rdata[36] => hmc_inst.I_AFIRDATA36
afi_rdata[37] => hmc_inst.I_AFIRDATA37
afi_rdata[38] => hmc_inst.I_AFIRDATA38
afi_rdata[39] => hmc_inst.I_AFIRDATA39
afi_rdata[40] => hmc_inst.I_AFIRDATA40
afi_rdata[41] => hmc_inst.I_AFIRDATA41
afi_rdata[42] => hmc_inst.I_AFIRDATA42
afi_rdata[43] => hmc_inst.I_AFIRDATA43
afi_rdata[44] => hmc_inst.I_AFIRDATA44
afi_rdata[45] => hmc_inst.I_AFIRDATA45
afi_rdata[46] => hmc_inst.I_AFIRDATA46
afi_rdata[47] => hmc_inst.I_AFIRDATA47
afi_rdata[48] => hmc_inst.I_AFIRDATA48
afi_rdata[49] => hmc_inst.I_AFIRDATA49
afi_rdata[50] => hmc_inst.I_AFIRDATA50
afi_rdata[51] => hmc_inst.I_AFIRDATA51
afi_rdata[52] => hmc_inst.I_AFIRDATA52
afi_rdata[53] => hmc_inst.I_AFIRDATA53
afi_rdata[54] => hmc_inst.I_AFIRDATA54
afi_rdata[55] => hmc_inst.I_AFIRDATA55
afi_rdata[56] => hmc_inst.I_AFIRDATA56
afi_rdata[57] => hmc_inst.I_AFIRDATA57
afi_rdata[58] => hmc_inst.I_AFIRDATA58
afi_rdata[59] => hmc_inst.I_AFIRDATA59
afi_rdata[60] => hmc_inst.I_AFIRDATA60
afi_rdata[61] => hmc_inst.I_AFIRDATA61
afi_rdata[62] => hmc_inst.I_AFIRDATA62
afi_rdata[63] => hmc_inst.I_AFIRDATA63
afi_rdata[64] => hmc_inst.I_AFIRDATA64
afi_rdata[65] => hmc_inst.I_AFIRDATA65
afi_rdata[66] => hmc_inst.I_AFIRDATA66
afi_rdata[67] => hmc_inst.I_AFIRDATA67
afi_rdata[68] => hmc_inst.I_AFIRDATA68
afi_rdata[69] => hmc_inst.I_AFIRDATA69
afi_rdata[70] => hmc_inst.I_AFIRDATA70
afi_rdata[71] => hmc_inst.I_AFIRDATA71
afi_rdata[72] => hmc_inst.I_AFIRDATA72
afi_rdata[73] => hmc_inst.I_AFIRDATA73
afi_rdata[74] => hmc_inst.I_AFIRDATA74
afi_rdata[75] => hmc_inst.I_AFIRDATA75
afi_rdata[76] => hmc_inst.I_AFIRDATA76
afi_rdata[77] => hmc_inst.I_AFIRDATA77
afi_rdata[78] => hmc_inst.I_AFIRDATA78
afi_rdata[79] => hmc_inst.I_AFIRDATA79
afi_rdata_valid[0] => hmc_inst.I_AFIRDATAVALID
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_cal_success => hmc_inst.I_CTLCALSUCCESS
afi_mem_clk_disable[0] <= hmc_inst.O_CTLMEMCLKDISABLE
afi_ctl_refresh_done[0] <= hmc_inst.O_AFICTLREFRESHDONE
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY1
afi_ctl_long_idle[0] <= hmc_inst.O_AFICTLLONGIDLE
afi_cal_fail => hmc_inst.I_CTLCALFAIL
afi_cal_req <= hmc_inst.O_CTLCALREQ
afi_init_req <= <GND>
cfg_dramconfig[0] <= hmc_inst.O_DRAMCONFIG
cfg_dramconfig[1] <= hmc_inst.O_DRAMCONFIG1
cfg_dramconfig[2] <= hmc_inst.O_DRAMCONFIG2
cfg_dramconfig[3] <= hmc_inst.O_DRAMCONFIG3
cfg_dramconfig[4] <= hmc_inst.O_DRAMCONFIG4
cfg_dramconfig[5] <= hmc_inst.O_DRAMCONFIG5
cfg_dramconfig[6] <= hmc_inst.O_DRAMCONFIG6
cfg_dramconfig[7] <= hmc_inst.O_DRAMCONFIG7
cfg_dramconfig[8] <= hmc_inst.O_DRAMCONFIG8
cfg_dramconfig[9] <= hmc_inst.O_DRAMCONFIG9
cfg_dramconfig[10] <= hmc_inst.O_DRAMCONFIG10
cfg_dramconfig[11] <= hmc_inst.O_DRAMCONFIG11
cfg_dramconfig[12] <= hmc_inst.O_DRAMCONFIG12
cfg_dramconfig[13] <= hmc_inst.O_DRAMCONFIG13
cfg_dramconfig[14] <= hmc_inst.O_DRAMCONFIG14
cfg_dramconfig[15] <= hmc_inst.O_DRAMCONFIG15
cfg_dramconfig[16] <= hmc_inst.O_DRAMCONFIG16
cfg_dramconfig[17] <= hmc_inst.O_DRAMCONFIG17
cfg_dramconfig[18] <= hmc_inst.O_DRAMCONFIG18
cfg_dramconfig[19] <= hmc_inst.O_DRAMCONFIG19
cfg_dramconfig[20] <= hmc_inst.O_DRAMCONFIG20
cfg_dramconfig[21] <= <GND>
cfg_dramconfig[22] <= <GND>
cfg_dramconfig[23] <= <GND>
cfg_caswrlat[0] <= hmc_inst.O_CFGCASWRLAT
cfg_caswrlat[1] <= hmc_inst.O_CFGCASWRLAT1
cfg_caswrlat[2] <= hmc_inst.O_CFGCASWRLAT2
cfg_caswrlat[3] <= hmc_inst.O_CFGCASWRLAT3
cfg_caswrlat[4] <= <GND>
cfg_caswrlat[5] <= <GND>
cfg_caswrlat[6] <= <GND>
cfg_caswrlat[7] <= <GND>
cfg_addlat[0] <= hmc_inst.O_CFGADDLAT
cfg_addlat[1] <= hmc_inst.O_CFGADDLAT1
cfg_addlat[2] <= hmc_inst.O_CFGADDLAT2
cfg_addlat[3] <= hmc_inst.O_CFGADDLAT3
cfg_addlat[4] <= hmc_inst.O_CFGADDLAT4
cfg_addlat[5] <= <GND>
cfg_addlat[6] <= <GND>
cfg_addlat[7] <= <GND>
cfg_tcl[0] <= hmc_inst.O_CFGTCL
cfg_tcl[1] <= hmc_inst.O_CFGTCL1
cfg_tcl[2] <= hmc_inst.O_CFGTCL2
cfg_tcl[3] <= hmc_inst.O_CFGTCL3
cfg_tcl[4] <= hmc_inst.O_CFGTCL4
cfg_tcl[5] <= <GND>
cfg_tcl[6] <= <GND>
cfg_tcl[7] <= <GND>
cfg_trfc[0] <= hmc_inst.O_CFGTRFC
cfg_trfc[1] <= hmc_inst.O_CFGTRFC1
cfg_trfc[2] <= hmc_inst.O_CFGTRFC2
cfg_trfc[3] <= hmc_inst.O_CFGTRFC3
cfg_trfc[4] <= hmc_inst.O_CFGTRFC4
cfg_trfc[5] <= hmc_inst.O_CFGTRFC5
cfg_trfc[6] <= hmc_inst.O_CFGTRFC6
cfg_trfc[7] <= hmc_inst.O_CFGTRFC7
cfg_trefi[0] <= hmc_inst.O_CFGTREFI
cfg_trefi[1] <= hmc_inst.O_CFGTREFI1
cfg_trefi[2] <= hmc_inst.O_CFGTREFI2
cfg_trefi[3] <= hmc_inst.O_CFGTREFI3
cfg_trefi[4] <= hmc_inst.O_CFGTREFI4
cfg_trefi[5] <= hmc_inst.O_CFGTREFI5
cfg_trefi[6] <= hmc_inst.O_CFGTREFI6
cfg_trefi[7] <= hmc_inst.O_CFGTREFI7
cfg_trefi[8] <= hmc_inst.O_CFGTREFI8
cfg_trefi[9] <= hmc_inst.O_CFGTREFI9
cfg_trefi[10] <= hmc_inst.O_CFGTREFI10
cfg_trefi[11] <= hmc_inst.O_CFGTREFI11
cfg_trefi[12] <= hmc_inst.O_CFGTREFI12
cfg_trefi[13] <= <GND>
cfg_trefi[14] <= <GND>
cfg_trefi[15] <= <GND>
cfg_twr[0] <= hmc_inst.O_CFGTWR
cfg_twr[1] <= hmc_inst.O_CFGTWR1
cfg_twr[2] <= hmc_inst.O_CFGTWR2
cfg_twr[3] <= hmc_inst.O_CFGTWR3
cfg_twr[4] <= <GND>
cfg_twr[5] <= <GND>
cfg_twr[6] <= <GND>
cfg_twr[7] <= <GND>
cfg_tmrd[0] <= hmc_inst.O_CFGTMRD
cfg_tmrd[1] <= hmc_inst.O_CFGTMRD1
cfg_tmrd[2] <= hmc_inst.O_CFGTMRD2
cfg_tmrd[3] <= hmc_inst.O_CFGTMRD3
cfg_tmrd[4] <= <GND>
cfg_tmrd[5] <= <GND>
cfg_tmrd[6] <= <GND>
cfg_tmrd[7] <= <GND>
cfg_coladdrwidth[0] <= hmc_inst.O_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] <= hmc_inst.O_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] <= hmc_inst.O_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] <= hmc_inst.O_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] <= hmc_inst.O_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] <= <GND>
cfg_coladdrwidth[6] <= <GND>
cfg_coladdrwidth[7] <= <GND>
cfg_rowaddrwidth[0] <= hmc_inst.O_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] <= hmc_inst.O_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] <= hmc_inst.O_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] <= hmc_inst.O_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] <= hmc_inst.O_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] <= <GND>
cfg_rowaddrwidth[6] <= <GND>
cfg_rowaddrwidth[7] <= <GND>
cfg_bankaddrwidth[0] <= hmc_inst.O_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] <= hmc_inst.O_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] <= hmc_inst.O_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] <= <GND>
cfg_bankaddrwidth[4] <= <GND>
cfg_bankaddrwidth[5] <= <GND>
cfg_bankaddrwidth[6] <= <GND>
cfg_bankaddrwidth[7] <= <GND>
cfg_csaddrwidth[0] <= hmc_inst.O_CFGCSADDRWIDTH
cfg_csaddrwidth[1] <= hmc_inst.O_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] <= hmc_inst.O_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] <= <GND>
cfg_csaddrwidth[4] <= <GND>
cfg_csaddrwidth[5] <= <GND>
cfg_csaddrwidth[6] <= <GND>
cfg_csaddrwidth[7] <= <GND>
cfg_interfacewidth[0] <= hmc_inst.O_CFGINTERFACEWIDTH
cfg_interfacewidth[1] <= hmc_inst.O_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] <= hmc_inst.O_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] <= hmc_inst.O_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] <= hmc_inst.O_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] <= hmc_inst.O_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] <= hmc_inst.O_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] <= hmc_inst.O_CFGINTERFACEWIDTH7
cfg_devicewidth[0] <= hmc_inst.O_CFGDEVICEWIDTH
cfg_devicewidth[1] <= hmc_inst.O_CFGDEVICEWIDTH1
cfg_devicewidth[2] <= hmc_inst.O_CFGDEVICEWIDTH2
cfg_devicewidth[3] <= hmc_inst.O_CFGDEVICEWIDTH3
cfg_devicewidth[4] <= <GND>
cfg_devicewidth[5] <= <GND>
cfg_devicewidth[6] <= <GND>
cfg_devicewidth[7] <= <GND>
local_refresh_ack <= hmc_inst.O_LOCALREFRESHACK
local_powerdn_ack <= hmc_inst.O_LOCALPOWERDOWNACK
local_self_rfsh_ack <= hmc_inst.O_LOCALSELFRFSHACK
local_deep_powerdn_ack <= hmc_inst.O_LOCALDEEPPOWERDNACK
local_refresh_req => hmc_inst.I_LOCALREFRESHREQ
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP1
local_self_rfsh_req => hmc_inst.I_LOCALSELFRFSHREQ
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP1
local_deep_powerdn_req => hmc_inst.I_LOCALDEEPPOWERDNREQ
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
local_init_done <= hmc_inst.O_LOCALINITDONE
local_cal_success <= io_intaficalsuccess.DB_MAX_OUTPUT_PORT_TYPE
local_cal_fail <= io_intaficalfail.DB_MAX_OUTPUT_PORT_TYPE
csr_read_req => hmc_inst.I_MMRREADREQ
csr_write_req => hmc_inst.I_MMRWRITEREQ
csr_addr[0] => hmc_inst.I_MMRADDR
csr_addr[1] => hmc_inst.I_MMRADDR1
csr_addr[2] => hmc_inst.I_MMRADDR2
csr_addr[3] => hmc_inst.I_MMRADDR3
csr_addr[4] => hmc_inst.I_MMRADDR4
csr_addr[5] => hmc_inst.I_MMRADDR5
csr_addr[6] => hmc_inst.I_MMRADDR6
csr_addr[7] => hmc_inst.I_MMRADDR7
csr_addr[8] => hmc_inst.I_MMRADDR8
csr_addr[9] => hmc_inst.I_MMRADDR9
csr_wdata[0] => hmc_inst.I_MMRWDATA
csr_wdata[1] => hmc_inst.I_MMRWDATA1
csr_wdata[2] => hmc_inst.I_MMRWDATA2
csr_wdata[3] => hmc_inst.I_MMRWDATA3
csr_wdata[4] => hmc_inst.I_MMRWDATA4
csr_wdata[5] => hmc_inst.I_MMRWDATA5
csr_wdata[6] => hmc_inst.I_MMRWDATA6
csr_wdata[7] => hmc_inst.I_MMRWDATA7
csr_rdata[0] <= hmc_inst.O_MMRRDATA
csr_rdata[1] <= hmc_inst.O_MMRRDATA1
csr_rdata[2] <= hmc_inst.O_MMRRDATA2
csr_rdata[3] <= hmc_inst.O_MMRRDATA3
csr_rdata[4] <= hmc_inst.O_MMRRDATA4
csr_rdata[5] <= hmc_inst.O_MMRRDATA5
csr_rdata[6] <= hmc_inst.O_MMRRDATA6
csr_rdata[7] <= hmc_inst.O_MMRRDATA7
csr_be[0] => hmc_inst.I_MMRBE
csr_rdata_valid <= hmc_inst.O_MMRRDATAVALID
csr_waitrequest <= hmc_inst.O_MMRWAITREQUEST
bonding_out_1[0] <= hmc_inst.O_BONDINGOUT1
bonding_out_1[1] <= hmc_inst.O_BONDINGOUT11
bonding_out_1[2] <= hmc_inst.O_BONDINGOUT12
bonding_out_1[3] <= hmc_inst.O_BONDINGOUT13
bonding_in_1[0] => hmc_inst.I_BONDINGIN1
bonding_in_1[1] => hmc_inst.I_BONDINGIN11
bonding_in_1[2] => hmc_inst.I_BONDINGIN12
bonding_in_1[3] => hmc_inst.I_BONDINGIN13
bonding_out_2[0] <= hmc_inst.O_BONDINGOUT2
bonding_out_2[1] <= hmc_inst.O_BONDINGOUT21
bonding_out_2[2] <= hmc_inst.O_BONDINGOUT22
bonding_out_2[3] <= hmc_inst.O_BONDINGOUT23
bonding_out_2[4] <= hmc_inst.O_BONDINGOUT24
bonding_out_2[5] <= hmc_inst.O_BONDINGOUT25
bonding_in_2[0] => hmc_inst.I_BONDINGIN2
bonding_in_2[1] => hmc_inst.I_BONDINGIN21
bonding_in_2[2] => hmc_inst.I_BONDINGIN22
bonding_in_2[3] => hmc_inst.I_BONDINGIN23
bonding_in_2[4] => hmc_inst.I_BONDINGIN24
bonding_in_2[5] => hmc_inst.I_BONDINGIN25
bonding_out_3[0] <= hmc_inst.O_BONDINGOUT3
bonding_out_3[1] <= hmc_inst.O_BONDINGOUT31
bonding_out_3[2] <= hmc_inst.O_BONDINGOUT32
bonding_out_3[3] <= hmc_inst.O_BONDINGOUT33
bonding_out_3[4] <= hmc_inst.O_BONDINGOUT34
bonding_out_3[5] <= hmc_inst.O_BONDINGOUT35
bonding_in_3[0] => hmc_inst.I_BONDINGIN3
bonding_in_3[1] => hmc_inst.I_BONDINGIN31
bonding_in_3[2] => hmc_inst.I_BONDINGIN32
bonding_in_3[3] => hmc_inst.I_BONDINGIN33
bonding_in_3[4] => hmc_inst.I_BONDINGIN34
bonding_in_3[5] => hmc_inst.I_BONDINGIN35
io_intaficalfail => local_cal_fail.DATAIN
ctl_init_req <= hmc_inst.O_CTLINITREQ
local_sts_ctl_empty <= hmc_inst.O_LOCALSTSCTLEMPTY
io_intaficalsuccess => local_cal_success.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
oct_rzqin => sd1a_0.I_RZQIN
parallelterminationcontrol[0] <= sd2a_0.O_PARALLELTERMINATIONCONTROL
parallelterminationcontrol[1] <= sd2a_0.O_PARALLELTERMINATIONCONTROL1
parallelterminationcontrol[2] <= sd2a_0.O_PARALLELTERMINATIONCONTROL2
parallelterminationcontrol[3] <= sd2a_0.O_PARALLELTERMINATIONCONTROL3
parallelterminationcontrol[4] <= sd2a_0.O_PARALLELTERMINATIONCONTROL4
parallelterminationcontrol[5] <= sd2a_0.O_PARALLELTERMINATIONCONTROL5
parallelterminationcontrol[6] <= sd2a_0.O_PARALLELTERMINATIONCONTROL6
parallelterminationcontrol[7] <= sd2a_0.O_PARALLELTERMINATIONCONTROL7
parallelterminationcontrol[8] <= sd2a_0.O_PARALLELTERMINATIONCONTROL8
parallelterminationcontrol[9] <= sd2a_0.O_PARALLELTERMINATIONCONTROL9
parallelterminationcontrol[10] <= sd2a_0.O_PARALLELTERMINATIONCONTROL10
parallelterminationcontrol[11] <= sd2a_0.O_PARALLELTERMINATIONCONTROL11
parallelterminationcontrol[12] <= sd2a_0.O_PARALLELTERMINATIONCONTROL12
parallelterminationcontrol[13] <= sd2a_0.O_PARALLELTERMINATIONCONTROL13
parallelterminationcontrol[14] <= sd2a_0.O_PARALLELTERMINATIONCONTROL14
parallelterminationcontrol[15] <= sd2a_0.O_PARALLELTERMINATIONCONTROL15
seriesterminationcontrol[0] <= sd2a_0.O_SERIESTERMINATIONCONTROL
seriesterminationcontrol[1] <= sd2a_0.O_SERIESTERMINATIONCONTROL1
seriesterminationcontrol[2] <= sd2a_0.O_SERIESTERMINATIONCONTROL2
seriesterminationcontrol[3] <= sd2a_0.O_SERIESTERMINATIONCONTROL3
seriesterminationcontrol[4] <= sd2a_0.O_SERIESTERMINATIONCONTROL4
seriesterminationcontrol[5] <= sd2a_0.O_SERIESTERMINATIONCONTROL5
seriesterminationcontrol[6] <= sd2a_0.O_SERIESTERMINATIONCONTROL6
seriesterminationcontrol[7] <= sd2a_0.O_SERIESTERMINATIONCONTROL7
seriesterminationcontrol[8] <= sd2a_0.O_SERIESTERMINATIONCONTROL8
seriesterminationcontrol[9] <= sd2a_0.O_SERIESTERMINATIONCONTROL9
seriesterminationcontrol[10] <= sd2a_0.O_SERIESTERMINATIONCONTROL10
seriesterminationcontrol[11] <= sd2a_0.O_SERIESTERMINATIONCONTROL11
seriesterminationcontrol[12] <= sd2a_0.O_SERIESTERMINATIONCONTROL12
seriesterminationcontrol[13] <= sd2a_0.O_SERIESTERMINATIONCONTROL13
seriesterminationcontrol[14] <= sd2a_0.O_SERIESTERMINATIONCONTROL14
seriesterminationcontrol[15] <= sd2a_0.O_SERIESTERMINATIONCONTROL15


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
clk => dll_wys_m.CLK
dll_pll_locked => dll_wys_m.ALOAD
dll_delayctrl[0] <= dll_wys_m.DELAYCTRLOUT
dll_delayctrl[1] <= dll_wys_m.DELAYCTRLOUT1
dll_delayctrl[2] <= dll_wys_m.DELAYCTRLOUT2
dll_delayctrl[3] <= dll_wys_m.DELAYCTRLOUT3
dll_delayctrl[4] <= dll_wys_m.DELAYCTRLOUT4
dll_delayctrl[5] <= dll_wys_m.DELAYCTRLOUT5
dll_delayctrl[6] <= dll_wys_m.DELAYCTRLOUT6


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0
clk => piezo:piezo_gen:0:piezo_inst.clk
clk => ctr_A_B[0].CLK
clk => ctr_A_B[1].CLK
clk => ctr_A_B[2].CLK
clk => ctr_A_B[3].CLK
clk => ctr_A_B[4].CLK
clk => ctr_A_B[5].CLK
clk => ctr_A_B[6].CLK
clk => ctr_A_B[7].CLK
clk => ctr_A_B[8].CLK
clk => ctr_A_B[9].CLK
clk => ctr_A_B[10].CLK
clk => ctr_A_B[11].CLK
clk => ctr_A_B[12].CLK
clk => ctr_A_B[13].CLK
clk => ctr_A_B[14].CLK
clk => ctr_A_B[15].CLK
clk => phase_nA_B.CLK
clk => phase[0][0].CLK
clk => phase[0][1].CLK
clk => phase[0][2].CLK
clk => phase[0][3].CLK
clk => phase[0][4].CLK
clk => phase[0][5].CLK
clk => phase[0][6].CLK
clk => phase[0][7].CLK
clk => phase[0][8].CLK
clk => phase[0][9].CLK
clk => phase[0][10].CLK
clk => phase[0][11].CLK
clk => phase[0][12].CLK
clk => phase[0][13].CLK
clk => phase[0][14].CLK
clk => phase[0][15].CLK
clk => phase[1][0].CLK
clk => phase[1][1].CLK
clk => phase[1][2].CLK
clk => phase[1][3].CLK
clk => phase[1][4].CLK
clk => phase[1][5].CLK
clk => phase[1][6].CLK
clk => phase[1][7].CLK
clk => phase[1][8].CLK
clk => phase[1][9].CLK
clk => phase[1][10].CLK
clk => phase[1][11].CLK
clk => phase[1][12].CLK
clk => phase[1][13].CLK
clk => phase[1][14].CLK
clk => phase[1][15].CLK
clk => phase[2][0].CLK
clk => phase[2][1].CLK
clk => phase[2][2].CLK
clk => phase[2][3].CLK
clk => phase[2][4].CLK
clk => phase[2][5].CLK
clk => phase[2][6].CLK
clk => phase[2][7].CLK
clk => phase[2][8].CLK
clk => phase[2][9].CLK
clk => phase[2][10].CLK
clk => phase[2][11].CLK
clk => phase[2][12].CLK
clk => phase[2][13].CLK
clk => phase[2][14].CLK
clk => phase[2][15].CLK
clk => phase[3][0].CLK
clk => phase[3][1].CLK
clk => phase[3][2].CLK
clk => phase[3][3].CLK
clk => phase[3][4].CLK
clk => phase[3][5].CLK
clk => phase[3][6].CLK
clk => phase[3][7].CLK
clk => phase[3][8].CLK
clk => phase[3][9].CLK
clk => phase[3][10].CLK
clk => phase[3][11].CLK
clk => phase[3][12].CLK
clk => phase[3][13].CLK
clk => phase[3][14].CLK
clk => phase[3][15].CLK
clk => phase[4][0].CLK
clk => phase[4][1].CLK
clk => phase[4][2].CLK
clk => phase[4][3].CLK
clk => phase[4][4].CLK
clk => phase[4][5].CLK
clk => phase[4][6].CLK
clk => phase[4][7].CLK
clk => phase[4][8].CLK
clk => phase[4][9].CLK
clk => phase[4][10].CLK
clk => phase[4][11].CLK
clk => phase[4][12].CLK
clk => phase[4][13].CLK
clk => phase[4][14].CLK
clk => phase[4][15].CLK
clk => phase[5][0].CLK
clk => phase[5][1].CLK
clk => phase[5][2].CLK
clk => phase[5][3].CLK
clk => phase[5][4].CLK
clk => phase[5][5].CLK
clk => phase[5][6].CLK
clk => phase[5][7].CLK
clk => phase[5][8].CLK
clk => phase[5][9].CLK
clk => phase[5][10].CLK
clk => phase[5][11].CLK
clk => phase[5][12].CLK
clk => phase[5][13].CLK
clk => phase[5][14].CLK
clk => phase[5][15].CLK
clk => phase[6][0].CLK
clk => phase[6][1].CLK
clk => phase[6][2].CLK
clk => phase[6][3].CLK
clk => phase[6][4].CLK
clk => phase[6][5].CLK
clk => phase[6][6].CLK
clk => phase[6][7].CLK
clk => phase[6][8].CLK
clk => phase[6][9].CLK
clk => phase[6][10].CLK
clk => phase[6][11].CLK
clk => phase[6][12].CLK
clk => phase[6][13].CLK
clk => phase[6][14].CLK
clk => phase[6][15].CLK
clk => phase[7][0].CLK
clk => phase[7][1].CLK
clk => phase[7][2].CLK
clk => phase[7][3].CLK
clk => phase[7][4].CLK
clk => phase[7][5].CLK
clk => phase[7][6].CLK
clk => phase[7][7].CLK
clk => phase[7][8].CLK
clk => phase[7][9].CLK
clk => phase[7][10].CLK
clk => phase[7][11].CLK
clk => phase[7][12].CLK
clk => phase[7][13].CLK
clk => phase[7][14].CLK
clk => phase[7][15].CLK
clk => phase[8][0].CLK
clk => phase[8][1].CLK
clk => phase[8][2].CLK
clk => phase[8][3].CLK
clk => phase[8][4].CLK
clk => phase[8][5].CLK
clk => phase[8][6].CLK
clk => phase[8][7].CLK
clk => phase[8][8].CLK
clk => phase[8][9].CLK
clk => phase[8][10].CLK
clk => phase[8][11].CLK
clk => phase[8][12].CLK
clk => phase[8][13].CLK
clk => phase[8][14].CLK
clk => phase[8][15].CLK
clk => phase[9][0].CLK
clk => phase[9][1].CLK
clk => phase[9][2].CLK
clk => phase[9][3].CLK
clk => phase[9][4].CLK
clk => phase[9][5].CLK
clk => phase[9][6].CLK
clk => phase[9][7].CLK
clk => phase[9][8].CLK
clk => phase[9][9].CLK
clk => phase[9][10].CLK
clk => phase[9][11].CLK
clk => phase[9][12].CLK
clk => phase[9][13].CLK
clk => phase[9][14].CLK
clk => phase[9][15].CLK
clk => phase[10][0].CLK
clk => phase[10][1].CLK
clk => phase[10][2].CLK
clk => phase[10][3].CLK
clk => phase[10][4].CLK
clk => phase[10][5].CLK
clk => phase[10][6].CLK
clk => phase[10][7].CLK
clk => phase[10][8].CLK
clk => phase[10][9].CLK
clk => phase[10][10].CLK
clk => phase[10][11].CLK
clk => phase[10][12].CLK
clk => phase[10][13].CLK
clk => phase[10][14].CLK
clk => phase[10][15].CLK
clk => phase[11][0].CLK
clk => phase[11][1].CLK
clk => phase[11][2].CLK
clk => phase[11][3].CLK
clk => phase[11][4].CLK
clk => phase[11][5].CLK
clk => phase[11][6].CLK
clk => phase[11][7].CLK
clk => phase[11][8].CLK
clk => phase[11][9].CLK
clk => phase[11][10].CLK
clk => phase[11][11].CLK
clk => phase[11][12].CLK
clk => phase[11][13].CLK
clk => phase[11][14].CLK
clk => phase[11][15].CLK
clk => phase[12][0].CLK
clk => phase[12][1].CLK
clk => phase[12][2].CLK
clk => phase[12][3].CLK
clk => phase[12][4].CLK
clk => phase[12][5].CLK
clk => phase[12][6].CLK
clk => phase[12][7].CLK
clk => phase[12][8].CLK
clk => phase[12][9].CLK
clk => phase[12][10].CLK
clk => phase[12][11].CLK
clk => phase[12][12].CLK
clk => phase[12][13].CLK
clk => phase[12][14].CLK
clk => phase[12][15].CLK
clk => phase[13][0].CLK
clk => phase[13][1].CLK
clk => phase[13][2].CLK
clk => phase[13][3].CLK
clk => phase[13][4].CLK
clk => phase[13][5].CLK
clk => phase[13][6].CLK
clk => phase[13][7].CLK
clk => phase[13][8].CLK
clk => phase[13][9].CLK
clk => phase[13][10].CLK
clk => phase[13][11].CLK
clk => phase[13][12].CLK
clk => phase[13][13].CLK
clk => phase[13][14].CLK
clk => phase[13][15].CLK
clk => phase[14][0].CLK
clk => phase[14][1].CLK
clk => phase[14][2].CLK
clk => phase[14][3].CLK
clk => phase[14][4].CLK
clk => phase[14][5].CLK
clk => phase[14][6].CLK
clk => phase[14][7].CLK
clk => phase[14][8].CLK
clk => phase[14][9].CLK
clk => phase[14][10].CLK
clk => phase[14][11].CLK
clk => phase[14][12].CLK
clk => phase[14][13].CLK
clk => phase[14][14].CLK
clk => phase[14][15].CLK
clk => phase[15][0].CLK
clk => phase[15][1].CLK
clk => phase[15][2].CLK
clk => phase[15][3].CLK
clk => phase[15][4].CLK
clk => phase[15][5].CLK
clk => phase[15][6].CLK
clk => phase[15][7].CLK
clk => phase[15][8].CLK
clk => phase[15][9].CLK
clk => phase[15][10].CLK
clk => phase[15][11].CLK
clk => phase[15][12].CLK
clk => phase[15][13].CLK
clk => phase[15][14].CLK
clk => phase[15][15].CLK
clk => phase[16][0].CLK
clk => phase[16][1].CLK
clk => phase[16][2].CLK
clk => phase[16][3].CLK
clk => phase[16][4].CLK
clk => phase[16][5].CLK
clk => phase[16][6].CLK
clk => phase[16][7].CLK
clk => phase[16][8].CLK
clk => phase[16][9].CLK
clk => phase[16][10].CLK
clk => phase[16][11].CLK
clk => phase[16][12].CLK
clk => phase[16][13].CLK
clk => phase[16][14].CLK
clk => phase[16][15].CLK
clk => phase[17][0].CLK
clk => phase[17][1].CLK
clk => phase[17][2].CLK
clk => phase[17][3].CLK
clk => phase[17][4].CLK
clk => phase[17][5].CLK
clk => phase[17][6].CLK
clk => phase[17][7].CLK
clk => phase[17][8].CLK
clk => phase[17][9].CLK
clk => phase[17][10].CLK
clk => phase[17][11].CLK
clk => phase[17][12].CLK
clk => phase[17][13].CLK
clk => phase[17][14].CLK
clk => phase[17][15].CLK
clk => phase[18][0].CLK
clk => phase[18][1].CLK
clk => phase[18][2].CLK
clk => phase[18][3].CLK
clk => phase[18][4].CLK
clk => phase[18][5].CLK
clk => phase[18][6].CLK
clk => phase[18][7].CLK
clk => phase[18][8].CLK
clk => phase[18][9].CLK
clk => phase[18][10].CLK
clk => phase[18][11].CLK
clk => phase[18][12].CLK
clk => phase[18][13].CLK
clk => phase[18][14].CLK
clk => phase[18][15].CLK
clk => phase[19][0].CLK
clk => phase[19][1].CLK
clk => phase[19][2].CLK
clk => phase[19][3].CLK
clk => phase[19][4].CLK
clk => phase[19][5].CLK
clk => phase[19][6].CLK
clk => phase[19][7].CLK
clk => phase[19][8].CLK
clk => phase[19][9].CLK
clk => phase[19][10].CLK
clk => phase[19][11].CLK
clk => phase[19][12].CLK
clk => phase[19][13].CLK
clk => phase[19][14].CLK
clk => phase[19][15].CLK
clk => phase[20][0].CLK
clk => phase[20][1].CLK
clk => phase[20][2].CLK
clk => phase[20][3].CLK
clk => phase[20][4].CLK
clk => phase[20][5].CLK
clk => phase[20][6].CLK
clk => phase[20][7].CLK
clk => phase[20][8].CLK
clk => phase[20][9].CLK
clk => phase[20][10].CLK
clk => phase[20][11].CLK
clk => phase[20][12].CLK
clk => phase[20][13].CLK
clk => phase[20][14].CLK
clk => phase[20][15].CLK
clk => phase[21][0].CLK
clk => phase[21][1].CLK
clk => phase[21][2].CLK
clk => phase[21][3].CLK
clk => phase[21][4].CLK
clk => phase[21][5].CLK
clk => phase[21][6].CLK
clk => phase[21][7].CLK
clk => phase[21][8].CLK
clk => phase[21][9].CLK
clk => phase[21][10].CLK
clk => phase[21][11].CLK
clk => phase[21][12].CLK
clk => phase[21][13].CLK
clk => phase[21][14].CLK
clk => phase[21][15].CLK
clk => phase[22][0].CLK
clk => phase[22][1].CLK
clk => phase[22][2].CLK
clk => phase[22][3].CLK
clk => phase[22][4].CLK
clk => phase[22][5].CLK
clk => phase[22][6].CLK
clk => phase[22][7].CLK
clk => phase[22][8].CLK
clk => phase[22][9].CLK
clk => phase[22][10].CLK
clk => phase[22][11].CLK
clk => phase[22][12].CLK
clk => phase[22][13].CLK
clk => phase[22][14].CLK
clk => phase[22][15].CLK
clk => phase[23][0].CLK
clk => phase[23][1].CLK
clk => phase[23][2].CLK
clk => phase[23][3].CLK
clk => phase[23][4].CLK
clk => phase[23][5].CLK
clk => phase[23][6].CLK
clk => phase[23][7].CLK
clk => phase[23][8].CLK
clk => phase[23][9].CLK
clk => phase[23][10].CLK
clk => phase[23][11].CLK
clk => phase[23][12].CLK
clk => phase[23][13].CLK
clk => phase[23][14].CLK
clk => phase[23][15].CLK
clk => phase[24][0].CLK
clk => phase[24][1].CLK
clk => phase[24][2].CLK
clk => phase[24][3].CLK
clk => phase[24][4].CLK
clk => phase[24][5].CLK
clk => phase[24][6].CLK
clk => phase[24][7].CLK
clk => phase[24][8].CLK
clk => phase[24][9].CLK
clk => phase[24][10].CLK
clk => phase[24][11].CLK
clk => phase[24][12].CLK
clk => phase[24][13].CLK
clk => phase[24][14].CLK
clk => phase[24][15].CLK
clk => phase[25][0].CLK
clk => phase[25][1].CLK
clk => phase[25][2].CLK
clk => phase[25][3].CLK
clk => phase[25][4].CLK
clk => phase[25][5].CLK
clk => phase[25][6].CLK
clk => phase[25][7].CLK
clk => phase[25][8].CLK
clk => phase[25][9].CLK
clk => phase[25][10].CLK
clk => phase[25][11].CLK
clk => phase[25][12].CLK
clk => phase[25][13].CLK
clk => phase[25][14].CLK
clk => phase[25][15].CLK
clk => phase[26][0].CLK
clk => phase[26][1].CLK
clk => phase[26][2].CLK
clk => phase[26][3].CLK
clk => phase[26][4].CLK
clk => phase[26][5].CLK
clk => phase[26][6].CLK
clk => phase[26][7].CLK
clk => phase[26][8].CLK
clk => phase[26][9].CLK
clk => phase[26][10].CLK
clk => phase[26][11].CLK
clk => phase[26][12].CLK
clk => phase[26][13].CLK
clk => phase[26][14].CLK
clk => phase[26][15].CLK
clk => phase[27][0].CLK
clk => phase[27][1].CLK
clk => phase[27][2].CLK
clk => phase[27][3].CLK
clk => phase[27][4].CLK
clk => phase[27][5].CLK
clk => phase[27][6].CLK
clk => phase[27][7].CLK
clk => phase[27][8].CLK
clk => phase[27][9].CLK
clk => phase[27][10].CLK
clk => phase[27][11].CLK
clk => phase[27][12].CLK
clk => phase[27][13].CLK
clk => phase[27][14].CLK
clk => phase[27][15].CLK
clk => phase[28][0].CLK
clk => phase[28][1].CLK
clk => phase[28][2].CLK
clk => phase[28][3].CLK
clk => phase[28][4].CLK
clk => phase[28][5].CLK
clk => phase[28][6].CLK
clk => phase[28][7].CLK
clk => phase[28][8].CLK
clk => phase[28][9].CLK
clk => phase[28][10].CLK
clk => phase[28][11].CLK
clk => phase[28][12].CLK
clk => phase[28][13].CLK
clk => phase[28][14].CLK
clk => phase[28][15].CLK
clk => phase[29][0].CLK
clk => phase[29][1].CLK
clk => phase[29][2].CLK
clk => phase[29][3].CLK
clk => phase[29][4].CLK
clk => phase[29][5].CLK
clk => phase[29][6].CLK
clk => phase[29][7].CLK
clk => phase[29][8].CLK
clk => phase[29][9].CLK
clk => phase[29][10].CLK
clk => phase[29][11].CLK
clk => phase[29][12].CLK
clk => phase[29][13].CLK
clk => phase[29][14].CLK
clk => phase[29][15].CLK
clk => phase[30][0].CLK
clk => phase[30][1].CLK
clk => phase[30][2].CLK
clk => phase[30][3].CLK
clk => phase[30][4].CLK
clk => phase[30][5].CLK
clk => phase[30][6].CLK
clk => phase[30][7].CLK
clk => phase[30][8].CLK
clk => phase[30][9].CLK
clk => phase[30][10].CLK
clk => phase[30][11].CLK
clk => phase[30][12].CLK
clk => phase[30][13].CLK
clk => phase[30][14].CLK
clk => phase[30][15].CLK
clk => phase[31][0].CLK
clk => phase[31][1].CLK
clk => phase[31][2].CLK
clk => phase[31][3].CLK
clk => phase[31][4].CLK
clk => phase[31][5].CLK
clk => phase[31][6].CLK
clk => phase[31][7].CLK
clk => phase[31][8].CLK
clk => phase[31][9].CLK
clk => phase[31][10].CLK
clk => phase[31][11].CLK
clk => phase[31][12].CLK
clk => phase[31][13].CLK
clk => phase[31][14].CLK
clk => phase[31][15].CLK
clk => phase[32][0].CLK
clk => phase[32][1].CLK
clk => phase[32][2].CLK
clk => phase[32][3].CLK
clk => phase[32][4].CLK
clk => phase[32][5].CLK
clk => phase[32][6].CLK
clk => phase[32][7].CLK
clk => phase[32][8].CLK
clk => phase[32][9].CLK
clk => phase[32][10].CLK
clk => phase[32][11].CLK
clk => phase[32][12].CLK
clk => phase[32][13].CLK
clk => phase[32][14].CLK
clk => phase[32][15].CLK
clk => phase[33][0].CLK
clk => phase[33][1].CLK
clk => phase[33][2].CLK
clk => phase[33][3].CLK
clk => phase[33][4].CLK
clk => phase[33][5].CLK
clk => phase[33][6].CLK
clk => phase[33][7].CLK
clk => phase[33][8].CLK
clk => phase[33][9].CLK
clk => phase[33][10].CLK
clk => phase[33][11].CLK
clk => phase[33][12].CLK
clk => phase[33][13].CLK
clk => phase[33][14].CLK
clk => phase[33][15].CLK
clk => phase[34][0].CLK
clk => phase[34][1].CLK
clk => phase[34][2].CLK
clk => phase[34][3].CLK
clk => phase[34][4].CLK
clk => phase[34][5].CLK
clk => phase[34][6].CLK
clk => phase[34][7].CLK
clk => phase[34][8].CLK
clk => phase[34][9].CLK
clk => phase[34][10].CLK
clk => phase[34][11].CLK
clk => phase[34][12].CLK
clk => phase[34][13].CLK
clk => phase[34][14].CLK
clk => phase[34][15].CLK
clk => phase[35][0].CLK
clk => phase[35][1].CLK
clk => phase[35][2].CLK
clk => phase[35][3].CLK
clk => phase[35][4].CLK
clk => phase[35][5].CLK
clk => phase[35][6].CLK
clk => phase[35][7].CLK
clk => phase[35][8].CLK
clk => phase[35][9].CLK
clk => phase[35][10].CLK
clk => phase[35][11].CLK
clk => phase[35][12].CLK
clk => phase[35][13].CLK
clk => phase[35][14].CLK
clk => phase[35][15].CLK
clk => phase[36][0].CLK
clk => phase[36][1].CLK
clk => phase[36][2].CLK
clk => phase[36][3].CLK
clk => phase[36][4].CLK
clk => phase[36][5].CLK
clk => phase[36][6].CLK
clk => phase[36][7].CLK
clk => phase[36][8].CLK
clk => phase[36][9].CLK
clk => phase[36][10].CLK
clk => phase[36][11].CLK
clk => phase[36][12].CLK
clk => phase[36][13].CLK
clk => phase[36][14].CLK
clk => phase[36][15].CLK
clk => phase[37][0].CLK
clk => phase[37][1].CLK
clk => phase[37][2].CLK
clk => phase[37][3].CLK
clk => phase[37][4].CLK
clk => phase[37][5].CLK
clk => phase[37][6].CLK
clk => phase[37][7].CLK
clk => phase[37][8].CLK
clk => phase[37][9].CLK
clk => phase[37][10].CLK
clk => phase[37][11].CLK
clk => phase[37][12].CLK
clk => phase[37][13].CLK
clk => phase[37][14].CLK
clk => phase[37][15].CLK
clk => phase[38][0].CLK
clk => phase[38][1].CLK
clk => phase[38][2].CLK
clk => phase[38][3].CLK
clk => phase[38][4].CLK
clk => phase[38][5].CLK
clk => phase[38][6].CLK
clk => phase[38][7].CLK
clk => phase[38][8].CLK
clk => phase[38][9].CLK
clk => phase[38][10].CLK
clk => phase[38][11].CLK
clk => phase[38][12].CLK
clk => phase[38][13].CLK
clk => phase[38][14].CLK
clk => phase[38][15].CLK
clk => phase[39][0].CLK
clk => phase[39][1].CLK
clk => phase[39][2].CLK
clk => phase[39][3].CLK
clk => phase[39][4].CLK
clk => phase[39][5].CLK
clk => phase[39][6].CLK
clk => phase[39][7].CLK
clk => phase[39][8].CLK
clk => phase[39][9].CLK
clk => phase[39][10].CLK
clk => phase[39][11].CLK
clk => phase[39][12].CLK
clk => phase[39][13].CLK
clk => phase[39][14].CLK
clk => phase[39][15].CLK
clk => phase[40][0].CLK
clk => phase[40][1].CLK
clk => phase[40][2].CLK
clk => phase[40][3].CLK
clk => phase[40][4].CLK
clk => phase[40][5].CLK
clk => phase[40][6].CLK
clk => phase[40][7].CLK
clk => phase[40][8].CLK
clk => phase[40][9].CLK
clk => phase[40][10].CLK
clk => phase[40][11].CLK
clk => phase[40][12].CLK
clk => phase[40][13].CLK
clk => phase[40][14].CLK
clk => phase[40][15].CLK
clk => phase[41][0].CLK
clk => phase[41][1].CLK
clk => phase[41][2].CLK
clk => phase[41][3].CLK
clk => phase[41][4].CLK
clk => phase[41][5].CLK
clk => phase[41][6].CLK
clk => phase[41][7].CLK
clk => phase[41][8].CLK
clk => phase[41][9].CLK
clk => phase[41][10].CLK
clk => phase[41][11].CLK
clk => phase[41][12].CLK
clk => phase[41][13].CLK
clk => phase[41][14].CLK
clk => phase[41][15].CLK
clk => phase[42][0].CLK
clk => phase[42][1].CLK
clk => phase[42][2].CLK
clk => phase[42][3].CLK
clk => phase[42][4].CLK
clk => phase[42][5].CLK
clk => phase[42][6].CLK
clk => phase[42][7].CLK
clk => phase[42][8].CLK
clk => phase[42][9].CLK
clk => phase[42][10].CLK
clk => phase[42][11].CLK
clk => phase[42][12].CLK
clk => phase[42][13].CLK
clk => phase[42][14].CLK
clk => phase[42][15].CLK
clk => phase[43][0].CLK
clk => phase[43][1].CLK
clk => phase[43][2].CLK
clk => phase[43][3].CLK
clk => phase[43][4].CLK
clk => phase[43][5].CLK
clk => phase[43][6].CLK
clk => phase[43][7].CLK
clk => phase[43][8].CLK
clk => phase[43][9].CLK
clk => phase[43][10].CLK
clk => phase[43][11].CLK
clk => phase[43][12].CLK
clk => phase[43][13].CLK
clk => phase[43][14].CLK
clk => phase[43][15].CLK
clk => phase[44][0].CLK
clk => phase[44][1].CLK
clk => phase[44][2].CLK
clk => phase[44][3].CLK
clk => phase[44][4].CLK
clk => phase[44][5].CLK
clk => phase[44][6].CLK
clk => phase[44][7].CLK
clk => phase[44][8].CLK
clk => phase[44][9].CLK
clk => phase[44][10].CLK
clk => phase[44][11].CLK
clk => phase[44][12].CLK
clk => phase[44][13].CLK
clk => phase[44][14].CLK
clk => phase[44][15].CLK
clk => phase[45][0].CLK
clk => phase[45][1].CLK
clk => phase[45][2].CLK
clk => phase[45][3].CLK
clk => phase[45][4].CLK
clk => phase[45][5].CLK
clk => phase[45][6].CLK
clk => phase[45][7].CLK
clk => phase[45][8].CLK
clk => phase[45][9].CLK
clk => phase[45][10].CLK
clk => phase[45][11].CLK
clk => phase[45][12].CLK
clk => phase[45][13].CLK
clk => phase[45][14].CLK
clk => phase[45][15].CLK
clk => phase[46][0].CLK
clk => phase[46][1].CLK
clk => phase[46][2].CLK
clk => phase[46][3].CLK
clk => phase[46][4].CLK
clk => phase[46][5].CLK
clk => phase[46][6].CLK
clk => phase[46][7].CLK
clk => phase[46][8].CLK
clk => phase[46][9].CLK
clk => phase[46][10].CLK
clk => phase[46][11].CLK
clk => phase[46][12].CLK
clk => phase[46][13].CLK
clk => phase[46][14].CLK
clk => phase[46][15].CLK
clk => phase[47][0].CLK
clk => phase[47][1].CLK
clk => phase[47][2].CLK
clk => phase[47][3].CLK
clk => phase[47][4].CLK
clk => phase[47][5].CLK
clk => phase[47][6].CLK
clk => phase[47][7].CLK
clk => phase[47][8].CLK
clk => phase[47][9].CLK
clk => phase[47][10].CLK
clk => phase[47][11].CLK
clk => phase[47][12].CLK
clk => phase[47][13].CLK
clk => phase[47][14].CLK
clk => phase[47][15].CLK
clk => phase[48][0].CLK
clk => phase[48][1].CLK
clk => phase[48][2].CLK
clk => phase[48][3].CLK
clk => phase[48][4].CLK
clk => phase[48][5].CLK
clk => phase[48][6].CLK
clk => phase[48][7].CLK
clk => phase[48][8].CLK
clk => phase[48][9].CLK
clk => phase[48][10].CLK
clk => phase[48][11].CLK
clk => phase[48][12].CLK
clk => phase[48][13].CLK
clk => phase[48][14].CLK
clk => phase[48][15].CLK
clk => phase[49][0].CLK
clk => phase[49][1].CLK
clk => phase[49][2].CLK
clk => phase[49][3].CLK
clk => phase[49][4].CLK
clk => phase[49][5].CLK
clk => phase[49][6].CLK
clk => phase[49][7].CLK
clk => phase[49][8].CLK
clk => phase[49][9].CLK
clk => phase[49][10].CLK
clk => phase[49][11].CLK
clk => phase[49][12].CLK
clk => phase[49][13].CLK
clk => phase[49][14].CLK
clk => phase[49][15].CLK
clk => phase[50][0].CLK
clk => phase[50][1].CLK
clk => phase[50][2].CLK
clk => phase[50][3].CLK
clk => phase[50][4].CLK
clk => phase[50][5].CLK
clk => phase[50][6].CLK
clk => phase[50][7].CLK
clk => phase[50][8].CLK
clk => phase[50][9].CLK
clk => phase[50][10].CLK
clk => phase[50][11].CLK
clk => phase[50][12].CLK
clk => phase[50][13].CLK
clk => phase[50][14].CLK
clk => phase[50][15].CLK
clk => phase[51][0].CLK
clk => phase[51][1].CLK
clk => phase[51][2].CLK
clk => phase[51][3].CLK
clk => phase[51][4].CLK
clk => phase[51][5].CLK
clk => phase[51][6].CLK
clk => phase[51][7].CLK
clk => phase[51][8].CLK
clk => phase[51][9].CLK
clk => phase[51][10].CLK
clk => phase[51][11].CLK
clk => phase[51][12].CLK
clk => phase[51][13].CLK
clk => phase[51][14].CLK
clk => phase[51][15].CLK
clk => phase[52][0].CLK
clk => phase[52][1].CLK
clk => phase[52][2].CLK
clk => phase[52][3].CLK
clk => phase[52][4].CLK
clk => phase[52][5].CLK
clk => phase[52][6].CLK
clk => phase[52][7].CLK
clk => phase[52][8].CLK
clk => phase[52][9].CLK
clk => phase[52][10].CLK
clk => phase[52][11].CLK
clk => phase[52][12].CLK
clk => phase[52][13].CLK
clk => phase[52][14].CLK
clk => phase[52][15].CLK
clk => phase[53][0].CLK
clk => phase[53][1].CLK
clk => phase[53][2].CLK
clk => phase[53][3].CLK
clk => phase[53][4].CLK
clk => phase[53][5].CLK
clk => phase[53][6].CLK
clk => phase[53][7].CLK
clk => phase[53][8].CLK
clk => phase[53][9].CLK
clk => phase[53][10].CLK
clk => phase[53][11].CLK
clk => phase[53][12].CLK
clk => phase[53][13].CLK
clk => phase[53][14].CLK
clk => phase[53][15].CLK
clk => phase[54][0].CLK
clk => phase[54][1].CLK
clk => phase[54][2].CLK
clk => phase[54][3].CLK
clk => phase[54][4].CLK
clk => phase[54][5].CLK
clk => phase[54][6].CLK
clk => phase[54][7].CLK
clk => phase[54][8].CLK
clk => phase[54][9].CLK
clk => phase[54][10].CLK
clk => phase[54][11].CLK
clk => phase[54][12].CLK
clk => phase[54][13].CLK
clk => phase[54][14].CLK
clk => phase[54][15].CLK
clk => phase[55][0].CLK
clk => phase[55][1].CLK
clk => phase[55][2].CLK
clk => phase[55][3].CLK
clk => phase[55][4].CLK
clk => phase[55][5].CLK
clk => phase[55][6].CLK
clk => phase[55][7].CLK
clk => phase[55][8].CLK
clk => phase[55][9].CLK
clk => phase[55][10].CLK
clk => phase[55][11].CLK
clk => phase[55][12].CLK
clk => phase[55][13].CLK
clk => phase[55][14].CLK
clk => phase[55][15].CLK
clk => phase[56][0].CLK
clk => phase[56][1].CLK
clk => phase[56][2].CLK
clk => phase[56][3].CLK
clk => phase[56][4].CLK
clk => phase[56][5].CLK
clk => phase[56][6].CLK
clk => phase[56][7].CLK
clk => phase[56][8].CLK
clk => phase[56][9].CLK
clk => phase[56][10].CLK
clk => phase[56][11].CLK
clk => phase[56][12].CLK
clk => phase[56][13].CLK
clk => phase[56][14].CLK
clk => phase[56][15].CLK
clk => phase[57][0].CLK
clk => phase[57][1].CLK
clk => phase[57][2].CLK
clk => phase[57][3].CLK
clk => phase[57][4].CLK
clk => phase[57][5].CLK
clk => phase[57][6].CLK
clk => phase[57][7].CLK
clk => phase[57][8].CLK
clk => phase[57][9].CLK
clk => phase[57][10].CLK
clk => phase[57][11].CLK
clk => phase[57][12].CLK
clk => phase[57][13].CLK
clk => phase[57][14].CLK
clk => phase[57][15].CLK
clk => phase[58][0].CLK
clk => phase[58][1].CLK
clk => phase[58][2].CLK
clk => phase[58][3].CLK
clk => phase[58][4].CLK
clk => phase[58][5].CLK
clk => phase[58][6].CLK
clk => phase[58][7].CLK
clk => phase[58][8].CLK
clk => phase[58][9].CLK
clk => phase[58][10].CLK
clk => phase[58][11].CLK
clk => phase[58][12].CLK
clk => phase[58][13].CLK
clk => phase[58][14].CLK
clk => phase[58][15].CLK
clk => phase[59][0].CLK
clk => phase[59][1].CLK
clk => phase[59][2].CLK
clk => phase[59][3].CLK
clk => phase[59][4].CLK
clk => phase[59][5].CLK
clk => phase[59][6].CLK
clk => phase[59][7].CLK
clk => phase[59][8].CLK
clk => phase[59][9].CLK
clk => phase[59][10].CLK
clk => phase[59][11].CLK
clk => phase[59][12].CLK
clk => phase[59][13].CLK
clk => phase[59][14].CLK
clk => phase[59][15].CLK
clk => phase[60][0].CLK
clk => phase[60][1].CLK
clk => phase[60][2].CLK
clk => phase[60][3].CLK
clk => phase[60][4].CLK
clk => phase[60][5].CLK
clk => phase[60][6].CLK
clk => phase[60][7].CLK
clk => phase[60][8].CLK
clk => phase[60][9].CLK
clk => phase[60][10].CLK
clk => phase[60][11].CLK
clk => phase[60][12].CLK
clk => phase[60][13].CLK
clk => phase[60][14].CLK
clk => phase[60][15].CLK
clk => sync[0].CLK
clk => sync[1].CLK
clk => sync[2].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => ctr[6].CLK
clk => ctr[7].CLK
clk => ctr[8].CLK
clk => ctr[9].CLK
clk => ctr[10].CLK
clk => ctr[11].CLK
clk => ctr[12].CLK
clk => ctr[13].CLK
clk => ctr[14].CLK
clk => ctr[15].CLK
clk => new_value.CLK
clk => phase_B[0][0].CLK
clk => phase_B[0][1].CLK
clk => phase_B[0][2].CLK
clk => phase_B[0][3].CLK
clk => phase_B[0][4].CLK
clk => phase_B[0][5].CLK
clk => phase_B[0][6].CLK
clk => phase_B[0][7].CLK
clk => phase_B[0][8].CLK
clk => phase_B[0][9].CLK
clk => phase_B[0][10].CLK
clk => phase_B[0][11].CLK
clk => phase_B[0][12].CLK
clk => phase_B[0][13].CLK
clk => phase_B[0][14].CLK
clk => phase_B[0][15].CLK
clk => phase_B[1][0].CLK
clk => phase_B[1][1].CLK
clk => phase_B[1][2].CLK
clk => phase_B[1][3].CLK
clk => phase_B[1][4].CLK
clk => phase_B[1][5].CLK
clk => phase_B[1][6].CLK
clk => phase_B[1][7].CLK
clk => phase_B[1][8].CLK
clk => phase_B[1][9].CLK
clk => phase_B[1][10].CLK
clk => phase_B[1][11].CLK
clk => phase_B[1][12].CLK
clk => phase_B[1][13].CLK
clk => phase_B[1][14].CLK
clk => phase_B[1][15].CLK
clk => phase_B[2][0].CLK
clk => phase_B[2][1].CLK
clk => phase_B[2][2].CLK
clk => phase_B[2][3].CLK
clk => phase_B[2][4].CLK
clk => phase_B[2][5].CLK
clk => phase_B[2][6].CLK
clk => phase_B[2][7].CLK
clk => phase_B[2][8].CLK
clk => phase_B[2][9].CLK
clk => phase_B[2][10].CLK
clk => phase_B[2][11].CLK
clk => phase_B[2][12].CLK
clk => phase_B[2][13].CLK
clk => phase_B[2][14].CLK
clk => phase_B[2][15].CLK
clk => phase_B[3][0].CLK
clk => phase_B[3][1].CLK
clk => phase_B[3][2].CLK
clk => phase_B[3][3].CLK
clk => phase_B[3][4].CLK
clk => phase_B[3][5].CLK
clk => phase_B[3][6].CLK
clk => phase_B[3][7].CLK
clk => phase_B[3][8].CLK
clk => phase_B[3][9].CLK
clk => phase_B[3][10].CLK
clk => phase_B[3][11].CLK
clk => phase_B[3][12].CLK
clk => phase_B[3][13].CLK
clk => phase_B[3][14].CLK
clk => phase_B[3][15].CLK
clk => phase_B[4][0].CLK
clk => phase_B[4][1].CLK
clk => phase_B[4][2].CLK
clk => phase_B[4][3].CLK
clk => phase_B[4][4].CLK
clk => phase_B[4][5].CLK
clk => phase_B[4][6].CLK
clk => phase_B[4][7].CLK
clk => phase_B[4][8].CLK
clk => phase_B[4][9].CLK
clk => phase_B[4][10].CLK
clk => phase_B[4][11].CLK
clk => phase_B[4][12].CLK
clk => phase_B[4][13].CLK
clk => phase_B[4][14].CLK
clk => phase_B[4][15].CLK
clk => phase_B[5][0].CLK
clk => phase_B[5][1].CLK
clk => phase_B[5][2].CLK
clk => phase_B[5][3].CLK
clk => phase_B[5][4].CLK
clk => phase_B[5][5].CLK
clk => phase_B[5][6].CLK
clk => phase_B[5][7].CLK
clk => phase_B[5][8].CLK
clk => phase_B[5][9].CLK
clk => phase_B[5][10].CLK
clk => phase_B[5][11].CLK
clk => phase_B[5][12].CLK
clk => phase_B[5][13].CLK
clk => phase_B[5][14].CLK
clk => phase_B[5][15].CLK
clk => phase_B[6][0].CLK
clk => phase_B[6][1].CLK
clk => phase_B[6][2].CLK
clk => phase_B[6][3].CLK
clk => phase_B[6][4].CLK
clk => phase_B[6][5].CLK
clk => phase_B[6][6].CLK
clk => phase_B[6][7].CLK
clk => phase_B[6][8].CLK
clk => phase_B[6][9].CLK
clk => phase_B[6][10].CLK
clk => phase_B[6][11].CLK
clk => phase_B[6][12].CLK
clk => phase_B[6][13].CLK
clk => phase_B[6][14].CLK
clk => phase_B[6][15].CLK
clk => phase_B[7][0].CLK
clk => phase_B[7][1].CLK
clk => phase_B[7][2].CLK
clk => phase_B[7][3].CLK
clk => phase_B[7][4].CLK
clk => phase_B[7][5].CLK
clk => phase_B[7][6].CLK
clk => phase_B[7][7].CLK
clk => phase_B[7][8].CLK
clk => phase_B[7][9].CLK
clk => phase_B[7][10].CLK
clk => phase_B[7][11].CLK
clk => phase_B[7][12].CLK
clk => phase_B[7][13].CLK
clk => phase_B[7][14].CLK
clk => phase_B[7][15].CLK
clk => phase_B[8][0].CLK
clk => phase_B[8][1].CLK
clk => phase_B[8][2].CLK
clk => phase_B[8][3].CLK
clk => phase_B[8][4].CLK
clk => phase_B[8][5].CLK
clk => phase_B[8][6].CLK
clk => phase_B[8][7].CLK
clk => phase_B[8][8].CLK
clk => phase_B[8][9].CLK
clk => phase_B[8][10].CLK
clk => phase_B[8][11].CLK
clk => phase_B[8][12].CLK
clk => phase_B[8][13].CLK
clk => phase_B[8][14].CLK
clk => phase_B[8][15].CLK
clk => phase_B[9][0].CLK
clk => phase_B[9][1].CLK
clk => phase_B[9][2].CLK
clk => phase_B[9][3].CLK
clk => phase_B[9][4].CLK
clk => phase_B[9][5].CLK
clk => phase_B[9][6].CLK
clk => phase_B[9][7].CLK
clk => phase_B[9][8].CLK
clk => phase_B[9][9].CLK
clk => phase_B[9][10].CLK
clk => phase_B[9][11].CLK
clk => phase_B[9][12].CLK
clk => phase_B[9][13].CLK
clk => phase_B[9][14].CLK
clk => phase_B[9][15].CLK
clk => phase_B[10][0].CLK
clk => phase_B[10][1].CLK
clk => phase_B[10][2].CLK
clk => phase_B[10][3].CLK
clk => phase_B[10][4].CLK
clk => phase_B[10][5].CLK
clk => phase_B[10][6].CLK
clk => phase_B[10][7].CLK
clk => phase_B[10][8].CLK
clk => phase_B[10][9].CLK
clk => phase_B[10][10].CLK
clk => phase_B[10][11].CLK
clk => phase_B[10][12].CLK
clk => phase_B[10][13].CLK
clk => phase_B[10][14].CLK
clk => phase_B[10][15].CLK
clk => phase_B[11][0].CLK
clk => phase_B[11][1].CLK
clk => phase_B[11][2].CLK
clk => phase_B[11][3].CLK
clk => phase_B[11][4].CLK
clk => phase_B[11][5].CLK
clk => phase_B[11][6].CLK
clk => phase_B[11][7].CLK
clk => phase_B[11][8].CLK
clk => phase_B[11][9].CLK
clk => phase_B[11][10].CLK
clk => phase_B[11][11].CLK
clk => phase_B[11][12].CLK
clk => phase_B[11][13].CLK
clk => phase_B[11][14].CLK
clk => phase_B[11][15].CLK
clk => phase_B[12][0].CLK
clk => phase_B[12][1].CLK
clk => phase_B[12][2].CLK
clk => phase_B[12][3].CLK
clk => phase_B[12][4].CLK
clk => phase_B[12][5].CLK
clk => phase_B[12][6].CLK
clk => phase_B[12][7].CLK
clk => phase_B[12][8].CLK
clk => phase_B[12][9].CLK
clk => phase_B[12][10].CLK
clk => phase_B[12][11].CLK
clk => phase_B[12][12].CLK
clk => phase_B[12][13].CLK
clk => phase_B[12][14].CLK
clk => phase_B[12][15].CLK
clk => phase_B[13][0].CLK
clk => phase_B[13][1].CLK
clk => phase_B[13][2].CLK
clk => phase_B[13][3].CLK
clk => phase_B[13][4].CLK
clk => phase_B[13][5].CLK
clk => phase_B[13][6].CLK
clk => phase_B[13][7].CLK
clk => phase_B[13][8].CLK
clk => phase_B[13][9].CLK
clk => phase_B[13][10].CLK
clk => phase_B[13][11].CLK
clk => phase_B[13][12].CLK
clk => phase_B[13][13].CLK
clk => phase_B[13][14].CLK
clk => phase_B[13][15].CLK
clk => phase_B[14][0].CLK
clk => phase_B[14][1].CLK
clk => phase_B[14][2].CLK
clk => phase_B[14][3].CLK
clk => phase_B[14][4].CLK
clk => phase_B[14][5].CLK
clk => phase_B[14][6].CLK
clk => phase_B[14][7].CLK
clk => phase_B[14][8].CLK
clk => phase_B[14][9].CLK
clk => phase_B[14][10].CLK
clk => phase_B[14][11].CLK
clk => phase_B[14][12].CLK
clk => phase_B[14][13].CLK
clk => phase_B[14][14].CLK
clk => phase_B[14][15].CLK
clk => phase_B[15][0].CLK
clk => phase_B[15][1].CLK
clk => phase_B[15][2].CLK
clk => phase_B[15][3].CLK
clk => phase_B[15][4].CLK
clk => phase_B[15][5].CLK
clk => phase_B[15][6].CLK
clk => phase_B[15][7].CLK
clk => phase_B[15][8].CLK
clk => phase_B[15][9].CLK
clk => phase_B[15][10].CLK
clk => phase_B[15][11].CLK
clk => phase_B[15][12].CLK
clk => phase_B[15][13].CLK
clk => phase_B[15][14].CLK
clk => phase_B[15][15].CLK
clk => phase_B[16][0].CLK
clk => phase_B[16][1].CLK
clk => phase_B[16][2].CLK
clk => phase_B[16][3].CLK
clk => phase_B[16][4].CLK
clk => phase_B[16][5].CLK
clk => phase_B[16][6].CLK
clk => phase_B[16][7].CLK
clk => phase_B[16][8].CLK
clk => phase_B[16][9].CLK
clk => phase_B[16][10].CLK
clk => phase_B[16][11].CLK
clk => phase_B[16][12].CLK
clk => phase_B[16][13].CLK
clk => phase_B[16][14].CLK
clk => phase_B[16][15].CLK
clk => phase_B[17][0].CLK
clk => phase_B[17][1].CLK
clk => phase_B[17][2].CLK
clk => phase_B[17][3].CLK
clk => phase_B[17][4].CLK
clk => phase_B[17][5].CLK
clk => phase_B[17][6].CLK
clk => phase_B[17][7].CLK
clk => phase_B[17][8].CLK
clk => phase_B[17][9].CLK
clk => phase_B[17][10].CLK
clk => phase_B[17][11].CLK
clk => phase_B[17][12].CLK
clk => phase_B[17][13].CLK
clk => phase_B[17][14].CLK
clk => phase_B[17][15].CLK
clk => phase_B[18][0].CLK
clk => phase_B[18][1].CLK
clk => phase_B[18][2].CLK
clk => phase_B[18][3].CLK
clk => phase_B[18][4].CLK
clk => phase_B[18][5].CLK
clk => phase_B[18][6].CLK
clk => phase_B[18][7].CLK
clk => phase_B[18][8].CLK
clk => phase_B[18][9].CLK
clk => phase_B[18][10].CLK
clk => phase_B[18][11].CLK
clk => phase_B[18][12].CLK
clk => phase_B[18][13].CLK
clk => phase_B[18][14].CLK
clk => phase_B[18][15].CLK
clk => phase_B[19][0].CLK
clk => phase_B[19][1].CLK
clk => phase_B[19][2].CLK
clk => phase_B[19][3].CLK
clk => phase_B[19][4].CLK
clk => phase_B[19][5].CLK
clk => phase_B[19][6].CLK
clk => phase_B[19][7].CLK
clk => phase_B[19][8].CLK
clk => phase_B[19][9].CLK
clk => phase_B[19][10].CLK
clk => phase_B[19][11].CLK
clk => phase_B[19][12].CLK
clk => phase_B[19][13].CLK
clk => phase_B[19][14].CLK
clk => phase_B[19][15].CLK
clk => phase_B[20][0].CLK
clk => phase_B[20][1].CLK
clk => phase_B[20][2].CLK
clk => phase_B[20][3].CLK
clk => phase_B[20][4].CLK
clk => phase_B[20][5].CLK
clk => phase_B[20][6].CLK
clk => phase_B[20][7].CLK
clk => phase_B[20][8].CLK
clk => phase_B[20][9].CLK
clk => phase_B[20][10].CLK
clk => phase_B[20][11].CLK
clk => phase_B[20][12].CLK
clk => phase_B[20][13].CLK
clk => phase_B[20][14].CLK
clk => phase_B[20][15].CLK
clk => phase_B[21][0].CLK
clk => phase_B[21][1].CLK
clk => phase_B[21][2].CLK
clk => phase_B[21][3].CLK
clk => phase_B[21][4].CLK
clk => phase_B[21][5].CLK
clk => phase_B[21][6].CLK
clk => phase_B[21][7].CLK
clk => phase_B[21][8].CLK
clk => phase_B[21][9].CLK
clk => phase_B[21][10].CLK
clk => phase_B[21][11].CLK
clk => phase_B[21][12].CLK
clk => phase_B[21][13].CLK
clk => phase_B[21][14].CLK
clk => phase_B[21][15].CLK
clk => phase_B[22][0].CLK
clk => phase_B[22][1].CLK
clk => phase_B[22][2].CLK
clk => phase_B[22][3].CLK
clk => phase_B[22][4].CLK
clk => phase_B[22][5].CLK
clk => phase_B[22][6].CLK
clk => phase_B[22][7].CLK
clk => phase_B[22][8].CLK
clk => phase_B[22][9].CLK
clk => phase_B[22][10].CLK
clk => phase_B[22][11].CLK
clk => phase_B[22][12].CLK
clk => phase_B[22][13].CLK
clk => phase_B[22][14].CLK
clk => phase_B[22][15].CLK
clk => phase_B[23][0].CLK
clk => phase_B[23][1].CLK
clk => phase_B[23][2].CLK
clk => phase_B[23][3].CLK
clk => phase_B[23][4].CLK
clk => phase_B[23][5].CLK
clk => phase_B[23][6].CLK
clk => phase_B[23][7].CLK
clk => phase_B[23][8].CLK
clk => phase_B[23][9].CLK
clk => phase_B[23][10].CLK
clk => phase_B[23][11].CLK
clk => phase_B[23][12].CLK
clk => phase_B[23][13].CLK
clk => phase_B[23][14].CLK
clk => phase_B[23][15].CLK
clk => phase_B[24][0].CLK
clk => phase_B[24][1].CLK
clk => phase_B[24][2].CLK
clk => phase_B[24][3].CLK
clk => phase_B[24][4].CLK
clk => phase_B[24][5].CLK
clk => phase_B[24][6].CLK
clk => phase_B[24][7].CLK
clk => phase_B[24][8].CLK
clk => phase_B[24][9].CLK
clk => phase_B[24][10].CLK
clk => phase_B[24][11].CLK
clk => phase_B[24][12].CLK
clk => phase_B[24][13].CLK
clk => phase_B[24][14].CLK
clk => phase_B[24][15].CLK
clk => phase_B[25][0].CLK
clk => phase_B[25][1].CLK
clk => phase_B[25][2].CLK
clk => phase_B[25][3].CLK
clk => phase_B[25][4].CLK
clk => phase_B[25][5].CLK
clk => phase_B[25][6].CLK
clk => phase_B[25][7].CLK
clk => phase_B[25][8].CLK
clk => phase_B[25][9].CLK
clk => phase_B[25][10].CLK
clk => phase_B[25][11].CLK
clk => phase_B[25][12].CLK
clk => phase_B[25][13].CLK
clk => phase_B[25][14].CLK
clk => phase_B[25][15].CLK
clk => phase_B[26][0].CLK
clk => phase_B[26][1].CLK
clk => phase_B[26][2].CLK
clk => phase_B[26][3].CLK
clk => phase_B[26][4].CLK
clk => phase_B[26][5].CLK
clk => phase_B[26][6].CLK
clk => phase_B[26][7].CLK
clk => phase_B[26][8].CLK
clk => phase_B[26][9].CLK
clk => phase_B[26][10].CLK
clk => phase_B[26][11].CLK
clk => phase_B[26][12].CLK
clk => phase_B[26][13].CLK
clk => phase_B[26][14].CLK
clk => phase_B[26][15].CLK
clk => phase_B[27][0].CLK
clk => phase_B[27][1].CLK
clk => phase_B[27][2].CLK
clk => phase_B[27][3].CLK
clk => phase_B[27][4].CLK
clk => phase_B[27][5].CLK
clk => phase_B[27][6].CLK
clk => phase_B[27][7].CLK
clk => phase_B[27][8].CLK
clk => phase_B[27][9].CLK
clk => phase_B[27][10].CLK
clk => phase_B[27][11].CLK
clk => phase_B[27][12].CLK
clk => phase_B[27][13].CLK
clk => phase_B[27][14].CLK
clk => phase_B[27][15].CLK
clk => phase_B[28][0].CLK
clk => phase_B[28][1].CLK
clk => phase_B[28][2].CLK
clk => phase_B[28][3].CLK
clk => phase_B[28][4].CLK
clk => phase_B[28][5].CLK
clk => phase_B[28][6].CLK
clk => phase_B[28][7].CLK
clk => phase_B[28][8].CLK
clk => phase_B[28][9].CLK
clk => phase_B[28][10].CLK
clk => phase_B[28][11].CLK
clk => phase_B[28][12].CLK
clk => phase_B[28][13].CLK
clk => phase_B[28][14].CLK
clk => phase_B[28][15].CLK
clk => phase_B[29][0].CLK
clk => phase_B[29][1].CLK
clk => phase_B[29][2].CLK
clk => phase_B[29][3].CLK
clk => phase_B[29][4].CLK
clk => phase_B[29][5].CLK
clk => phase_B[29][6].CLK
clk => phase_B[29][7].CLK
clk => phase_B[29][8].CLK
clk => phase_B[29][9].CLK
clk => phase_B[29][10].CLK
clk => phase_B[29][11].CLK
clk => phase_B[29][12].CLK
clk => phase_B[29][13].CLK
clk => phase_B[29][14].CLK
clk => phase_B[29][15].CLK
clk => phase_B[30][0].CLK
clk => phase_B[30][1].CLK
clk => phase_B[30][2].CLK
clk => phase_B[30][3].CLK
clk => phase_B[30][4].CLK
clk => phase_B[30][5].CLK
clk => phase_B[30][6].CLK
clk => phase_B[30][7].CLK
clk => phase_B[30][8].CLK
clk => phase_B[30][9].CLK
clk => phase_B[30][10].CLK
clk => phase_B[30][11].CLK
clk => phase_B[30][12].CLK
clk => phase_B[30][13].CLK
clk => phase_B[30][14].CLK
clk => phase_B[30][15].CLK
clk => phase_B[31][0].CLK
clk => phase_B[31][1].CLK
clk => phase_B[31][2].CLK
clk => phase_B[31][3].CLK
clk => phase_B[31][4].CLK
clk => phase_B[31][5].CLK
clk => phase_B[31][6].CLK
clk => phase_B[31][7].CLK
clk => phase_B[31][8].CLK
clk => phase_B[31][9].CLK
clk => phase_B[31][10].CLK
clk => phase_B[31][11].CLK
clk => phase_B[31][12].CLK
clk => phase_B[31][13].CLK
clk => phase_B[31][14].CLK
clk => phase_B[31][15].CLK
clk => phase_B[32][0].CLK
clk => phase_B[32][1].CLK
clk => phase_B[32][2].CLK
clk => phase_B[32][3].CLK
clk => phase_B[32][4].CLK
clk => phase_B[32][5].CLK
clk => phase_B[32][6].CLK
clk => phase_B[32][7].CLK
clk => phase_B[32][8].CLK
clk => phase_B[32][9].CLK
clk => phase_B[32][10].CLK
clk => phase_B[32][11].CLK
clk => phase_B[32][12].CLK
clk => phase_B[32][13].CLK
clk => phase_B[32][14].CLK
clk => phase_B[32][15].CLK
clk => phase_B[33][0].CLK
clk => phase_B[33][1].CLK
clk => phase_B[33][2].CLK
clk => phase_B[33][3].CLK
clk => phase_B[33][4].CLK
clk => phase_B[33][5].CLK
clk => phase_B[33][6].CLK
clk => phase_B[33][7].CLK
clk => phase_B[33][8].CLK
clk => phase_B[33][9].CLK
clk => phase_B[33][10].CLK
clk => phase_B[33][11].CLK
clk => phase_B[33][12].CLK
clk => phase_B[33][13].CLK
clk => phase_B[33][14].CLK
clk => phase_B[33][15].CLK
clk => phase_B[34][0].CLK
clk => phase_B[34][1].CLK
clk => phase_B[34][2].CLK
clk => phase_B[34][3].CLK
clk => phase_B[34][4].CLK
clk => phase_B[34][5].CLK
clk => phase_B[34][6].CLK
clk => phase_B[34][7].CLK
clk => phase_B[34][8].CLK
clk => phase_B[34][9].CLK
clk => phase_B[34][10].CLK
clk => phase_B[34][11].CLK
clk => phase_B[34][12].CLK
clk => phase_B[34][13].CLK
clk => phase_B[34][14].CLK
clk => phase_B[34][15].CLK
clk => phase_B[35][0].CLK
clk => phase_B[35][1].CLK
clk => phase_B[35][2].CLK
clk => phase_B[35][3].CLK
clk => phase_B[35][4].CLK
clk => phase_B[35][5].CLK
clk => phase_B[35][6].CLK
clk => phase_B[35][7].CLK
clk => phase_B[35][8].CLK
clk => phase_B[35][9].CLK
clk => phase_B[35][10].CLK
clk => phase_B[35][11].CLK
clk => phase_B[35][12].CLK
clk => phase_B[35][13].CLK
clk => phase_B[35][14].CLK
clk => phase_B[35][15].CLK
clk => phase_B[36][0].CLK
clk => phase_B[36][1].CLK
clk => phase_B[36][2].CLK
clk => phase_B[36][3].CLK
clk => phase_B[36][4].CLK
clk => phase_B[36][5].CLK
clk => phase_B[36][6].CLK
clk => phase_B[36][7].CLK
clk => phase_B[36][8].CLK
clk => phase_B[36][9].CLK
clk => phase_B[36][10].CLK
clk => phase_B[36][11].CLK
clk => phase_B[36][12].CLK
clk => phase_B[36][13].CLK
clk => phase_B[36][14].CLK
clk => phase_B[36][15].CLK
clk => phase_B[37][0].CLK
clk => phase_B[37][1].CLK
clk => phase_B[37][2].CLK
clk => phase_B[37][3].CLK
clk => phase_B[37][4].CLK
clk => phase_B[37][5].CLK
clk => phase_B[37][6].CLK
clk => phase_B[37][7].CLK
clk => phase_B[37][8].CLK
clk => phase_B[37][9].CLK
clk => phase_B[37][10].CLK
clk => phase_B[37][11].CLK
clk => phase_B[37][12].CLK
clk => phase_B[37][13].CLK
clk => phase_B[37][14].CLK
clk => phase_B[37][15].CLK
clk => phase_B[38][0].CLK
clk => phase_B[38][1].CLK
clk => phase_B[38][2].CLK
clk => phase_B[38][3].CLK
clk => phase_B[38][4].CLK
clk => phase_B[38][5].CLK
clk => phase_B[38][6].CLK
clk => phase_B[38][7].CLK
clk => phase_B[38][8].CLK
clk => phase_B[38][9].CLK
clk => phase_B[38][10].CLK
clk => phase_B[38][11].CLK
clk => phase_B[38][12].CLK
clk => phase_B[38][13].CLK
clk => phase_B[38][14].CLK
clk => phase_B[38][15].CLK
clk => phase_B[39][0].CLK
clk => phase_B[39][1].CLK
clk => phase_B[39][2].CLK
clk => phase_B[39][3].CLK
clk => phase_B[39][4].CLK
clk => phase_B[39][5].CLK
clk => phase_B[39][6].CLK
clk => phase_B[39][7].CLK
clk => phase_B[39][8].CLK
clk => phase_B[39][9].CLK
clk => phase_B[39][10].CLK
clk => phase_B[39][11].CLK
clk => phase_B[39][12].CLK
clk => phase_B[39][13].CLK
clk => phase_B[39][14].CLK
clk => phase_B[39][15].CLK
clk => phase_B[40][0].CLK
clk => phase_B[40][1].CLK
clk => phase_B[40][2].CLK
clk => phase_B[40][3].CLK
clk => phase_B[40][4].CLK
clk => phase_B[40][5].CLK
clk => phase_B[40][6].CLK
clk => phase_B[40][7].CLK
clk => phase_B[40][8].CLK
clk => phase_B[40][9].CLK
clk => phase_B[40][10].CLK
clk => phase_B[40][11].CLK
clk => phase_B[40][12].CLK
clk => phase_B[40][13].CLK
clk => phase_B[40][14].CLK
clk => phase_B[40][15].CLK
clk => phase_B[41][0].CLK
clk => phase_B[41][1].CLK
clk => phase_B[41][2].CLK
clk => phase_B[41][3].CLK
clk => phase_B[41][4].CLK
clk => phase_B[41][5].CLK
clk => phase_B[41][6].CLK
clk => phase_B[41][7].CLK
clk => phase_B[41][8].CLK
clk => phase_B[41][9].CLK
clk => phase_B[41][10].CLK
clk => phase_B[41][11].CLK
clk => phase_B[41][12].CLK
clk => phase_B[41][13].CLK
clk => phase_B[41][14].CLK
clk => phase_B[41][15].CLK
clk => phase_B[42][0].CLK
clk => phase_B[42][1].CLK
clk => phase_B[42][2].CLK
clk => phase_B[42][3].CLK
clk => phase_B[42][4].CLK
clk => phase_B[42][5].CLK
clk => phase_B[42][6].CLK
clk => phase_B[42][7].CLK
clk => phase_B[42][8].CLK
clk => phase_B[42][9].CLK
clk => phase_B[42][10].CLK
clk => phase_B[42][11].CLK
clk => phase_B[42][12].CLK
clk => phase_B[42][13].CLK
clk => phase_B[42][14].CLK
clk => phase_B[42][15].CLK
clk => phase_B[43][0].CLK
clk => phase_B[43][1].CLK
clk => phase_B[43][2].CLK
clk => phase_B[43][3].CLK
clk => phase_B[43][4].CLK
clk => phase_B[43][5].CLK
clk => phase_B[43][6].CLK
clk => phase_B[43][7].CLK
clk => phase_B[43][8].CLK
clk => phase_B[43][9].CLK
clk => phase_B[43][10].CLK
clk => phase_B[43][11].CLK
clk => phase_B[43][12].CLK
clk => phase_B[43][13].CLK
clk => phase_B[43][14].CLK
clk => phase_B[43][15].CLK
clk => phase_B[44][0].CLK
clk => phase_B[44][1].CLK
clk => phase_B[44][2].CLK
clk => phase_B[44][3].CLK
clk => phase_B[44][4].CLK
clk => phase_B[44][5].CLK
clk => phase_B[44][6].CLK
clk => phase_B[44][7].CLK
clk => phase_B[44][8].CLK
clk => phase_B[44][9].CLK
clk => phase_B[44][10].CLK
clk => phase_B[44][11].CLK
clk => phase_B[44][12].CLK
clk => phase_B[44][13].CLK
clk => phase_B[44][14].CLK
clk => phase_B[44][15].CLK
clk => phase_B[45][0].CLK
clk => phase_B[45][1].CLK
clk => phase_B[45][2].CLK
clk => phase_B[45][3].CLK
clk => phase_B[45][4].CLK
clk => phase_B[45][5].CLK
clk => phase_B[45][6].CLK
clk => phase_B[45][7].CLK
clk => phase_B[45][8].CLK
clk => phase_B[45][9].CLK
clk => phase_B[45][10].CLK
clk => phase_B[45][11].CLK
clk => phase_B[45][12].CLK
clk => phase_B[45][13].CLK
clk => phase_B[45][14].CLK
clk => phase_B[45][15].CLK
clk => phase_B[46][0].CLK
clk => phase_B[46][1].CLK
clk => phase_B[46][2].CLK
clk => phase_B[46][3].CLK
clk => phase_B[46][4].CLK
clk => phase_B[46][5].CLK
clk => phase_B[46][6].CLK
clk => phase_B[46][7].CLK
clk => phase_B[46][8].CLK
clk => phase_B[46][9].CLK
clk => phase_B[46][10].CLK
clk => phase_B[46][11].CLK
clk => phase_B[46][12].CLK
clk => phase_B[46][13].CLK
clk => phase_B[46][14].CLK
clk => phase_B[46][15].CLK
clk => phase_B[47][0].CLK
clk => phase_B[47][1].CLK
clk => phase_B[47][2].CLK
clk => phase_B[47][3].CLK
clk => phase_B[47][4].CLK
clk => phase_B[47][5].CLK
clk => phase_B[47][6].CLK
clk => phase_B[47][7].CLK
clk => phase_B[47][8].CLK
clk => phase_B[47][9].CLK
clk => phase_B[47][10].CLK
clk => phase_B[47][11].CLK
clk => phase_B[47][12].CLK
clk => phase_B[47][13].CLK
clk => phase_B[47][14].CLK
clk => phase_B[47][15].CLK
clk => phase_B[48][0].CLK
clk => phase_B[48][1].CLK
clk => phase_B[48][2].CLK
clk => phase_B[48][3].CLK
clk => phase_B[48][4].CLK
clk => phase_B[48][5].CLK
clk => phase_B[48][6].CLK
clk => phase_B[48][7].CLK
clk => phase_B[48][8].CLK
clk => phase_B[48][9].CLK
clk => phase_B[48][10].CLK
clk => phase_B[48][11].CLK
clk => phase_B[48][12].CLK
clk => phase_B[48][13].CLK
clk => phase_B[48][14].CLK
clk => phase_B[48][15].CLK
clk => phase_B[49][0].CLK
clk => phase_B[49][1].CLK
clk => phase_B[49][2].CLK
clk => phase_B[49][3].CLK
clk => phase_B[49][4].CLK
clk => phase_B[49][5].CLK
clk => phase_B[49][6].CLK
clk => phase_B[49][7].CLK
clk => phase_B[49][8].CLK
clk => phase_B[49][9].CLK
clk => phase_B[49][10].CLK
clk => phase_B[49][11].CLK
clk => phase_B[49][12].CLK
clk => phase_B[49][13].CLK
clk => phase_B[49][14].CLK
clk => phase_B[49][15].CLK
clk => phase_B[50][0].CLK
clk => phase_B[50][1].CLK
clk => phase_B[50][2].CLK
clk => phase_B[50][3].CLK
clk => phase_B[50][4].CLK
clk => phase_B[50][5].CLK
clk => phase_B[50][6].CLK
clk => phase_B[50][7].CLK
clk => phase_B[50][8].CLK
clk => phase_B[50][9].CLK
clk => phase_B[50][10].CLK
clk => phase_B[50][11].CLK
clk => phase_B[50][12].CLK
clk => phase_B[50][13].CLK
clk => phase_B[50][14].CLK
clk => phase_B[50][15].CLK
clk => phase_B[51][0].CLK
clk => phase_B[51][1].CLK
clk => phase_B[51][2].CLK
clk => phase_B[51][3].CLK
clk => phase_B[51][4].CLK
clk => phase_B[51][5].CLK
clk => phase_B[51][6].CLK
clk => phase_B[51][7].CLK
clk => phase_B[51][8].CLK
clk => phase_B[51][9].CLK
clk => phase_B[51][10].CLK
clk => phase_B[51][11].CLK
clk => phase_B[51][12].CLK
clk => phase_B[51][13].CLK
clk => phase_B[51][14].CLK
clk => phase_B[51][15].CLK
clk => phase_B[52][0].CLK
clk => phase_B[52][1].CLK
clk => phase_B[52][2].CLK
clk => phase_B[52][3].CLK
clk => phase_B[52][4].CLK
clk => phase_B[52][5].CLK
clk => phase_B[52][6].CLK
clk => phase_B[52][7].CLK
clk => phase_B[52][8].CLK
clk => phase_B[52][9].CLK
clk => phase_B[52][10].CLK
clk => phase_B[52][11].CLK
clk => phase_B[52][12].CLK
clk => phase_B[52][13].CLK
clk => phase_B[52][14].CLK
clk => phase_B[52][15].CLK
clk => phase_B[53][0].CLK
clk => phase_B[53][1].CLK
clk => phase_B[53][2].CLK
clk => phase_B[53][3].CLK
clk => phase_B[53][4].CLK
clk => phase_B[53][5].CLK
clk => phase_B[53][6].CLK
clk => phase_B[53][7].CLK
clk => phase_B[53][8].CLK
clk => phase_B[53][9].CLK
clk => phase_B[53][10].CLK
clk => phase_B[53][11].CLK
clk => phase_B[53][12].CLK
clk => phase_B[53][13].CLK
clk => phase_B[53][14].CLK
clk => phase_B[53][15].CLK
clk => phase_B[54][0].CLK
clk => phase_B[54][1].CLK
clk => phase_B[54][2].CLK
clk => phase_B[54][3].CLK
clk => phase_B[54][4].CLK
clk => phase_B[54][5].CLK
clk => phase_B[54][6].CLK
clk => phase_B[54][7].CLK
clk => phase_B[54][8].CLK
clk => phase_B[54][9].CLK
clk => phase_B[54][10].CLK
clk => phase_B[54][11].CLK
clk => phase_B[54][12].CLK
clk => phase_B[54][13].CLK
clk => phase_B[54][14].CLK
clk => phase_B[54][15].CLK
clk => phase_B[55][0].CLK
clk => phase_B[55][1].CLK
clk => phase_B[55][2].CLK
clk => phase_B[55][3].CLK
clk => phase_B[55][4].CLK
clk => phase_B[55][5].CLK
clk => phase_B[55][6].CLK
clk => phase_B[55][7].CLK
clk => phase_B[55][8].CLK
clk => phase_B[55][9].CLK
clk => phase_B[55][10].CLK
clk => phase_B[55][11].CLK
clk => phase_B[55][12].CLK
clk => phase_B[55][13].CLK
clk => phase_B[55][14].CLK
clk => phase_B[55][15].CLK
clk => phase_B[56][0].CLK
clk => phase_B[56][1].CLK
clk => phase_B[56][2].CLK
clk => phase_B[56][3].CLK
clk => phase_B[56][4].CLK
clk => phase_B[56][5].CLK
clk => phase_B[56][6].CLK
clk => phase_B[56][7].CLK
clk => phase_B[56][8].CLK
clk => phase_B[56][9].CLK
clk => phase_B[56][10].CLK
clk => phase_B[56][11].CLK
clk => phase_B[56][12].CLK
clk => phase_B[56][13].CLK
clk => phase_B[56][14].CLK
clk => phase_B[56][15].CLK
clk => phase_B[57][0].CLK
clk => phase_B[57][1].CLK
clk => phase_B[57][2].CLK
clk => phase_B[57][3].CLK
clk => phase_B[57][4].CLK
clk => phase_B[57][5].CLK
clk => phase_B[57][6].CLK
clk => phase_B[57][7].CLK
clk => phase_B[57][8].CLK
clk => phase_B[57][9].CLK
clk => phase_B[57][10].CLK
clk => phase_B[57][11].CLK
clk => phase_B[57][12].CLK
clk => phase_B[57][13].CLK
clk => phase_B[57][14].CLK
clk => phase_B[57][15].CLK
clk => phase_B[58][0].CLK
clk => phase_B[58][1].CLK
clk => phase_B[58][2].CLK
clk => phase_B[58][3].CLK
clk => phase_B[58][4].CLK
clk => phase_B[58][5].CLK
clk => phase_B[58][6].CLK
clk => phase_B[58][7].CLK
clk => phase_B[58][8].CLK
clk => phase_B[58][9].CLK
clk => phase_B[58][10].CLK
clk => phase_B[58][11].CLK
clk => phase_B[58][12].CLK
clk => phase_B[58][13].CLK
clk => phase_B[58][14].CLK
clk => phase_B[58][15].CLK
clk => phase_B[59][0].CLK
clk => phase_B[59][1].CLK
clk => phase_B[59][2].CLK
clk => phase_B[59][3].CLK
clk => phase_B[59][4].CLK
clk => phase_B[59][5].CLK
clk => phase_B[59][6].CLK
clk => phase_B[59][7].CLK
clk => phase_B[59][8].CLK
clk => phase_B[59][9].CLK
clk => phase_B[59][10].CLK
clk => phase_B[59][11].CLK
clk => phase_B[59][12].CLK
clk => phase_B[59][13].CLK
clk => phase_B[59][14].CLK
clk => phase_B[59][15].CLK
clk => phase_B[60][0].CLK
clk => phase_B[60][1].CLK
clk => phase_B[60][2].CLK
clk => phase_B[60][3].CLK
clk => phase_B[60][4].CLK
clk => phase_B[60][5].CLK
clk => phase_B[60][6].CLK
clk => phase_B[60][7].CLK
clk => phase_B[60][8].CLK
clk => phase_B[60][9].CLK
clk => phase_B[60][10].CLK
clk => phase_B[60][11].CLK
clk => phase_B[60][12].CLK
clk => phase_B[60][13].CLK
clk => phase_B[60][14].CLK
clk => phase_B[60][15].CLK
clk => phase_A[0][0].CLK
clk => phase_A[0][1].CLK
clk => phase_A[0][2].CLK
clk => phase_A[0][3].CLK
clk => phase_A[0][4].CLK
clk => phase_A[0][5].CLK
clk => phase_A[0][6].CLK
clk => phase_A[0][7].CLK
clk => phase_A[0][8].CLK
clk => phase_A[0][9].CLK
clk => phase_A[0][10].CLK
clk => phase_A[0][11].CLK
clk => phase_A[0][12].CLK
clk => phase_A[0][13].CLK
clk => phase_A[0][14].CLK
clk => phase_A[0][15].CLK
clk => phase_A[1][0].CLK
clk => phase_A[1][1].CLK
clk => phase_A[1][2].CLK
clk => phase_A[1][3].CLK
clk => phase_A[1][4].CLK
clk => phase_A[1][5].CLK
clk => phase_A[1][6].CLK
clk => phase_A[1][7].CLK
clk => phase_A[1][8].CLK
clk => phase_A[1][9].CLK
clk => phase_A[1][10].CLK
clk => phase_A[1][11].CLK
clk => phase_A[1][12].CLK
clk => phase_A[1][13].CLK
clk => phase_A[1][14].CLK
clk => phase_A[1][15].CLK
clk => phase_A[2][0].CLK
clk => phase_A[2][1].CLK
clk => phase_A[2][2].CLK
clk => phase_A[2][3].CLK
clk => phase_A[2][4].CLK
clk => phase_A[2][5].CLK
clk => phase_A[2][6].CLK
clk => phase_A[2][7].CLK
clk => phase_A[2][8].CLK
clk => phase_A[2][9].CLK
clk => phase_A[2][10].CLK
clk => phase_A[2][11].CLK
clk => phase_A[2][12].CLK
clk => phase_A[2][13].CLK
clk => phase_A[2][14].CLK
clk => phase_A[2][15].CLK
clk => phase_A[3][0].CLK
clk => phase_A[3][1].CLK
clk => phase_A[3][2].CLK
clk => phase_A[3][3].CLK
clk => phase_A[3][4].CLK
clk => phase_A[3][5].CLK
clk => phase_A[3][6].CLK
clk => phase_A[3][7].CLK
clk => phase_A[3][8].CLK
clk => phase_A[3][9].CLK
clk => phase_A[3][10].CLK
clk => phase_A[3][11].CLK
clk => phase_A[3][12].CLK
clk => phase_A[3][13].CLK
clk => phase_A[3][14].CLK
clk => phase_A[3][15].CLK
clk => phase_A[4][0].CLK
clk => phase_A[4][1].CLK
clk => phase_A[4][2].CLK
clk => phase_A[4][3].CLK
clk => phase_A[4][4].CLK
clk => phase_A[4][5].CLK
clk => phase_A[4][6].CLK
clk => phase_A[4][7].CLK
clk => phase_A[4][8].CLK
clk => phase_A[4][9].CLK
clk => phase_A[4][10].CLK
clk => phase_A[4][11].CLK
clk => phase_A[4][12].CLK
clk => phase_A[4][13].CLK
clk => phase_A[4][14].CLK
clk => phase_A[4][15].CLK
clk => phase_A[5][0].CLK
clk => phase_A[5][1].CLK
clk => phase_A[5][2].CLK
clk => phase_A[5][3].CLK
clk => phase_A[5][4].CLK
clk => phase_A[5][5].CLK
clk => phase_A[5][6].CLK
clk => phase_A[5][7].CLK
clk => phase_A[5][8].CLK
clk => phase_A[5][9].CLK
clk => phase_A[5][10].CLK
clk => phase_A[5][11].CLK
clk => phase_A[5][12].CLK
clk => phase_A[5][13].CLK
clk => phase_A[5][14].CLK
clk => phase_A[5][15].CLK
clk => phase_A[6][0].CLK
clk => phase_A[6][1].CLK
clk => phase_A[6][2].CLK
clk => phase_A[6][3].CLK
clk => phase_A[6][4].CLK
clk => phase_A[6][5].CLK
clk => phase_A[6][6].CLK
clk => phase_A[6][7].CLK
clk => phase_A[6][8].CLK
clk => phase_A[6][9].CLK
clk => phase_A[6][10].CLK
clk => phase_A[6][11].CLK
clk => phase_A[6][12].CLK
clk => phase_A[6][13].CLK
clk => phase_A[6][14].CLK
clk => phase_A[6][15].CLK
clk => phase_A[7][0].CLK
clk => phase_A[7][1].CLK
clk => phase_A[7][2].CLK
clk => phase_A[7][3].CLK
clk => phase_A[7][4].CLK
clk => phase_A[7][5].CLK
clk => phase_A[7][6].CLK
clk => phase_A[7][7].CLK
clk => phase_A[7][8].CLK
clk => phase_A[7][9].CLK
clk => phase_A[7][10].CLK
clk => phase_A[7][11].CLK
clk => phase_A[7][12].CLK
clk => phase_A[7][13].CLK
clk => phase_A[7][14].CLK
clk => phase_A[7][15].CLK
clk => phase_A[8][0].CLK
clk => phase_A[8][1].CLK
clk => phase_A[8][2].CLK
clk => phase_A[8][3].CLK
clk => phase_A[8][4].CLK
clk => phase_A[8][5].CLK
clk => phase_A[8][6].CLK
clk => phase_A[8][7].CLK
clk => phase_A[8][8].CLK
clk => phase_A[8][9].CLK
clk => phase_A[8][10].CLK
clk => phase_A[8][11].CLK
clk => phase_A[8][12].CLK
clk => phase_A[8][13].CLK
clk => phase_A[8][14].CLK
clk => phase_A[8][15].CLK
clk => phase_A[9][0].CLK
clk => phase_A[9][1].CLK
clk => phase_A[9][2].CLK
clk => phase_A[9][3].CLK
clk => phase_A[9][4].CLK
clk => phase_A[9][5].CLK
clk => phase_A[9][6].CLK
clk => phase_A[9][7].CLK
clk => phase_A[9][8].CLK
clk => phase_A[9][9].CLK
clk => phase_A[9][10].CLK
clk => phase_A[9][11].CLK
clk => phase_A[9][12].CLK
clk => phase_A[9][13].CLK
clk => phase_A[9][14].CLK
clk => phase_A[9][15].CLK
clk => phase_A[10][0].CLK
clk => phase_A[10][1].CLK
clk => phase_A[10][2].CLK
clk => phase_A[10][3].CLK
clk => phase_A[10][4].CLK
clk => phase_A[10][5].CLK
clk => phase_A[10][6].CLK
clk => phase_A[10][7].CLK
clk => phase_A[10][8].CLK
clk => phase_A[10][9].CLK
clk => phase_A[10][10].CLK
clk => phase_A[10][11].CLK
clk => phase_A[10][12].CLK
clk => phase_A[10][13].CLK
clk => phase_A[10][14].CLK
clk => phase_A[10][15].CLK
clk => phase_A[11][0].CLK
clk => phase_A[11][1].CLK
clk => phase_A[11][2].CLK
clk => phase_A[11][3].CLK
clk => phase_A[11][4].CLK
clk => phase_A[11][5].CLK
clk => phase_A[11][6].CLK
clk => phase_A[11][7].CLK
clk => phase_A[11][8].CLK
clk => phase_A[11][9].CLK
clk => phase_A[11][10].CLK
clk => phase_A[11][11].CLK
clk => phase_A[11][12].CLK
clk => phase_A[11][13].CLK
clk => phase_A[11][14].CLK
clk => phase_A[11][15].CLK
clk => phase_A[12][0].CLK
clk => phase_A[12][1].CLK
clk => phase_A[12][2].CLK
clk => phase_A[12][3].CLK
clk => phase_A[12][4].CLK
clk => phase_A[12][5].CLK
clk => phase_A[12][6].CLK
clk => phase_A[12][7].CLK
clk => phase_A[12][8].CLK
clk => phase_A[12][9].CLK
clk => phase_A[12][10].CLK
clk => phase_A[12][11].CLK
clk => phase_A[12][12].CLK
clk => phase_A[12][13].CLK
clk => phase_A[12][14].CLK
clk => phase_A[12][15].CLK
clk => phase_A[13][0].CLK
clk => phase_A[13][1].CLK
clk => phase_A[13][2].CLK
clk => phase_A[13][3].CLK
clk => phase_A[13][4].CLK
clk => phase_A[13][5].CLK
clk => phase_A[13][6].CLK
clk => phase_A[13][7].CLK
clk => phase_A[13][8].CLK
clk => phase_A[13][9].CLK
clk => phase_A[13][10].CLK
clk => phase_A[13][11].CLK
clk => phase_A[13][12].CLK
clk => phase_A[13][13].CLK
clk => phase_A[13][14].CLK
clk => phase_A[13][15].CLK
clk => phase_A[14][0].CLK
clk => phase_A[14][1].CLK
clk => phase_A[14][2].CLK
clk => phase_A[14][3].CLK
clk => phase_A[14][4].CLK
clk => phase_A[14][5].CLK
clk => phase_A[14][6].CLK
clk => phase_A[14][7].CLK
clk => phase_A[14][8].CLK
clk => phase_A[14][9].CLK
clk => phase_A[14][10].CLK
clk => phase_A[14][11].CLK
clk => phase_A[14][12].CLK
clk => phase_A[14][13].CLK
clk => phase_A[14][14].CLK
clk => phase_A[14][15].CLK
clk => phase_A[15][0].CLK
clk => phase_A[15][1].CLK
clk => phase_A[15][2].CLK
clk => phase_A[15][3].CLK
clk => phase_A[15][4].CLK
clk => phase_A[15][5].CLK
clk => phase_A[15][6].CLK
clk => phase_A[15][7].CLK
clk => phase_A[15][8].CLK
clk => phase_A[15][9].CLK
clk => phase_A[15][10].CLK
clk => phase_A[15][11].CLK
clk => phase_A[15][12].CLK
clk => phase_A[15][13].CLK
clk => phase_A[15][14].CLK
clk => phase_A[15][15].CLK
clk => phase_A[16][0].CLK
clk => phase_A[16][1].CLK
clk => phase_A[16][2].CLK
clk => phase_A[16][3].CLK
clk => phase_A[16][4].CLK
clk => phase_A[16][5].CLK
clk => phase_A[16][6].CLK
clk => phase_A[16][7].CLK
clk => phase_A[16][8].CLK
clk => phase_A[16][9].CLK
clk => phase_A[16][10].CLK
clk => phase_A[16][11].CLK
clk => phase_A[16][12].CLK
clk => phase_A[16][13].CLK
clk => phase_A[16][14].CLK
clk => phase_A[16][15].CLK
clk => phase_A[17][0].CLK
clk => phase_A[17][1].CLK
clk => phase_A[17][2].CLK
clk => phase_A[17][3].CLK
clk => phase_A[17][4].CLK
clk => phase_A[17][5].CLK
clk => phase_A[17][6].CLK
clk => phase_A[17][7].CLK
clk => phase_A[17][8].CLK
clk => phase_A[17][9].CLK
clk => phase_A[17][10].CLK
clk => phase_A[17][11].CLK
clk => phase_A[17][12].CLK
clk => phase_A[17][13].CLK
clk => phase_A[17][14].CLK
clk => phase_A[17][15].CLK
clk => phase_A[18][0].CLK
clk => phase_A[18][1].CLK
clk => phase_A[18][2].CLK
clk => phase_A[18][3].CLK
clk => phase_A[18][4].CLK
clk => phase_A[18][5].CLK
clk => phase_A[18][6].CLK
clk => phase_A[18][7].CLK
clk => phase_A[18][8].CLK
clk => phase_A[18][9].CLK
clk => phase_A[18][10].CLK
clk => phase_A[18][11].CLK
clk => phase_A[18][12].CLK
clk => phase_A[18][13].CLK
clk => phase_A[18][14].CLK
clk => phase_A[18][15].CLK
clk => phase_A[19][0].CLK
clk => phase_A[19][1].CLK
clk => phase_A[19][2].CLK
clk => phase_A[19][3].CLK
clk => phase_A[19][4].CLK
clk => phase_A[19][5].CLK
clk => phase_A[19][6].CLK
clk => phase_A[19][7].CLK
clk => phase_A[19][8].CLK
clk => phase_A[19][9].CLK
clk => phase_A[19][10].CLK
clk => phase_A[19][11].CLK
clk => phase_A[19][12].CLK
clk => phase_A[19][13].CLK
clk => phase_A[19][14].CLK
clk => phase_A[19][15].CLK
clk => phase_A[20][0].CLK
clk => phase_A[20][1].CLK
clk => phase_A[20][2].CLK
clk => phase_A[20][3].CLK
clk => phase_A[20][4].CLK
clk => phase_A[20][5].CLK
clk => phase_A[20][6].CLK
clk => phase_A[20][7].CLK
clk => phase_A[20][8].CLK
clk => phase_A[20][9].CLK
clk => phase_A[20][10].CLK
clk => phase_A[20][11].CLK
clk => phase_A[20][12].CLK
clk => phase_A[20][13].CLK
clk => phase_A[20][14].CLK
clk => phase_A[20][15].CLK
clk => phase_A[21][0].CLK
clk => phase_A[21][1].CLK
clk => phase_A[21][2].CLK
clk => phase_A[21][3].CLK
clk => phase_A[21][4].CLK
clk => phase_A[21][5].CLK
clk => phase_A[21][6].CLK
clk => phase_A[21][7].CLK
clk => phase_A[21][8].CLK
clk => phase_A[21][9].CLK
clk => phase_A[21][10].CLK
clk => phase_A[21][11].CLK
clk => phase_A[21][12].CLK
clk => phase_A[21][13].CLK
clk => phase_A[21][14].CLK
clk => phase_A[21][15].CLK
clk => phase_A[22][0].CLK
clk => phase_A[22][1].CLK
clk => phase_A[22][2].CLK
clk => phase_A[22][3].CLK
clk => phase_A[22][4].CLK
clk => phase_A[22][5].CLK
clk => phase_A[22][6].CLK
clk => phase_A[22][7].CLK
clk => phase_A[22][8].CLK
clk => phase_A[22][9].CLK
clk => phase_A[22][10].CLK
clk => phase_A[22][11].CLK
clk => phase_A[22][12].CLK
clk => phase_A[22][13].CLK
clk => phase_A[22][14].CLK
clk => phase_A[22][15].CLK
clk => phase_A[23][0].CLK
clk => phase_A[23][1].CLK
clk => phase_A[23][2].CLK
clk => phase_A[23][3].CLK
clk => phase_A[23][4].CLK
clk => phase_A[23][5].CLK
clk => phase_A[23][6].CLK
clk => phase_A[23][7].CLK
clk => phase_A[23][8].CLK
clk => phase_A[23][9].CLK
clk => phase_A[23][10].CLK
clk => phase_A[23][11].CLK
clk => phase_A[23][12].CLK
clk => phase_A[23][13].CLK
clk => phase_A[23][14].CLK
clk => phase_A[23][15].CLK
clk => phase_A[24][0].CLK
clk => phase_A[24][1].CLK
clk => phase_A[24][2].CLK
clk => phase_A[24][3].CLK
clk => phase_A[24][4].CLK
clk => phase_A[24][5].CLK
clk => phase_A[24][6].CLK
clk => phase_A[24][7].CLK
clk => phase_A[24][8].CLK
clk => phase_A[24][9].CLK
clk => phase_A[24][10].CLK
clk => phase_A[24][11].CLK
clk => phase_A[24][12].CLK
clk => phase_A[24][13].CLK
clk => phase_A[24][14].CLK
clk => phase_A[24][15].CLK
clk => phase_A[25][0].CLK
clk => phase_A[25][1].CLK
clk => phase_A[25][2].CLK
clk => phase_A[25][3].CLK
clk => phase_A[25][4].CLK
clk => phase_A[25][5].CLK
clk => phase_A[25][6].CLK
clk => phase_A[25][7].CLK
clk => phase_A[25][8].CLK
clk => phase_A[25][9].CLK
clk => phase_A[25][10].CLK
clk => phase_A[25][11].CLK
clk => phase_A[25][12].CLK
clk => phase_A[25][13].CLK
clk => phase_A[25][14].CLK
clk => phase_A[25][15].CLK
clk => phase_A[26][0].CLK
clk => phase_A[26][1].CLK
clk => phase_A[26][2].CLK
clk => phase_A[26][3].CLK
clk => phase_A[26][4].CLK
clk => phase_A[26][5].CLK
clk => phase_A[26][6].CLK
clk => phase_A[26][7].CLK
clk => phase_A[26][8].CLK
clk => phase_A[26][9].CLK
clk => phase_A[26][10].CLK
clk => phase_A[26][11].CLK
clk => phase_A[26][12].CLK
clk => phase_A[26][13].CLK
clk => phase_A[26][14].CLK
clk => phase_A[26][15].CLK
clk => phase_A[27][0].CLK
clk => phase_A[27][1].CLK
clk => phase_A[27][2].CLK
clk => phase_A[27][3].CLK
clk => phase_A[27][4].CLK
clk => phase_A[27][5].CLK
clk => phase_A[27][6].CLK
clk => phase_A[27][7].CLK
clk => phase_A[27][8].CLK
clk => phase_A[27][9].CLK
clk => phase_A[27][10].CLK
clk => phase_A[27][11].CLK
clk => phase_A[27][12].CLK
clk => phase_A[27][13].CLK
clk => phase_A[27][14].CLK
clk => phase_A[27][15].CLK
clk => phase_A[28][0].CLK
clk => phase_A[28][1].CLK
clk => phase_A[28][2].CLK
clk => phase_A[28][3].CLK
clk => phase_A[28][4].CLK
clk => phase_A[28][5].CLK
clk => phase_A[28][6].CLK
clk => phase_A[28][7].CLK
clk => phase_A[28][8].CLK
clk => phase_A[28][9].CLK
clk => phase_A[28][10].CLK
clk => phase_A[28][11].CLK
clk => phase_A[28][12].CLK
clk => phase_A[28][13].CLK
clk => phase_A[28][14].CLK
clk => phase_A[28][15].CLK
clk => phase_A[29][0].CLK
clk => phase_A[29][1].CLK
clk => phase_A[29][2].CLK
clk => phase_A[29][3].CLK
clk => phase_A[29][4].CLK
clk => phase_A[29][5].CLK
clk => phase_A[29][6].CLK
clk => phase_A[29][7].CLK
clk => phase_A[29][8].CLK
clk => phase_A[29][9].CLK
clk => phase_A[29][10].CLK
clk => phase_A[29][11].CLK
clk => phase_A[29][12].CLK
clk => phase_A[29][13].CLK
clk => phase_A[29][14].CLK
clk => phase_A[29][15].CLK
clk => phase_A[30][0].CLK
clk => phase_A[30][1].CLK
clk => phase_A[30][2].CLK
clk => phase_A[30][3].CLK
clk => phase_A[30][4].CLK
clk => phase_A[30][5].CLK
clk => phase_A[30][6].CLK
clk => phase_A[30][7].CLK
clk => phase_A[30][8].CLK
clk => phase_A[30][9].CLK
clk => phase_A[30][10].CLK
clk => phase_A[30][11].CLK
clk => phase_A[30][12].CLK
clk => phase_A[30][13].CLK
clk => phase_A[30][14].CLK
clk => phase_A[30][15].CLK
clk => phase_A[31][0].CLK
clk => phase_A[31][1].CLK
clk => phase_A[31][2].CLK
clk => phase_A[31][3].CLK
clk => phase_A[31][4].CLK
clk => phase_A[31][5].CLK
clk => phase_A[31][6].CLK
clk => phase_A[31][7].CLK
clk => phase_A[31][8].CLK
clk => phase_A[31][9].CLK
clk => phase_A[31][10].CLK
clk => phase_A[31][11].CLK
clk => phase_A[31][12].CLK
clk => phase_A[31][13].CLK
clk => phase_A[31][14].CLK
clk => phase_A[31][15].CLK
clk => phase_A[32][0].CLK
clk => phase_A[32][1].CLK
clk => phase_A[32][2].CLK
clk => phase_A[32][3].CLK
clk => phase_A[32][4].CLK
clk => phase_A[32][5].CLK
clk => phase_A[32][6].CLK
clk => phase_A[32][7].CLK
clk => phase_A[32][8].CLK
clk => phase_A[32][9].CLK
clk => phase_A[32][10].CLK
clk => phase_A[32][11].CLK
clk => phase_A[32][12].CLK
clk => phase_A[32][13].CLK
clk => phase_A[32][14].CLK
clk => phase_A[32][15].CLK
clk => phase_A[33][0].CLK
clk => phase_A[33][1].CLK
clk => phase_A[33][2].CLK
clk => phase_A[33][3].CLK
clk => phase_A[33][4].CLK
clk => phase_A[33][5].CLK
clk => phase_A[33][6].CLK
clk => phase_A[33][7].CLK
clk => phase_A[33][8].CLK
clk => phase_A[33][9].CLK
clk => phase_A[33][10].CLK
clk => phase_A[33][11].CLK
clk => phase_A[33][12].CLK
clk => phase_A[33][13].CLK
clk => phase_A[33][14].CLK
clk => phase_A[33][15].CLK
clk => phase_A[34][0].CLK
clk => phase_A[34][1].CLK
clk => phase_A[34][2].CLK
clk => phase_A[34][3].CLK
clk => phase_A[34][4].CLK
clk => phase_A[34][5].CLK
clk => phase_A[34][6].CLK
clk => phase_A[34][7].CLK
clk => phase_A[34][8].CLK
clk => phase_A[34][9].CLK
clk => phase_A[34][10].CLK
clk => phase_A[34][11].CLK
clk => phase_A[34][12].CLK
clk => phase_A[34][13].CLK
clk => phase_A[34][14].CLK
clk => phase_A[34][15].CLK
clk => phase_A[35][0].CLK
clk => phase_A[35][1].CLK
clk => phase_A[35][2].CLK
clk => phase_A[35][3].CLK
clk => phase_A[35][4].CLK
clk => phase_A[35][5].CLK
clk => phase_A[35][6].CLK
clk => phase_A[35][7].CLK
clk => phase_A[35][8].CLK
clk => phase_A[35][9].CLK
clk => phase_A[35][10].CLK
clk => phase_A[35][11].CLK
clk => phase_A[35][12].CLK
clk => phase_A[35][13].CLK
clk => phase_A[35][14].CLK
clk => phase_A[35][15].CLK
clk => phase_A[36][0].CLK
clk => phase_A[36][1].CLK
clk => phase_A[36][2].CLK
clk => phase_A[36][3].CLK
clk => phase_A[36][4].CLK
clk => phase_A[36][5].CLK
clk => phase_A[36][6].CLK
clk => phase_A[36][7].CLK
clk => phase_A[36][8].CLK
clk => phase_A[36][9].CLK
clk => phase_A[36][10].CLK
clk => phase_A[36][11].CLK
clk => phase_A[36][12].CLK
clk => phase_A[36][13].CLK
clk => phase_A[36][14].CLK
clk => phase_A[36][15].CLK
clk => phase_A[37][0].CLK
clk => phase_A[37][1].CLK
clk => phase_A[37][2].CLK
clk => phase_A[37][3].CLK
clk => phase_A[37][4].CLK
clk => phase_A[37][5].CLK
clk => phase_A[37][6].CLK
clk => phase_A[37][7].CLK
clk => phase_A[37][8].CLK
clk => phase_A[37][9].CLK
clk => phase_A[37][10].CLK
clk => phase_A[37][11].CLK
clk => phase_A[37][12].CLK
clk => phase_A[37][13].CLK
clk => phase_A[37][14].CLK
clk => phase_A[37][15].CLK
clk => phase_A[38][0].CLK
clk => phase_A[38][1].CLK
clk => phase_A[38][2].CLK
clk => phase_A[38][3].CLK
clk => phase_A[38][4].CLK
clk => phase_A[38][5].CLK
clk => phase_A[38][6].CLK
clk => phase_A[38][7].CLK
clk => phase_A[38][8].CLK
clk => phase_A[38][9].CLK
clk => phase_A[38][10].CLK
clk => phase_A[38][11].CLK
clk => phase_A[38][12].CLK
clk => phase_A[38][13].CLK
clk => phase_A[38][14].CLK
clk => phase_A[38][15].CLK
clk => phase_A[39][0].CLK
clk => phase_A[39][1].CLK
clk => phase_A[39][2].CLK
clk => phase_A[39][3].CLK
clk => phase_A[39][4].CLK
clk => phase_A[39][5].CLK
clk => phase_A[39][6].CLK
clk => phase_A[39][7].CLK
clk => phase_A[39][8].CLK
clk => phase_A[39][9].CLK
clk => phase_A[39][10].CLK
clk => phase_A[39][11].CLK
clk => phase_A[39][12].CLK
clk => phase_A[39][13].CLK
clk => phase_A[39][14].CLK
clk => phase_A[39][15].CLK
clk => phase_A[40][0].CLK
clk => phase_A[40][1].CLK
clk => phase_A[40][2].CLK
clk => phase_A[40][3].CLK
clk => phase_A[40][4].CLK
clk => phase_A[40][5].CLK
clk => phase_A[40][6].CLK
clk => phase_A[40][7].CLK
clk => phase_A[40][8].CLK
clk => phase_A[40][9].CLK
clk => phase_A[40][10].CLK
clk => phase_A[40][11].CLK
clk => phase_A[40][12].CLK
clk => phase_A[40][13].CLK
clk => phase_A[40][14].CLK
clk => phase_A[40][15].CLK
clk => phase_A[41][0].CLK
clk => phase_A[41][1].CLK
clk => phase_A[41][2].CLK
clk => phase_A[41][3].CLK
clk => phase_A[41][4].CLK
clk => phase_A[41][5].CLK
clk => phase_A[41][6].CLK
clk => phase_A[41][7].CLK
clk => phase_A[41][8].CLK
clk => phase_A[41][9].CLK
clk => phase_A[41][10].CLK
clk => phase_A[41][11].CLK
clk => phase_A[41][12].CLK
clk => phase_A[41][13].CLK
clk => phase_A[41][14].CLK
clk => phase_A[41][15].CLK
clk => phase_A[42][0].CLK
clk => phase_A[42][1].CLK
clk => phase_A[42][2].CLK
clk => phase_A[42][3].CLK
clk => phase_A[42][4].CLK
clk => phase_A[42][5].CLK
clk => phase_A[42][6].CLK
clk => phase_A[42][7].CLK
clk => phase_A[42][8].CLK
clk => phase_A[42][9].CLK
clk => phase_A[42][10].CLK
clk => phase_A[42][11].CLK
clk => phase_A[42][12].CLK
clk => phase_A[42][13].CLK
clk => phase_A[42][14].CLK
clk => phase_A[42][15].CLK
clk => phase_A[43][0].CLK
clk => phase_A[43][1].CLK
clk => phase_A[43][2].CLK
clk => phase_A[43][3].CLK
clk => phase_A[43][4].CLK
clk => phase_A[43][5].CLK
clk => phase_A[43][6].CLK
clk => phase_A[43][7].CLK
clk => phase_A[43][8].CLK
clk => phase_A[43][9].CLK
clk => phase_A[43][10].CLK
clk => phase_A[43][11].CLK
clk => phase_A[43][12].CLK
clk => phase_A[43][13].CLK
clk => phase_A[43][14].CLK
clk => phase_A[43][15].CLK
clk => phase_A[44][0].CLK
clk => phase_A[44][1].CLK
clk => phase_A[44][2].CLK
clk => phase_A[44][3].CLK
clk => phase_A[44][4].CLK
clk => phase_A[44][5].CLK
clk => phase_A[44][6].CLK
clk => phase_A[44][7].CLK
clk => phase_A[44][8].CLK
clk => phase_A[44][9].CLK
clk => phase_A[44][10].CLK
clk => phase_A[44][11].CLK
clk => phase_A[44][12].CLK
clk => phase_A[44][13].CLK
clk => phase_A[44][14].CLK
clk => phase_A[44][15].CLK
clk => phase_A[45][0].CLK
clk => phase_A[45][1].CLK
clk => phase_A[45][2].CLK
clk => phase_A[45][3].CLK
clk => phase_A[45][4].CLK
clk => phase_A[45][5].CLK
clk => phase_A[45][6].CLK
clk => phase_A[45][7].CLK
clk => phase_A[45][8].CLK
clk => phase_A[45][9].CLK
clk => phase_A[45][10].CLK
clk => phase_A[45][11].CLK
clk => phase_A[45][12].CLK
clk => phase_A[45][13].CLK
clk => phase_A[45][14].CLK
clk => phase_A[45][15].CLK
clk => phase_A[46][0].CLK
clk => phase_A[46][1].CLK
clk => phase_A[46][2].CLK
clk => phase_A[46][3].CLK
clk => phase_A[46][4].CLK
clk => phase_A[46][5].CLK
clk => phase_A[46][6].CLK
clk => phase_A[46][7].CLK
clk => phase_A[46][8].CLK
clk => phase_A[46][9].CLK
clk => phase_A[46][10].CLK
clk => phase_A[46][11].CLK
clk => phase_A[46][12].CLK
clk => phase_A[46][13].CLK
clk => phase_A[46][14].CLK
clk => phase_A[46][15].CLK
clk => phase_A[47][0].CLK
clk => phase_A[47][1].CLK
clk => phase_A[47][2].CLK
clk => phase_A[47][3].CLK
clk => phase_A[47][4].CLK
clk => phase_A[47][5].CLK
clk => phase_A[47][6].CLK
clk => phase_A[47][7].CLK
clk => phase_A[47][8].CLK
clk => phase_A[47][9].CLK
clk => phase_A[47][10].CLK
clk => phase_A[47][11].CLK
clk => phase_A[47][12].CLK
clk => phase_A[47][13].CLK
clk => phase_A[47][14].CLK
clk => phase_A[47][15].CLK
clk => phase_A[48][0].CLK
clk => phase_A[48][1].CLK
clk => phase_A[48][2].CLK
clk => phase_A[48][3].CLK
clk => phase_A[48][4].CLK
clk => phase_A[48][5].CLK
clk => phase_A[48][6].CLK
clk => phase_A[48][7].CLK
clk => phase_A[48][8].CLK
clk => phase_A[48][9].CLK
clk => phase_A[48][10].CLK
clk => phase_A[48][11].CLK
clk => phase_A[48][12].CLK
clk => phase_A[48][13].CLK
clk => phase_A[48][14].CLK
clk => phase_A[48][15].CLK
clk => phase_A[49][0].CLK
clk => phase_A[49][1].CLK
clk => phase_A[49][2].CLK
clk => phase_A[49][3].CLK
clk => phase_A[49][4].CLK
clk => phase_A[49][5].CLK
clk => phase_A[49][6].CLK
clk => phase_A[49][7].CLK
clk => phase_A[49][8].CLK
clk => phase_A[49][9].CLK
clk => phase_A[49][10].CLK
clk => phase_A[49][11].CLK
clk => phase_A[49][12].CLK
clk => phase_A[49][13].CLK
clk => phase_A[49][14].CLK
clk => phase_A[49][15].CLK
clk => phase_A[50][0].CLK
clk => phase_A[50][1].CLK
clk => phase_A[50][2].CLK
clk => phase_A[50][3].CLK
clk => phase_A[50][4].CLK
clk => phase_A[50][5].CLK
clk => phase_A[50][6].CLK
clk => phase_A[50][7].CLK
clk => phase_A[50][8].CLK
clk => phase_A[50][9].CLK
clk => phase_A[50][10].CLK
clk => phase_A[50][11].CLK
clk => phase_A[50][12].CLK
clk => phase_A[50][13].CLK
clk => phase_A[50][14].CLK
clk => phase_A[50][15].CLK
clk => phase_A[51][0].CLK
clk => phase_A[51][1].CLK
clk => phase_A[51][2].CLK
clk => phase_A[51][3].CLK
clk => phase_A[51][4].CLK
clk => phase_A[51][5].CLK
clk => phase_A[51][6].CLK
clk => phase_A[51][7].CLK
clk => phase_A[51][8].CLK
clk => phase_A[51][9].CLK
clk => phase_A[51][10].CLK
clk => phase_A[51][11].CLK
clk => phase_A[51][12].CLK
clk => phase_A[51][13].CLK
clk => phase_A[51][14].CLK
clk => phase_A[51][15].CLK
clk => phase_A[52][0].CLK
clk => phase_A[52][1].CLK
clk => phase_A[52][2].CLK
clk => phase_A[52][3].CLK
clk => phase_A[52][4].CLK
clk => phase_A[52][5].CLK
clk => phase_A[52][6].CLK
clk => phase_A[52][7].CLK
clk => phase_A[52][8].CLK
clk => phase_A[52][9].CLK
clk => phase_A[52][10].CLK
clk => phase_A[52][11].CLK
clk => phase_A[52][12].CLK
clk => phase_A[52][13].CLK
clk => phase_A[52][14].CLK
clk => phase_A[52][15].CLK
clk => phase_A[53][0].CLK
clk => phase_A[53][1].CLK
clk => phase_A[53][2].CLK
clk => phase_A[53][3].CLK
clk => phase_A[53][4].CLK
clk => phase_A[53][5].CLK
clk => phase_A[53][6].CLK
clk => phase_A[53][7].CLK
clk => phase_A[53][8].CLK
clk => phase_A[53][9].CLK
clk => phase_A[53][10].CLK
clk => phase_A[53][11].CLK
clk => phase_A[53][12].CLK
clk => phase_A[53][13].CLK
clk => phase_A[53][14].CLK
clk => phase_A[53][15].CLK
clk => phase_A[54][0].CLK
clk => phase_A[54][1].CLK
clk => phase_A[54][2].CLK
clk => phase_A[54][3].CLK
clk => phase_A[54][4].CLK
clk => phase_A[54][5].CLK
clk => phase_A[54][6].CLK
clk => phase_A[54][7].CLK
clk => phase_A[54][8].CLK
clk => phase_A[54][9].CLK
clk => phase_A[54][10].CLK
clk => phase_A[54][11].CLK
clk => phase_A[54][12].CLK
clk => phase_A[54][13].CLK
clk => phase_A[54][14].CLK
clk => phase_A[54][15].CLK
clk => phase_A[55][0].CLK
clk => phase_A[55][1].CLK
clk => phase_A[55][2].CLK
clk => phase_A[55][3].CLK
clk => phase_A[55][4].CLK
clk => phase_A[55][5].CLK
clk => phase_A[55][6].CLK
clk => phase_A[55][7].CLK
clk => phase_A[55][8].CLK
clk => phase_A[55][9].CLK
clk => phase_A[55][10].CLK
clk => phase_A[55][11].CLK
clk => phase_A[55][12].CLK
clk => phase_A[55][13].CLK
clk => phase_A[55][14].CLK
clk => phase_A[55][15].CLK
clk => phase_A[56][0].CLK
clk => phase_A[56][1].CLK
clk => phase_A[56][2].CLK
clk => phase_A[56][3].CLK
clk => phase_A[56][4].CLK
clk => phase_A[56][5].CLK
clk => phase_A[56][6].CLK
clk => phase_A[56][7].CLK
clk => phase_A[56][8].CLK
clk => phase_A[56][9].CLK
clk => phase_A[56][10].CLK
clk => phase_A[56][11].CLK
clk => phase_A[56][12].CLK
clk => phase_A[56][13].CLK
clk => phase_A[56][14].CLK
clk => phase_A[56][15].CLK
clk => phase_A[57][0].CLK
clk => phase_A[57][1].CLK
clk => phase_A[57][2].CLK
clk => phase_A[57][3].CLK
clk => phase_A[57][4].CLK
clk => phase_A[57][5].CLK
clk => phase_A[57][6].CLK
clk => phase_A[57][7].CLK
clk => phase_A[57][8].CLK
clk => phase_A[57][9].CLK
clk => phase_A[57][10].CLK
clk => phase_A[57][11].CLK
clk => phase_A[57][12].CLK
clk => phase_A[57][13].CLK
clk => phase_A[57][14].CLK
clk => phase_A[57][15].CLK
clk => phase_A[58][0].CLK
clk => phase_A[58][1].CLK
clk => phase_A[58][2].CLK
clk => phase_A[58][3].CLK
clk => phase_A[58][4].CLK
clk => phase_A[58][5].CLK
clk => phase_A[58][6].CLK
clk => phase_A[58][7].CLK
clk => phase_A[58][8].CLK
clk => phase_A[58][9].CLK
clk => phase_A[58][10].CLK
clk => phase_A[58][11].CLK
clk => phase_A[58][12].CLK
clk => phase_A[58][13].CLK
clk => phase_A[58][14].CLK
clk => phase_A[58][15].CLK
clk => phase_A[59][0].CLK
clk => phase_A[59][1].CLK
clk => phase_A[59][2].CLK
clk => phase_A[59][3].CLK
clk => phase_A[59][4].CLK
clk => phase_A[59][5].CLK
clk => phase_A[59][6].CLK
clk => phase_A[59][7].CLK
clk => phase_A[59][8].CLK
clk => phase_A[59][9].CLK
clk => phase_A[59][10].CLK
clk => phase_A[59][11].CLK
clk => phase_A[59][12].CLK
clk => phase_A[59][13].CLK
clk => phase_A[59][14].CLK
clk => phase_A[59][15].CLK
clk => phase_A[60][0].CLK
clk => phase_A[60][1].CLK
clk => phase_A[60][2].CLK
clk => phase_A[60][3].CLK
clk => phase_A[60][4].CLK
clk => phase_A[60][5].CLK
clk => phase_A[60][6].CLK
clk => phase_A[60][7].CLK
clk => phase_A[60][8].CLK
clk => phase_A[60][9].CLK
clk => phase_A[60][10].CLK
clk => phase_A[60][11].CLK
clk => phase_A[60][12].CLK
clk => phase_A[60][13].CLK
clk => phase_A[60][14].CLK
clk => phase_A[60][15].CLK
clk => phase_B_count[0].CLK
clk => phase_B_count[1].CLK
clk => phase_B_count[2].CLK
clk => phase_B_count[3].CLK
clk => phase_B_count[4].CLK
clk => phase_B_count[5].CLK
clk => phase_B_count[6].CLK
clk => phase_B_count[7].CLK
clk => phase_B_count[8].CLK
clk => phase_B_count[9].CLK
clk => phase_B_count[10].CLK
clk => phase_B_count[11].CLK
clk => phase_B_count[12].CLK
clk => phase_B_count[13].CLK
clk => phase_B_count[14].CLK
clk => phase_B_count[15].CLK
clk => phase_A_count[0].CLK
clk => phase_A_count[1].CLK
clk => phase_A_count[2].CLK
clk => phase_A_count[3].CLK
clk => phase_A_count[4].CLK
clk => phase_A_count[5].CLK
clk => phase_A_count[6].CLK
clk => phase_A_count[7].CLK
clk => phase_A_count[8].CLK
clk => phase_A_count[9].CLK
clk => phase_A_count[10].CLK
clk => phase_A_count[11].CLK
clk => phase_A_count[12].CLK
clk => phase_A_count[13].CLK
clk => phase_A_count[14].CLK
clk => phase_A_count[15].CLK
clk => period[0].CLK
clk => period[1].CLK
clk => period[2].CLK
clk => period[3].CLK
clk => period[4].CLK
clk => period[5].CLK
clk => period[6].CLK
clk => period[7].CLK
clk => period[8].CLK
clk => period[9].CLK
clk => period[10].CLK
clk => period[11].CLK
clk => period[12].CLK
clk => period[13].CLK
clk => period[14].CLK
clk => period[15].CLK
clk => enable.CLK
clk => AVS_ReadData[0]~reg0.CLK
clk => AVS_ReadData[1]~reg0.CLK
clk => AVS_ReadData[2]~reg0.CLK
clk => AVS_ReadData[3]~reg0.CLK
clk => AVS_ReadData[4]~reg0.CLK
clk => AVS_ReadData[5]~reg0.CLK
clk => AVS_ReadData[6]~reg0.CLK
clk => AVS_ReadData[7]~reg0.CLK
clk => AVS_ReadData[8]~reg0.CLK
clk => AVS_ReadData[9]~reg0.CLK
clk => AVS_ReadData[10]~reg0.CLK
clk => AVS_ReadData[11]~reg0.CLK
clk => AVS_ReadData[12]~reg0.CLK
clk => AVS_ReadData[13]~reg0.CLK
clk => AVS_ReadData[14]~reg0.CLK
clk => AVS_ReadData[15]~reg0.CLK
clk => piezo:piezo_gen:1:piezo_inst.clk
clk => piezo:piezo_gen:2:piezo_inst.clk
clk => piezo:piezo_gen:3:piezo_inst.clk
clk => piezo:piezo_gen:4:piezo_inst.clk
clk => piezo:piezo_gen:5:piezo_inst.clk
clk => piezo:piezo_gen:6:piezo_inst.clk
clk => piezo:piezo_gen:7:piezo_inst.clk
clk => piezo:piezo_gen:8:piezo_inst.clk
clk => piezo:piezo_gen:9:piezo_inst.clk
clk => piezo:piezo_gen:10:piezo_inst.clk
clk => piezo:piezo_gen:11:piezo_inst.clk
clk => piezo:piezo_gen:12:piezo_inst.clk
clk => piezo:piezo_gen:13:piezo_inst.clk
clk => piezo:piezo_gen:14:piezo_inst.clk
clk => piezo:piezo_gen:15:piezo_inst.clk
clk => piezo:piezo_gen:16:piezo_inst.clk
clk => piezo:piezo_gen:17:piezo_inst.clk
clk => piezo:piezo_gen:18:piezo_inst.clk
clk => piezo:piezo_gen:19:piezo_inst.clk
clk => piezo:piezo_gen:20:piezo_inst.clk
clk => piezo:piezo_gen:21:piezo_inst.clk
clk => piezo:piezo_gen:22:piezo_inst.clk
clk => piezo:piezo_gen:23:piezo_inst.clk
clk => piezo:piezo_gen:24:piezo_inst.clk
clk => piezo:piezo_gen:25:piezo_inst.clk
clk => piezo:piezo_gen:26:piezo_inst.clk
clk => piezo:piezo_gen:27:piezo_inst.clk
clk => piezo:piezo_gen:28:piezo_inst.clk
clk => piezo:piezo_gen:29:piezo_inst.clk
clk => piezo:piezo_gen:30:piezo_inst.clk
clk => piezo:piezo_gen:31:piezo_inst.clk
clk => piezo:piezo_gen:32:piezo_inst.clk
clk => piezo:piezo_gen:33:piezo_inst.clk
clk => piezo:piezo_gen:34:piezo_inst.clk
clk => piezo:piezo_gen:35:piezo_inst.clk
clk => piezo:piezo_gen:36:piezo_inst.clk
clk => piezo:piezo_gen:37:piezo_inst.clk
clk => piezo:piezo_gen:38:piezo_inst.clk
clk => piezo:piezo_gen:39:piezo_inst.clk
clk => piezo:piezo_gen:40:piezo_inst.clk
clk => piezo:piezo_gen:41:piezo_inst.clk
clk => piezo:piezo_gen:42:piezo_inst.clk
clk => piezo:piezo_gen:43:piezo_inst.clk
clk => piezo:piezo_gen:44:piezo_inst.clk
clk => piezo:piezo_gen:45:piezo_inst.clk
clk => piezo:piezo_gen:46:piezo_inst.clk
clk => piezo:piezo_gen:47:piezo_inst.clk
clk => piezo:piezo_gen:48:piezo_inst.clk
clk => piezo:piezo_gen:49:piezo_inst.clk
clk => piezo:piezo_gen:50:piezo_inst.clk
clk => piezo:piezo_gen:51:piezo_inst.clk
clk => piezo:piezo_gen:52:piezo_inst.clk
clk => piezo:piezo_gen:53:piezo_inst.clk
clk => piezo:piezo_gen:54:piezo_inst.clk
clk => piezo:piezo_gen:55:piezo_inst.clk
clk => piezo:piezo_gen:56:piezo_inst.clk
clk => piezo:piezo_gen:57:piezo_inst.clk
clk => piezo:piezo_gen:58:piezo_inst.clk
clk => piezo:piezo_gen:59:piezo_inst.clk
clk => piezo:piezo_gen:60:piezo_inst.clk
reset_n => piezo:piezo_gen:0:piezo_inst.reset_n
reset_n => piezo:piezo_gen:1:piezo_inst.reset_n
reset_n => piezo:piezo_gen:2:piezo_inst.reset_n
reset_n => piezo:piezo_gen:3:piezo_inst.reset_n
reset_n => piezo:piezo_gen:4:piezo_inst.reset_n
reset_n => piezo:piezo_gen:5:piezo_inst.reset_n
reset_n => piezo:piezo_gen:6:piezo_inst.reset_n
reset_n => piezo:piezo_gen:7:piezo_inst.reset_n
reset_n => piezo:piezo_gen:8:piezo_inst.reset_n
reset_n => piezo:piezo_gen:9:piezo_inst.reset_n
reset_n => piezo:piezo_gen:10:piezo_inst.reset_n
reset_n => piezo:piezo_gen:11:piezo_inst.reset_n
reset_n => piezo:piezo_gen:12:piezo_inst.reset_n
reset_n => piezo:piezo_gen:13:piezo_inst.reset_n
reset_n => piezo:piezo_gen:14:piezo_inst.reset_n
reset_n => piezo:piezo_gen:15:piezo_inst.reset_n
reset_n => piezo:piezo_gen:16:piezo_inst.reset_n
reset_n => piezo:piezo_gen:17:piezo_inst.reset_n
reset_n => piezo:piezo_gen:18:piezo_inst.reset_n
reset_n => piezo:piezo_gen:19:piezo_inst.reset_n
reset_n => piezo:piezo_gen:20:piezo_inst.reset_n
reset_n => piezo:piezo_gen:21:piezo_inst.reset_n
reset_n => piezo:piezo_gen:22:piezo_inst.reset_n
reset_n => piezo:piezo_gen:23:piezo_inst.reset_n
reset_n => piezo:piezo_gen:24:piezo_inst.reset_n
reset_n => piezo:piezo_gen:25:piezo_inst.reset_n
reset_n => piezo:piezo_gen:26:piezo_inst.reset_n
reset_n => piezo:piezo_gen:27:piezo_inst.reset_n
reset_n => piezo:piezo_gen:28:piezo_inst.reset_n
reset_n => piezo:piezo_gen:29:piezo_inst.reset_n
reset_n => piezo:piezo_gen:30:piezo_inst.reset_n
reset_n => piezo:piezo_gen:31:piezo_inst.reset_n
reset_n => piezo:piezo_gen:32:piezo_inst.reset_n
reset_n => piezo:piezo_gen:33:piezo_inst.reset_n
reset_n => piezo:piezo_gen:34:piezo_inst.reset_n
reset_n => piezo:piezo_gen:35:piezo_inst.reset_n
reset_n => piezo:piezo_gen:36:piezo_inst.reset_n
reset_n => piezo:piezo_gen:37:piezo_inst.reset_n
reset_n => piezo:piezo_gen:38:piezo_inst.reset_n
reset_n => piezo:piezo_gen:39:piezo_inst.reset_n
reset_n => piezo:piezo_gen:40:piezo_inst.reset_n
reset_n => piezo:piezo_gen:41:piezo_inst.reset_n
reset_n => piezo:piezo_gen:42:piezo_inst.reset_n
reset_n => piezo:piezo_gen:43:piezo_inst.reset_n
reset_n => piezo:piezo_gen:44:piezo_inst.reset_n
reset_n => piezo:piezo_gen:45:piezo_inst.reset_n
reset_n => piezo:piezo_gen:46:piezo_inst.reset_n
reset_n => piezo:piezo_gen:47:piezo_inst.reset_n
reset_n => piezo:piezo_gen:48:piezo_inst.reset_n
reset_n => piezo:piezo_gen:49:piezo_inst.reset_n
reset_n => piezo:piezo_gen:50:piezo_inst.reset_n
reset_n => piezo:piezo_gen:51:piezo_inst.reset_n
reset_n => piezo:piezo_gen:52:piezo_inst.reset_n
reset_n => piezo:piezo_gen:53:piezo_inst.reset_n
reset_n => piezo:piezo_gen:54:piezo_inst.reset_n
reset_n => piezo:piezo_gen:55:piezo_inst.reset_n
reset_n => piezo:piezo_gen:56:piezo_inst.reset_n
reset_n => piezo:piezo_gen:57:piezo_inst.reset_n
reset_n => piezo:piezo_gen:58:piezo_inst.reset_n
reset_n => piezo:piezo_gen:59:piezo_inst.reset_n
reset_n => piezo:piezo_gen:60:piezo_inst.reset_n
reset_n => new_value.ACLR
reset_n => phase_B[0][0].ACLR
reset_n => phase_B[0][1].ACLR
reset_n => phase_B[0][2].ACLR
reset_n => phase_B[0][3].ACLR
reset_n => phase_B[0][4].ACLR
reset_n => phase_B[0][5].ACLR
reset_n => phase_B[0][6].ACLR
reset_n => phase_B[0][7].ACLR
reset_n => phase_B[0][8].ACLR
reset_n => phase_B[0][9].ACLR
reset_n => phase_B[0][10].ACLR
reset_n => phase_B[0][11].ACLR
reset_n => phase_B[0][12].ACLR
reset_n => phase_B[0][13].ACLR
reset_n => phase_B[0][14].ACLR
reset_n => phase_B[0][15].ACLR
reset_n => phase_B[1][0].ACLR
reset_n => phase_B[1][1].ACLR
reset_n => phase_B[1][2].ACLR
reset_n => phase_B[1][3].ACLR
reset_n => phase_B[1][4].ACLR
reset_n => phase_B[1][5].ACLR
reset_n => phase_B[1][6].ACLR
reset_n => phase_B[1][7].ACLR
reset_n => phase_B[1][8].ACLR
reset_n => phase_B[1][9].ACLR
reset_n => phase_B[1][10].ACLR
reset_n => phase_B[1][11].ACLR
reset_n => phase_B[1][12].ACLR
reset_n => phase_B[1][13].ACLR
reset_n => phase_B[1][14].ACLR
reset_n => phase_B[1][15].ACLR
reset_n => phase_B[2][0].ACLR
reset_n => phase_B[2][1].ACLR
reset_n => phase_B[2][2].ACLR
reset_n => phase_B[2][3].ACLR
reset_n => phase_B[2][4].ACLR
reset_n => phase_B[2][5].ACLR
reset_n => phase_B[2][6].ACLR
reset_n => phase_B[2][7].ACLR
reset_n => phase_B[2][8].ACLR
reset_n => phase_B[2][9].ACLR
reset_n => phase_B[2][10].ACLR
reset_n => phase_B[2][11].ACLR
reset_n => phase_B[2][12].ACLR
reset_n => phase_B[2][13].ACLR
reset_n => phase_B[2][14].ACLR
reset_n => phase_B[2][15].ACLR
reset_n => phase_B[3][0].ACLR
reset_n => phase_B[3][1].ACLR
reset_n => phase_B[3][2].ACLR
reset_n => phase_B[3][3].ACLR
reset_n => phase_B[3][4].ACLR
reset_n => phase_B[3][5].ACLR
reset_n => phase_B[3][6].ACLR
reset_n => phase_B[3][7].ACLR
reset_n => phase_B[3][8].ACLR
reset_n => phase_B[3][9].ACLR
reset_n => phase_B[3][10].ACLR
reset_n => phase_B[3][11].ACLR
reset_n => phase_B[3][12].ACLR
reset_n => phase_B[3][13].ACLR
reset_n => phase_B[3][14].ACLR
reset_n => phase_B[3][15].ACLR
reset_n => phase_B[4][0].ACLR
reset_n => phase_B[4][1].ACLR
reset_n => phase_B[4][2].ACLR
reset_n => phase_B[4][3].ACLR
reset_n => phase_B[4][4].ACLR
reset_n => phase_B[4][5].ACLR
reset_n => phase_B[4][6].ACLR
reset_n => phase_B[4][7].ACLR
reset_n => phase_B[4][8].ACLR
reset_n => phase_B[4][9].ACLR
reset_n => phase_B[4][10].ACLR
reset_n => phase_B[4][11].ACLR
reset_n => phase_B[4][12].ACLR
reset_n => phase_B[4][13].ACLR
reset_n => phase_B[4][14].ACLR
reset_n => phase_B[4][15].ACLR
reset_n => phase_B[5][0].ACLR
reset_n => phase_B[5][1].ACLR
reset_n => phase_B[5][2].ACLR
reset_n => phase_B[5][3].ACLR
reset_n => phase_B[5][4].ACLR
reset_n => phase_B[5][5].ACLR
reset_n => phase_B[5][6].ACLR
reset_n => phase_B[5][7].ACLR
reset_n => phase_B[5][8].ACLR
reset_n => phase_B[5][9].ACLR
reset_n => phase_B[5][10].ACLR
reset_n => phase_B[5][11].ACLR
reset_n => phase_B[5][12].ACLR
reset_n => phase_B[5][13].ACLR
reset_n => phase_B[5][14].ACLR
reset_n => phase_B[5][15].ACLR
reset_n => phase_B[6][0].ACLR
reset_n => phase_B[6][1].ACLR
reset_n => phase_B[6][2].ACLR
reset_n => phase_B[6][3].ACLR
reset_n => phase_B[6][4].ACLR
reset_n => phase_B[6][5].ACLR
reset_n => phase_B[6][6].ACLR
reset_n => phase_B[6][7].ACLR
reset_n => phase_B[6][8].ACLR
reset_n => phase_B[6][9].ACLR
reset_n => phase_B[6][10].ACLR
reset_n => phase_B[6][11].ACLR
reset_n => phase_B[6][12].ACLR
reset_n => phase_B[6][13].ACLR
reset_n => phase_B[6][14].ACLR
reset_n => phase_B[6][15].ACLR
reset_n => phase_B[7][0].ACLR
reset_n => phase_B[7][1].ACLR
reset_n => phase_B[7][2].ACLR
reset_n => phase_B[7][3].ACLR
reset_n => phase_B[7][4].ACLR
reset_n => phase_B[7][5].ACLR
reset_n => phase_B[7][6].ACLR
reset_n => phase_B[7][7].ACLR
reset_n => phase_B[7][8].ACLR
reset_n => phase_B[7][9].ACLR
reset_n => phase_B[7][10].ACLR
reset_n => phase_B[7][11].ACLR
reset_n => phase_B[7][12].ACLR
reset_n => phase_B[7][13].ACLR
reset_n => phase_B[7][14].ACLR
reset_n => phase_B[7][15].ACLR
reset_n => phase_B[8][0].ACLR
reset_n => phase_B[8][1].ACLR
reset_n => phase_B[8][2].ACLR
reset_n => phase_B[8][3].ACLR
reset_n => phase_B[8][4].ACLR
reset_n => phase_B[8][5].ACLR
reset_n => phase_B[8][6].ACLR
reset_n => phase_B[8][7].ACLR
reset_n => phase_B[8][8].ACLR
reset_n => phase_B[8][9].ACLR
reset_n => phase_B[8][10].ACLR
reset_n => phase_B[8][11].ACLR
reset_n => phase_B[8][12].ACLR
reset_n => phase_B[8][13].ACLR
reset_n => phase_B[8][14].ACLR
reset_n => phase_B[8][15].ACLR
reset_n => phase_B[9][0].ACLR
reset_n => phase_B[9][1].ACLR
reset_n => phase_B[9][2].ACLR
reset_n => phase_B[9][3].ACLR
reset_n => phase_B[9][4].ACLR
reset_n => phase_B[9][5].ACLR
reset_n => phase_B[9][6].ACLR
reset_n => phase_B[9][7].ACLR
reset_n => phase_B[9][8].ACLR
reset_n => phase_B[9][9].ACLR
reset_n => phase_B[9][10].ACLR
reset_n => phase_B[9][11].ACLR
reset_n => phase_B[9][12].ACLR
reset_n => phase_B[9][13].ACLR
reset_n => phase_B[9][14].ACLR
reset_n => phase_B[9][15].ACLR
reset_n => phase_B[10][0].ACLR
reset_n => phase_B[10][1].ACLR
reset_n => phase_B[10][2].ACLR
reset_n => phase_B[10][3].ACLR
reset_n => phase_B[10][4].ACLR
reset_n => phase_B[10][5].ACLR
reset_n => phase_B[10][6].ACLR
reset_n => phase_B[10][7].ACLR
reset_n => phase_B[10][8].ACLR
reset_n => phase_B[10][9].ACLR
reset_n => phase_B[10][10].ACLR
reset_n => phase_B[10][11].ACLR
reset_n => phase_B[10][12].ACLR
reset_n => phase_B[10][13].ACLR
reset_n => phase_B[10][14].ACLR
reset_n => phase_B[10][15].ACLR
reset_n => phase_B[11][0].ACLR
reset_n => phase_B[11][1].ACLR
reset_n => phase_B[11][2].ACLR
reset_n => phase_B[11][3].ACLR
reset_n => phase_B[11][4].ACLR
reset_n => phase_B[11][5].ACLR
reset_n => phase_B[11][6].ACLR
reset_n => phase_B[11][7].ACLR
reset_n => phase_B[11][8].ACLR
reset_n => phase_B[11][9].ACLR
reset_n => phase_B[11][10].ACLR
reset_n => phase_B[11][11].ACLR
reset_n => phase_B[11][12].ACLR
reset_n => phase_B[11][13].ACLR
reset_n => phase_B[11][14].ACLR
reset_n => phase_B[11][15].ACLR
reset_n => phase_B[12][0].ACLR
reset_n => phase_B[12][1].ACLR
reset_n => phase_B[12][2].ACLR
reset_n => phase_B[12][3].ACLR
reset_n => phase_B[12][4].ACLR
reset_n => phase_B[12][5].ACLR
reset_n => phase_B[12][6].ACLR
reset_n => phase_B[12][7].ACLR
reset_n => phase_B[12][8].ACLR
reset_n => phase_B[12][9].ACLR
reset_n => phase_B[12][10].ACLR
reset_n => phase_B[12][11].ACLR
reset_n => phase_B[12][12].ACLR
reset_n => phase_B[12][13].ACLR
reset_n => phase_B[12][14].ACLR
reset_n => phase_B[12][15].ACLR
reset_n => phase_B[13][0].ACLR
reset_n => phase_B[13][1].ACLR
reset_n => phase_B[13][2].ACLR
reset_n => phase_B[13][3].ACLR
reset_n => phase_B[13][4].ACLR
reset_n => phase_B[13][5].ACLR
reset_n => phase_B[13][6].ACLR
reset_n => phase_B[13][7].ACLR
reset_n => phase_B[13][8].ACLR
reset_n => phase_B[13][9].ACLR
reset_n => phase_B[13][10].ACLR
reset_n => phase_B[13][11].ACLR
reset_n => phase_B[13][12].ACLR
reset_n => phase_B[13][13].ACLR
reset_n => phase_B[13][14].ACLR
reset_n => phase_B[13][15].ACLR
reset_n => phase_B[14][0].ACLR
reset_n => phase_B[14][1].ACLR
reset_n => phase_B[14][2].ACLR
reset_n => phase_B[14][3].ACLR
reset_n => phase_B[14][4].ACLR
reset_n => phase_B[14][5].ACLR
reset_n => phase_B[14][6].ACLR
reset_n => phase_B[14][7].ACLR
reset_n => phase_B[14][8].ACLR
reset_n => phase_B[14][9].ACLR
reset_n => phase_B[14][10].ACLR
reset_n => phase_B[14][11].ACLR
reset_n => phase_B[14][12].ACLR
reset_n => phase_B[14][13].ACLR
reset_n => phase_B[14][14].ACLR
reset_n => phase_B[14][15].ACLR
reset_n => phase_B[15][0].ACLR
reset_n => phase_B[15][1].ACLR
reset_n => phase_B[15][2].ACLR
reset_n => phase_B[15][3].ACLR
reset_n => phase_B[15][4].ACLR
reset_n => phase_B[15][5].ACLR
reset_n => phase_B[15][6].ACLR
reset_n => phase_B[15][7].ACLR
reset_n => phase_B[15][8].ACLR
reset_n => phase_B[15][9].ACLR
reset_n => phase_B[15][10].ACLR
reset_n => phase_B[15][11].ACLR
reset_n => phase_B[15][12].ACLR
reset_n => phase_B[15][13].ACLR
reset_n => phase_B[15][14].ACLR
reset_n => phase_B[15][15].ACLR
reset_n => phase_B[16][0].ACLR
reset_n => phase_B[16][1].ACLR
reset_n => phase_B[16][2].ACLR
reset_n => phase_B[16][3].ACLR
reset_n => phase_B[16][4].ACLR
reset_n => phase_B[16][5].ACLR
reset_n => phase_B[16][6].ACLR
reset_n => phase_B[16][7].ACLR
reset_n => phase_B[16][8].ACLR
reset_n => phase_B[16][9].ACLR
reset_n => phase_B[16][10].ACLR
reset_n => phase_B[16][11].ACLR
reset_n => phase_B[16][12].ACLR
reset_n => phase_B[16][13].ACLR
reset_n => phase_B[16][14].ACLR
reset_n => phase_B[16][15].ACLR
reset_n => phase_B[17][0].ACLR
reset_n => phase_B[17][1].ACLR
reset_n => phase_B[17][2].ACLR
reset_n => phase_B[17][3].ACLR
reset_n => phase_B[17][4].ACLR
reset_n => phase_B[17][5].ACLR
reset_n => phase_B[17][6].ACLR
reset_n => phase_B[17][7].ACLR
reset_n => phase_B[17][8].ACLR
reset_n => phase_B[17][9].ACLR
reset_n => phase_B[17][10].ACLR
reset_n => phase_B[17][11].ACLR
reset_n => phase_B[17][12].ACLR
reset_n => phase_B[17][13].ACLR
reset_n => phase_B[17][14].ACLR
reset_n => phase_B[17][15].ACLR
reset_n => phase_B[18][0].ACLR
reset_n => phase_B[18][1].ACLR
reset_n => phase_B[18][2].ACLR
reset_n => phase_B[18][3].ACLR
reset_n => phase_B[18][4].ACLR
reset_n => phase_B[18][5].ACLR
reset_n => phase_B[18][6].ACLR
reset_n => phase_B[18][7].ACLR
reset_n => phase_B[18][8].ACLR
reset_n => phase_B[18][9].ACLR
reset_n => phase_B[18][10].ACLR
reset_n => phase_B[18][11].ACLR
reset_n => phase_B[18][12].ACLR
reset_n => phase_B[18][13].ACLR
reset_n => phase_B[18][14].ACLR
reset_n => phase_B[18][15].ACLR
reset_n => phase_B[19][0].ACLR
reset_n => phase_B[19][1].ACLR
reset_n => phase_B[19][2].ACLR
reset_n => phase_B[19][3].ACLR
reset_n => phase_B[19][4].ACLR
reset_n => phase_B[19][5].ACLR
reset_n => phase_B[19][6].ACLR
reset_n => phase_B[19][7].ACLR
reset_n => phase_B[19][8].ACLR
reset_n => phase_B[19][9].ACLR
reset_n => phase_B[19][10].ACLR
reset_n => phase_B[19][11].ACLR
reset_n => phase_B[19][12].ACLR
reset_n => phase_B[19][13].ACLR
reset_n => phase_B[19][14].ACLR
reset_n => phase_B[19][15].ACLR
reset_n => phase_B[20][0].ACLR
reset_n => phase_B[20][1].ACLR
reset_n => phase_B[20][2].ACLR
reset_n => phase_B[20][3].ACLR
reset_n => phase_B[20][4].ACLR
reset_n => phase_B[20][5].ACLR
reset_n => phase_B[20][6].ACLR
reset_n => phase_B[20][7].ACLR
reset_n => phase_B[20][8].ACLR
reset_n => phase_B[20][9].ACLR
reset_n => phase_B[20][10].ACLR
reset_n => phase_B[20][11].ACLR
reset_n => phase_B[20][12].ACLR
reset_n => phase_B[20][13].ACLR
reset_n => phase_B[20][14].ACLR
reset_n => phase_B[20][15].ACLR
reset_n => phase_B[21][0].ACLR
reset_n => phase_B[21][1].ACLR
reset_n => phase_B[21][2].ACLR
reset_n => phase_B[21][3].ACLR
reset_n => phase_B[21][4].ACLR
reset_n => phase_B[21][5].ACLR
reset_n => phase_B[21][6].ACLR
reset_n => phase_B[21][7].ACLR
reset_n => phase_B[21][8].ACLR
reset_n => phase_B[21][9].ACLR
reset_n => phase_B[21][10].ACLR
reset_n => phase_B[21][11].ACLR
reset_n => phase_B[21][12].ACLR
reset_n => phase_B[21][13].ACLR
reset_n => phase_B[21][14].ACLR
reset_n => phase_B[21][15].ACLR
reset_n => phase_B[22][0].ACLR
reset_n => phase_B[22][1].ACLR
reset_n => phase_B[22][2].ACLR
reset_n => phase_B[22][3].ACLR
reset_n => phase_B[22][4].ACLR
reset_n => phase_B[22][5].ACLR
reset_n => phase_B[22][6].ACLR
reset_n => phase_B[22][7].ACLR
reset_n => phase_B[22][8].ACLR
reset_n => phase_B[22][9].ACLR
reset_n => phase_B[22][10].ACLR
reset_n => phase_B[22][11].ACLR
reset_n => phase_B[22][12].ACLR
reset_n => phase_B[22][13].ACLR
reset_n => phase_B[22][14].ACLR
reset_n => phase_B[22][15].ACLR
reset_n => phase_B[23][0].ACLR
reset_n => phase_B[23][1].ACLR
reset_n => phase_B[23][2].ACLR
reset_n => phase_B[23][3].ACLR
reset_n => phase_B[23][4].ACLR
reset_n => phase_B[23][5].ACLR
reset_n => phase_B[23][6].ACLR
reset_n => phase_B[23][7].ACLR
reset_n => phase_B[23][8].ACLR
reset_n => phase_B[23][9].ACLR
reset_n => phase_B[23][10].ACLR
reset_n => phase_B[23][11].ACLR
reset_n => phase_B[23][12].ACLR
reset_n => phase_B[23][13].ACLR
reset_n => phase_B[23][14].ACLR
reset_n => phase_B[23][15].ACLR
reset_n => phase_B[24][0].ACLR
reset_n => phase_B[24][1].ACLR
reset_n => phase_B[24][2].ACLR
reset_n => phase_B[24][3].ACLR
reset_n => phase_B[24][4].ACLR
reset_n => phase_B[24][5].ACLR
reset_n => phase_B[24][6].ACLR
reset_n => phase_B[24][7].ACLR
reset_n => phase_B[24][8].ACLR
reset_n => phase_B[24][9].ACLR
reset_n => phase_B[24][10].ACLR
reset_n => phase_B[24][11].ACLR
reset_n => phase_B[24][12].ACLR
reset_n => phase_B[24][13].ACLR
reset_n => phase_B[24][14].ACLR
reset_n => phase_B[24][15].ACLR
reset_n => phase_B[25][0].ACLR
reset_n => phase_B[25][1].ACLR
reset_n => phase_B[25][2].ACLR
reset_n => phase_B[25][3].ACLR
reset_n => phase_B[25][4].ACLR
reset_n => phase_B[25][5].ACLR
reset_n => phase_B[25][6].ACLR
reset_n => phase_B[25][7].ACLR
reset_n => phase_B[25][8].ACLR
reset_n => phase_B[25][9].ACLR
reset_n => phase_B[25][10].ACLR
reset_n => phase_B[25][11].ACLR
reset_n => phase_B[25][12].ACLR
reset_n => phase_B[25][13].ACLR
reset_n => phase_B[25][14].ACLR
reset_n => phase_B[25][15].ACLR
reset_n => phase_B[26][0].ACLR
reset_n => phase_B[26][1].ACLR
reset_n => phase_B[26][2].ACLR
reset_n => phase_B[26][3].ACLR
reset_n => phase_B[26][4].ACLR
reset_n => phase_B[26][5].ACLR
reset_n => phase_B[26][6].ACLR
reset_n => phase_B[26][7].ACLR
reset_n => phase_B[26][8].ACLR
reset_n => phase_B[26][9].ACLR
reset_n => phase_B[26][10].ACLR
reset_n => phase_B[26][11].ACLR
reset_n => phase_B[26][12].ACLR
reset_n => phase_B[26][13].ACLR
reset_n => phase_B[26][14].ACLR
reset_n => phase_B[26][15].ACLR
reset_n => phase_B[27][0].ACLR
reset_n => phase_B[27][1].ACLR
reset_n => phase_B[27][2].ACLR
reset_n => phase_B[27][3].ACLR
reset_n => phase_B[27][4].ACLR
reset_n => phase_B[27][5].ACLR
reset_n => phase_B[27][6].ACLR
reset_n => phase_B[27][7].ACLR
reset_n => phase_B[27][8].ACLR
reset_n => phase_B[27][9].ACLR
reset_n => phase_B[27][10].ACLR
reset_n => phase_B[27][11].ACLR
reset_n => phase_B[27][12].ACLR
reset_n => phase_B[27][13].ACLR
reset_n => phase_B[27][14].ACLR
reset_n => phase_B[27][15].ACLR
reset_n => phase_B[28][0].ACLR
reset_n => phase_B[28][1].ACLR
reset_n => phase_B[28][2].ACLR
reset_n => phase_B[28][3].ACLR
reset_n => phase_B[28][4].ACLR
reset_n => phase_B[28][5].ACLR
reset_n => phase_B[28][6].ACLR
reset_n => phase_B[28][7].ACLR
reset_n => phase_B[28][8].ACLR
reset_n => phase_B[28][9].ACLR
reset_n => phase_B[28][10].ACLR
reset_n => phase_B[28][11].ACLR
reset_n => phase_B[28][12].ACLR
reset_n => phase_B[28][13].ACLR
reset_n => phase_B[28][14].ACLR
reset_n => phase_B[28][15].ACLR
reset_n => phase_B[29][0].ACLR
reset_n => phase_B[29][1].ACLR
reset_n => phase_B[29][2].ACLR
reset_n => phase_B[29][3].ACLR
reset_n => phase_B[29][4].ACLR
reset_n => phase_B[29][5].ACLR
reset_n => phase_B[29][6].ACLR
reset_n => phase_B[29][7].ACLR
reset_n => phase_B[29][8].ACLR
reset_n => phase_B[29][9].ACLR
reset_n => phase_B[29][10].ACLR
reset_n => phase_B[29][11].ACLR
reset_n => phase_B[29][12].ACLR
reset_n => phase_B[29][13].ACLR
reset_n => phase_B[29][14].ACLR
reset_n => phase_B[29][15].ACLR
reset_n => phase_B[30][0].ACLR
reset_n => phase_B[30][1].ACLR
reset_n => phase_B[30][2].ACLR
reset_n => phase_B[30][3].ACLR
reset_n => phase_B[30][4].ACLR
reset_n => phase_B[30][5].ACLR
reset_n => phase_B[30][6].ACLR
reset_n => phase_B[30][7].ACLR
reset_n => phase_B[30][8].ACLR
reset_n => phase_B[30][9].ACLR
reset_n => phase_B[30][10].ACLR
reset_n => phase_B[30][11].ACLR
reset_n => phase_B[30][12].ACLR
reset_n => phase_B[30][13].ACLR
reset_n => phase_B[30][14].ACLR
reset_n => phase_B[30][15].ACLR
reset_n => phase_B[31][0].ACLR
reset_n => phase_B[31][1].ACLR
reset_n => phase_B[31][2].ACLR
reset_n => phase_B[31][3].ACLR
reset_n => phase_B[31][4].ACLR
reset_n => phase_B[31][5].ACLR
reset_n => phase_B[31][6].ACLR
reset_n => phase_B[31][7].ACLR
reset_n => phase_B[31][8].ACLR
reset_n => phase_B[31][9].ACLR
reset_n => phase_B[31][10].ACLR
reset_n => phase_B[31][11].ACLR
reset_n => phase_B[31][12].ACLR
reset_n => phase_B[31][13].ACLR
reset_n => phase_B[31][14].ACLR
reset_n => phase_B[31][15].ACLR
reset_n => phase_B[32][0].ACLR
reset_n => phase_B[32][1].ACLR
reset_n => phase_B[32][2].ACLR
reset_n => phase_B[32][3].ACLR
reset_n => phase_B[32][4].ACLR
reset_n => phase_B[32][5].ACLR
reset_n => phase_B[32][6].ACLR
reset_n => phase_B[32][7].ACLR
reset_n => phase_B[32][8].ACLR
reset_n => phase_B[32][9].ACLR
reset_n => phase_B[32][10].ACLR
reset_n => phase_B[32][11].ACLR
reset_n => phase_B[32][12].ACLR
reset_n => phase_B[32][13].ACLR
reset_n => phase_B[32][14].ACLR
reset_n => phase_B[32][15].ACLR
reset_n => phase_B[33][0].ACLR
reset_n => phase_B[33][1].ACLR
reset_n => phase_B[33][2].ACLR
reset_n => phase_B[33][3].ACLR
reset_n => phase_B[33][4].ACLR
reset_n => phase_B[33][5].ACLR
reset_n => phase_B[33][6].ACLR
reset_n => phase_B[33][7].ACLR
reset_n => phase_B[33][8].ACLR
reset_n => phase_B[33][9].ACLR
reset_n => phase_B[33][10].ACLR
reset_n => phase_B[33][11].ACLR
reset_n => phase_B[33][12].ACLR
reset_n => phase_B[33][13].ACLR
reset_n => phase_B[33][14].ACLR
reset_n => phase_B[33][15].ACLR
reset_n => phase_B[34][0].ACLR
reset_n => phase_B[34][1].ACLR
reset_n => phase_B[34][2].ACLR
reset_n => phase_B[34][3].ACLR
reset_n => phase_B[34][4].ACLR
reset_n => phase_B[34][5].ACLR
reset_n => phase_B[34][6].ACLR
reset_n => phase_B[34][7].ACLR
reset_n => phase_B[34][8].ACLR
reset_n => phase_B[34][9].ACLR
reset_n => phase_B[34][10].ACLR
reset_n => phase_B[34][11].ACLR
reset_n => phase_B[34][12].ACLR
reset_n => phase_B[34][13].ACLR
reset_n => phase_B[34][14].ACLR
reset_n => phase_B[34][15].ACLR
reset_n => phase_B[35][0].ACLR
reset_n => phase_B[35][1].ACLR
reset_n => phase_B[35][2].ACLR
reset_n => phase_B[35][3].ACLR
reset_n => phase_B[35][4].ACLR
reset_n => phase_B[35][5].ACLR
reset_n => phase_B[35][6].ACLR
reset_n => phase_B[35][7].ACLR
reset_n => phase_B[35][8].ACLR
reset_n => phase_B[35][9].ACLR
reset_n => phase_B[35][10].ACLR
reset_n => phase_B[35][11].ACLR
reset_n => phase_B[35][12].ACLR
reset_n => phase_B[35][13].ACLR
reset_n => phase_B[35][14].ACLR
reset_n => phase_B[35][15].ACLR
reset_n => phase_B[36][0].ACLR
reset_n => phase_B[36][1].ACLR
reset_n => phase_B[36][2].ACLR
reset_n => phase_B[36][3].ACLR
reset_n => phase_B[36][4].ACLR
reset_n => phase_B[36][5].ACLR
reset_n => phase_B[36][6].ACLR
reset_n => phase_B[36][7].ACLR
reset_n => phase_B[36][8].ACLR
reset_n => phase_B[36][9].ACLR
reset_n => phase_B[36][10].ACLR
reset_n => phase_B[36][11].ACLR
reset_n => phase_B[36][12].ACLR
reset_n => phase_B[36][13].ACLR
reset_n => phase_B[36][14].ACLR
reset_n => phase_B[36][15].ACLR
reset_n => phase_B[37][0].ACLR
reset_n => phase_B[37][1].ACLR
reset_n => phase_B[37][2].ACLR
reset_n => phase_B[37][3].ACLR
reset_n => phase_B[37][4].ACLR
reset_n => phase_B[37][5].ACLR
reset_n => phase_B[37][6].ACLR
reset_n => phase_B[37][7].ACLR
reset_n => phase_B[37][8].ACLR
reset_n => phase_B[37][9].ACLR
reset_n => phase_B[37][10].ACLR
reset_n => phase_B[37][11].ACLR
reset_n => phase_B[37][12].ACLR
reset_n => phase_B[37][13].ACLR
reset_n => phase_B[37][14].ACLR
reset_n => phase_B[37][15].ACLR
reset_n => phase_B[38][0].ACLR
reset_n => phase_B[38][1].ACLR
reset_n => phase_B[38][2].ACLR
reset_n => phase_B[38][3].ACLR
reset_n => phase_B[38][4].ACLR
reset_n => phase_B[38][5].ACLR
reset_n => phase_B[38][6].ACLR
reset_n => phase_B[38][7].ACLR
reset_n => phase_B[38][8].ACLR
reset_n => phase_B[38][9].ACLR
reset_n => phase_B[38][10].ACLR
reset_n => phase_B[38][11].ACLR
reset_n => phase_B[38][12].ACLR
reset_n => phase_B[38][13].ACLR
reset_n => phase_B[38][14].ACLR
reset_n => phase_B[38][15].ACLR
reset_n => phase_B[39][0].ACLR
reset_n => phase_B[39][1].ACLR
reset_n => phase_B[39][2].ACLR
reset_n => phase_B[39][3].ACLR
reset_n => phase_B[39][4].ACLR
reset_n => phase_B[39][5].ACLR
reset_n => phase_B[39][6].ACLR
reset_n => phase_B[39][7].ACLR
reset_n => phase_B[39][8].ACLR
reset_n => phase_B[39][9].ACLR
reset_n => phase_B[39][10].ACLR
reset_n => phase_B[39][11].ACLR
reset_n => phase_B[39][12].ACLR
reset_n => phase_B[39][13].ACLR
reset_n => phase_B[39][14].ACLR
reset_n => phase_B[39][15].ACLR
reset_n => phase_B[40][0].ACLR
reset_n => phase_B[40][1].ACLR
reset_n => phase_B[40][2].ACLR
reset_n => phase_B[40][3].ACLR
reset_n => phase_B[40][4].ACLR
reset_n => phase_B[40][5].ACLR
reset_n => phase_B[40][6].ACLR
reset_n => phase_B[40][7].ACLR
reset_n => phase_B[40][8].ACLR
reset_n => phase_B[40][9].ACLR
reset_n => phase_B[40][10].ACLR
reset_n => phase_B[40][11].ACLR
reset_n => phase_B[40][12].ACLR
reset_n => phase_B[40][13].ACLR
reset_n => phase_B[40][14].ACLR
reset_n => phase_B[40][15].ACLR
reset_n => phase_B[41][0].ACLR
reset_n => phase_B[41][1].ACLR
reset_n => phase_B[41][2].ACLR
reset_n => phase_B[41][3].ACLR
reset_n => phase_B[41][4].ACLR
reset_n => phase_B[41][5].ACLR
reset_n => phase_B[41][6].ACLR
reset_n => phase_B[41][7].ACLR
reset_n => phase_B[41][8].ACLR
reset_n => phase_B[41][9].ACLR
reset_n => phase_B[41][10].ACLR
reset_n => phase_B[41][11].ACLR
reset_n => phase_B[41][12].ACLR
reset_n => phase_B[41][13].ACLR
reset_n => phase_B[41][14].ACLR
reset_n => phase_B[41][15].ACLR
reset_n => phase_B[42][0].ACLR
reset_n => phase_B[42][1].ACLR
reset_n => phase_B[42][2].ACLR
reset_n => phase_B[42][3].ACLR
reset_n => phase_B[42][4].ACLR
reset_n => phase_B[42][5].ACLR
reset_n => phase_B[42][6].ACLR
reset_n => phase_B[42][7].ACLR
reset_n => phase_B[42][8].ACLR
reset_n => phase_B[42][9].ACLR
reset_n => phase_B[42][10].ACLR
reset_n => phase_B[42][11].ACLR
reset_n => phase_B[42][12].ACLR
reset_n => phase_B[42][13].ACLR
reset_n => phase_B[42][14].ACLR
reset_n => phase_B[42][15].ACLR
reset_n => phase_B[43][0].ACLR
reset_n => phase_B[43][1].ACLR
reset_n => phase_B[43][2].ACLR
reset_n => phase_B[43][3].ACLR
reset_n => phase_B[43][4].ACLR
reset_n => phase_B[43][5].ACLR
reset_n => phase_B[43][6].ACLR
reset_n => phase_B[43][7].ACLR
reset_n => phase_B[43][8].ACLR
reset_n => phase_B[43][9].ACLR
reset_n => phase_B[43][10].ACLR
reset_n => phase_B[43][11].ACLR
reset_n => phase_B[43][12].ACLR
reset_n => phase_B[43][13].ACLR
reset_n => phase_B[43][14].ACLR
reset_n => phase_B[43][15].ACLR
reset_n => phase_B[44][0].ACLR
reset_n => phase_B[44][1].ACLR
reset_n => phase_B[44][2].ACLR
reset_n => phase_B[44][3].ACLR
reset_n => phase_B[44][4].ACLR
reset_n => phase_B[44][5].ACLR
reset_n => phase_B[44][6].ACLR
reset_n => phase_B[44][7].ACLR
reset_n => phase_B[44][8].ACLR
reset_n => phase_B[44][9].ACLR
reset_n => phase_B[44][10].ACLR
reset_n => phase_B[44][11].ACLR
reset_n => phase_B[44][12].ACLR
reset_n => phase_B[44][13].ACLR
reset_n => phase_B[44][14].ACLR
reset_n => phase_B[44][15].ACLR
reset_n => phase_B[45][0].ACLR
reset_n => phase_B[45][1].ACLR
reset_n => phase_B[45][2].ACLR
reset_n => phase_B[45][3].ACLR
reset_n => phase_B[45][4].ACLR
reset_n => phase_B[45][5].ACLR
reset_n => phase_B[45][6].ACLR
reset_n => phase_B[45][7].ACLR
reset_n => phase_B[45][8].ACLR
reset_n => phase_B[45][9].ACLR
reset_n => phase_B[45][10].ACLR
reset_n => phase_B[45][11].ACLR
reset_n => phase_B[45][12].ACLR
reset_n => phase_B[45][13].ACLR
reset_n => phase_B[45][14].ACLR
reset_n => phase_B[45][15].ACLR
reset_n => phase_B[46][0].ACLR
reset_n => phase_B[46][1].ACLR
reset_n => phase_B[46][2].ACLR
reset_n => phase_B[46][3].ACLR
reset_n => phase_B[46][4].ACLR
reset_n => phase_B[46][5].ACLR
reset_n => phase_B[46][6].ACLR
reset_n => phase_B[46][7].ACLR
reset_n => phase_B[46][8].ACLR
reset_n => phase_B[46][9].ACLR
reset_n => phase_B[46][10].ACLR
reset_n => phase_B[46][11].ACLR
reset_n => phase_B[46][12].ACLR
reset_n => phase_B[46][13].ACLR
reset_n => phase_B[46][14].ACLR
reset_n => phase_B[46][15].ACLR
reset_n => phase_B[47][0].ACLR
reset_n => phase_B[47][1].ACLR
reset_n => phase_B[47][2].ACLR
reset_n => phase_B[47][3].ACLR
reset_n => phase_B[47][4].ACLR
reset_n => phase_B[47][5].ACLR
reset_n => phase_B[47][6].ACLR
reset_n => phase_B[47][7].ACLR
reset_n => phase_B[47][8].ACLR
reset_n => phase_B[47][9].ACLR
reset_n => phase_B[47][10].ACLR
reset_n => phase_B[47][11].ACLR
reset_n => phase_B[47][12].ACLR
reset_n => phase_B[47][13].ACLR
reset_n => phase_B[47][14].ACLR
reset_n => phase_B[47][15].ACLR
reset_n => phase_B[48][0].ACLR
reset_n => phase_B[48][1].ACLR
reset_n => phase_B[48][2].ACLR
reset_n => phase_B[48][3].ACLR
reset_n => phase_B[48][4].ACLR
reset_n => phase_B[48][5].ACLR
reset_n => phase_B[48][6].ACLR
reset_n => phase_B[48][7].ACLR
reset_n => phase_B[48][8].ACLR
reset_n => phase_B[48][9].ACLR
reset_n => phase_B[48][10].ACLR
reset_n => phase_B[48][11].ACLR
reset_n => phase_B[48][12].ACLR
reset_n => phase_B[48][13].ACLR
reset_n => phase_B[48][14].ACLR
reset_n => phase_B[48][15].ACLR
reset_n => phase_B[49][0].ACLR
reset_n => phase_B[49][1].ACLR
reset_n => phase_B[49][2].ACLR
reset_n => phase_B[49][3].ACLR
reset_n => phase_B[49][4].ACLR
reset_n => phase_B[49][5].ACLR
reset_n => phase_B[49][6].ACLR
reset_n => phase_B[49][7].ACLR
reset_n => phase_B[49][8].ACLR
reset_n => phase_B[49][9].ACLR
reset_n => phase_B[49][10].ACLR
reset_n => phase_B[49][11].ACLR
reset_n => phase_B[49][12].ACLR
reset_n => phase_B[49][13].ACLR
reset_n => phase_B[49][14].ACLR
reset_n => phase_B[49][15].ACLR
reset_n => phase_B[50][0].ACLR
reset_n => phase_B[50][1].ACLR
reset_n => phase_B[50][2].ACLR
reset_n => phase_B[50][3].ACLR
reset_n => phase_B[50][4].ACLR
reset_n => phase_B[50][5].ACLR
reset_n => phase_B[50][6].ACLR
reset_n => phase_B[50][7].ACLR
reset_n => phase_B[50][8].ACLR
reset_n => phase_B[50][9].ACLR
reset_n => phase_B[50][10].ACLR
reset_n => phase_B[50][11].ACLR
reset_n => phase_B[50][12].ACLR
reset_n => phase_B[50][13].ACLR
reset_n => phase_B[50][14].ACLR
reset_n => phase_B[50][15].ACLR
reset_n => phase_B[51][0].ACLR
reset_n => phase_B[51][1].ACLR
reset_n => phase_B[51][2].ACLR
reset_n => phase_B[51][3].ACLR
reset_n => phase_B[51][4].ACLR
reset_n => phase_B[51][5].ACLR
reset_n => phase_B[51][6].ACLR
reset_n => phase_B[51][7].ACLR
reset_n => phase_B[51][8].ACLR
reset_n => phase_B[51][9].ACLR
reset_n => phase_B[51][10].ACLR
reset_n => phase_B[51][11].ACLR
reset_n => phase_B[51][12].ACLR
reset_n => phase_B[51][13].ACLR
reset_n => phase_B[51][14].ACLR
reset_n => phase_B[51][15].ACLR
reset_n => phase_B[52][0].ACLR
reset_n => phase_B[52][1].ACLR
reset_n => phase_B[52][2].ACLR
reset_n => phase_B[52][3].ACLR
reset_n => phase_B[52][4].ACLR
reset_n => phase_B[52][5].ACLR
reset_n => phase_B[52][6].ACLR
reset_n => phase_B[52][7].ACLR
reset_n => phase_B[52][8].ACLR
reset_n => phase_B[52][9].ACLR
reset_n => phase_B[52][10].ACLR
reset_n => phase_B[52][11].ACLR
reset_n => phase_B[52][12].ACLR
reset_n => phase_B[52][13].ACLR
reset_n => phase_B[52][14].ACLR
reset_n => phase_B[52][15].ACLR
reset_n => phase_B[53][0].ACLR
reset_n => phase_B[53][1].ACLR
reset_n => phase_B[53][2].ACLR
reset_n => phase_B[53][3].ACLR
reset_n => phase_B[53][4].ACLR
reset_n => phase_B[53][5].ACLR
reset_n => phase_B[53][6].ACLR
reset_n => phase_B[53][7].ACLR
reset_n => phase_B[53][8].ACLR
reset_n => phase_B[53][9].ACLR
reset_n => phase_B[53][10].ACLR
reset_n => phase_B[53][11].ACLR
reset_n => phase_B[53][12].ACLR
reset_n => phase_B[53][13].ACLR
reset_n => phase_B[53][14].ACLR
reset_n => phase_B[53][15].ACLR
reset_n => phase_B[54][0].ACLR
reset_n => phase_B[54][1].ACLR
reset_n => phase_B[54][2].ACLR
reset_n => phase_B[54][3].ACLR
reset_n => phase_B[54][4].ACLR
reset_n => phase_B[54][5].ACLR
reset_n => phase_B[54][6].ACLR
reset_n => phase_B[54][7].ACLR
reset_n => phase_B[54][8].ACLR
reset_n => phase_B[54][9].ACLR
reset_n => phase_B[54][10].ACLR
reset_n => phase_B[54][11].ACLR
reset_n => phase_B[54][12].ACLR
reset_n => phase_B[54][13].ACLR
reset_n => phase_B[54][14].ACLR
reset_n => phase_B[54][15].ACLR
reset_n => phase_B[55][0].ACLR
reset_n => phase_B[55][1].ACLR
reset_n => phase_B[55][2].ACLR
reset_n => phase_B[55][3].ACLR
reset_n => phase_B[55][4].ACLR
reset_n => phase_B[55][5].ACLR
reset_n => phase_B[55][6].ACLR
reset_n => phase_B[55][7].ACLR
reset_n => phase_B[55][8].ACLR
reset_n => phase_B[55][9].ACLR
reset_n => phase_B[55][10].ACLR
reset_n => phase_B[55][11].ACLR
reset_n => phase_B[55][12].ACLR
reset_n => phase_B[55][13].ACLR
reset_n => phase_B[55][14].ACLR
reset_n => phase_B[55][15].ACLR
reset_n => phase_B[56][0].ACLR
reset_n => phase_B[56][1].ACLR
reset_n => phase_B[56][2].ACLR
reset_n => phase_B[56][3].ACLR
reset_n => phase_B[56][4].ACLR
reset_n => phase_B[56][5].ACLR
reset_n => phase_B[56][6].ACLR
reset_n => phase_B[56][7].ACLR
reset_n => phase_B[56][8].ACLR
reset_n => phase_B[56][9].ACLR
reset_n => phase_B[56][10].ACLR
reset_n => phase_B[56][11].ACLR
reset_n => phase_B[56][12].ACLR
reset_n => phase_B[56][13].ACLR
reset_n => phase_B[56][14].ACLR
reset_n => phase_B[56][15].ACLR
reset_n => phase_B[57][0].ACLR
reset_n => phase_B[57][1].ACLR
reset_n => phase_B[57][2].ACLR
reset_n => phase_B[57][3].ACLR
reset_n => phase_B[57][4].ACLR
reset_n => phase_B[57][5].ACLR
reset_n => phase_B[57][6].ACLR
reset_n => phase_B[57][7].ACLR
reset_n => phase_B[57][8].ACLR
reset_n => phase_B[57][9].ACLR
reset_n => phase_B[57][10].ACLR
reset_n => phase_B[57][11].ACLR
reset_n => phase_B[57][12].ACLR
reset_n => phase_B[57][13].ACLR
reset_n => phase_B[57][14].ACLR
reset_n => phase_B[57][15].ACLR
reset_n => phase_B[58][0].ACLR
reset_n => phase_B[58][1].ACLR
reset_n => phase_B[58][2].ACLR
reset_n => phase_B[58][3].ACLR
reset_n => phase_B[58][4].ACLR
reset_n => phase_B[58][5].ACLR
reset_n => phase_B[58][6].ACLR
reset_n => phase_B[58][7].ACLR
reset_n => phase_B[58][8].ACLR
reset_n => phase_B[58][9].ACLR
reset_n => phase_B[58][10].ACLR
reset_n => phase_B[58][11].ACLR
reset_n => phase_B[58][12].ACLR
reset_n => phase_B[58][13].ACLR
reset_n => phase_B[58][14].ACLR
reset_n => phase_B[58][15].ACLR
reset_n => phase_B[59][0].ACLR
reset_n => phase_B[59][1].ACLR
reset_n => phase_B[59][2].ACLR
reset_n => phase_B[59][3].ACLR
reset_n => phase_B[59][4].ACLR
reset_n => phase_B[59][5].ACLR
reset_n => phase_B[59][6].ACLR
reset_n => phase_B[59][7].ACLR
reset_n => phase_B[59][8].ACLR
reset_n => phase_B[59][9].ACLR
reset_n => phase_B[59][10].ACLR
reset_n => phase_B[59][11].ACLR
reset_n => phase_B[59][12].ACLR
reset_n => phase_B[59][13].ACLR
reset_n => phase_B[59][14].ACLR
reset_n => phase_B[59][15].ACLR
reset_n => phase_B[60][0].ACLR
reset_n => phase_B[60][1].ACLR
reset_n => phase_B[60][2].ACLR
reset_n => phase_B[60][3].ACLR
reset_n => phase_B[60][4].ACLR
reset_n => phase_B[60][5].ACLR
reset_n => phase_B[60][6].ACLR
reset_n => phase_B[60][7].ACLR
reset_n => phase_B[60][8].ACLR
reset_n => phase_B[60][9].ACLR
reset_n => phase_B[60][10].ACLR
reset_n => phase_B[60][11].ACLR
reset_n => phase_B[60][12].ACLR
reset_n => phase_B[60][13].ACLR
reset_n => phase_B[60][14].ACLR
reset_n => phase_B[60][15].ACLR
reset_n => phase_A[0][0].ACLR
reset_n => phase_A[0][1].ACLR
reset_n => phase_A[0][2].ACLR
reset_n => phase_A[0][3].ACLR
reset_n => phase_A[0][4].ACLR
reset_n => phase_A[0][5].ACLR
reset_n => phase_A[0][6].ACLR
reset_n => phase_A[0][7].ACLR
reset_n => phase_A[0][8].ACLR
reset_n => phase_A[0][9].ACLR
reset_n => phase_A[0][10].ACLR
reset_n => phase_A[0][11].ACLR
reset_n => phase_A[0][12].ACLR
reset_n => phase_A[0][13].ACLR
reset_n => phase_A[0][14].ACLR
reset_n => phase_A[0][15].ACLR
reset_n => phase_A[1][0].ACLR
reset_n => phase_A[1][1].ACLR
reset_n => phase_A[1][2].ACLR
reset_n => phase_A[1][3].ACLR
reset_n => phase_A[1][4].ACLR
reset_n => phase_A[1][5].ACLR
reset_n => phase_A[1][6].ACLR
reset_n => phase_A[1][7].ACLR
reset_n => phase_A[1][8].ACLR
reset_n => phase_A[1][9].ACLR
reset_n => phase_A[1][10].ACLR
reset_n => phase_A[1][11].ACLR
reset_n => phase_A[1][12].ACLR
reset_n => phase_A[1][13].ACLR
reset_n => phase_A[1][14].ACLR
reset_n => phase_A[1][15].ACLR
reset_n => phase_A[2][0].ACLR
reset_n => phase_A[2][1].ACLR
reset_n => phase_A[2][2].ACLR
reset_n => phase_A[2][3].ACLR
reset_n => phase_A[2][4].ACLR
reset_n => phase_A[2][5].ACLR
reset_n => phase_A[2][6].ACLR
reset_n => phase_A[2][7].ACLR
reset_n => phase_A[2][8].ACLR
reset_n => phase_A[2][9].ACLR
reset_n => phase_A[2][10].ACLR
reset_n => phase_A[2][11].ACLR
reset_n => phase_A[2][12].ACLR
reset_n => phase_A[2][13].ACLR
reset_n => phase_A[2][14].ACLR
reset_n => phase_A[2][15].ACLR
reset_n => phase_A[3][0].ACLR
reset_n => phase_A[3][1].ACLR
reset_n => phase_A[3][2].ACLR
reset_n => phase_A[3][3].ACLR
reset_n => phase_A[3][4].ACLR
reset_n => phase_A[3][5].ACLR
reset_n => phase_A[3][6].ACLR
reset_n => phase_A[3][7].ACLR
reset_n => phase_A[3][8].ACLR
reset_n => phase_A[3][9].ACLR
reset_n => phase_A[3][10].ACLR
reset_n => phase_A[3][11].ACLR
reset_n => phase_A[3][12].ACLR
reset_n => phase_A[3][13].ACLR
reset_n => phase_A[3][14].ACLR
reset_n => phase_A[3][15].ACLR
reset_n => phase_A[4][0].ACLR
reset_n => phase_A[4][1].ACLR
reset_n => phase_A[4][2].ACLR
reset_n => phase_A[4][3].ACLR
reset_n => phase_A[4][4].ACLR
reset_n => phase_A[4][5].ACLR
reset_n => phase_A[4][6].ACLR
reset_n => phase_A[4][7].ACLR
reset_n => phase_A[4][8].ACLR
reset_n => phase_A[4][9].ACLR
reset_n => phase_A[4][10].ACLR
reset_n => phase_A[4][11].ACLR
reset_n => phase_A[4][12].ACLR
reset_n => phase_A[4][13].ACLR
reset_n => phase_A[4][14].ACLR
reset_n => phase_A[4][15].ACLR
reset_n => phase_A[5][0].ACLR
reset_n => phase_A[5][1].ACLR
reset_n => phase_A[5][2].ACLR
reset_n => phase_A[5][3].ACLR
reset_n => phase_A[5][4].ACLR
reset_n => phase_A[5][5].ACLR
reset_n => phase_A[5][6].ACLR
reset_n => phase_A[5][7].ACLR
reset_n => phase_A[5][8].ACLR
reset_n => phase_A[5][9].ACLR
reset_n => phase_A[5][10].ACLR
reset_n => phase_A[5][11].ACLR
reset_n => phase_A[5][12].ACLR
reset_n => phase_A[5][13].ACLR
reset_n => phase_A[5][14].ACLR
reset_n => phase_A[5][15].ACLR
reset_n => phase_A[6][0].ACLR
reset_n => phase_A[6][1].ACLR
reset_n => phase_A[6][2].ACLR
reset_n => phase_A[6][3].ACLR
reset_n => phase_A[6][4].ACLR
reset_n => phase_A[6][5].ACLR
reset_n => phase_A[6][6].ACLR
reset_n => phase_A[6][7].ACLR
reset_n => phase_A[6][8].ACLR
reset_n => phase_A[6][9].ACLR
reset_n => phase_A[6][10].ACLR
reset_n => phase_A[6][11].ACLR
reset_n => phase_A[6][12].ACLR
reset_n => phase_A[6][13].ACLR
reset_n => phase_A[6][14].ACLR
reset_n => phase_A[6][15].ACLR
reset_n => phase_A[7][0].ACLR
reset_n => phase_A[7][1].ACLR
reset_n => phase_A[7][2].ACLR
reset_n => phase_A[7][3].ACLR
reset_n => phase_A[7][4].ACLR
reset_n => phase_A[7][5].ACLR
reset_n => phase_A[7][6].ACLR
reset_n => phase_A[7][7].ACLR
reset_n => phase_A[7][8].ACLR
reset_n => phase_A[7][9].ACLR
reset_n => phase_A[7][10].ACLR
reset_n => phase_A[7][11].ACLR
reset_n => phase_A[7][12].ACLR
reset_n => phase_A[7][13].ACLR
reset_n => phase_A[7][14].ACLR
reset_n => phase_A[7][15].ACLR
reset_n => phase_A[8][0].ACLR
reset_n => phase_A[8][1].ACLR
reset_n => phase_A[8][2].ACLR
reset_n => phase_A[8][3].ACLR
reset_n => phase_A[8][4].ACLR
reset_n => phase_A[8][5].ACLR
reset_n => phase_A[8][6].ACLR
reset_n => phase_A[8][7].ACLR
reset_n => phase_A[8][8].ACLR
reset_n => phase_A[8][9].ACLR
reset_n => phase_A[8][10].ACLR
reset_n => phase_A[8][11].ACLR
reset_n => phase_A[8][12].ACLR
reset_n => phase_A[8][13].ACLR
reset_n => phase_A[8][14].ACLR
reset_n => phase_A[8][15].ACLR
reset_n => phase_A[9][0].ACLR
reset_n => phase_A[9][1].ACLR
reset_n => phase_A[9][2].ACLR
reset_n => phase_A[9][3].ACLR
reset_n => phase_A[9][4].ACLR
reset_n => phase_A[9][5].ACLR
reset_n => phase_A[9][6].ACLR
reset_n => phase_A[9][7].ACLR
reset_n => phase_A[9][8].ACLR
reset_n => phase_A[9][9].ACLR
reset_n => phase_A[9][10].ACLR
reset_n => phase_A[9][11].ACLR
reset_n => phase_A[9][12].ACLR
reset_n => phase_A[9][13].ACLR
reset_n => phase_A[9][14].ACLR
reset_n => phase_A[9][15].ACLR
reset_n => phase_A[10][0].ACLR
reset_n => phase_A[10][1].ACLR
reset_n => phase_A[10][2].ACLR
reset_n => phase_A[10][3].ACLR
reset_n => phase_A[10][4].ACLR
reset_n => phase_A[10][5].ACLR
reset_n => phase_A[10][6].ACLR
reset_n => phase_A[10][7].ACLR
reset_n => phase_A[10][8].ACLR
reset_n => phase_A[10][9].ACLR
reset_n => phase_A[10][10].ACLR
reset_n => phase_A[10][11].ACLR
reset_n => phase_A[10][12].ACLR
reset_n => phase_A[10][13].ACLR
reset_n => phase_A[10][14].ACLR
reset_n => phase_A[10][15].ACLR
reset_n => phase_A[11][0].ACLR
reset_n => phase_A[11][1].ACLR
reset_n => phase_A[11][2].ACLR
reset_n => phase_A[11][3].ACLR
reset_n => phase_A[11][4].ACLR
reset_n => phase_A[11][5].ACLR
reset_n => phase_A[11][6].ACLR
reset_n => phase_A[11][7].ACLR
reset_n => phase_A[11][8].ACLR
reset_n => phase_A[11][9].ACLR
reset_n => phase_A[11][10].ACLR
reset_n => phase_A[11][11].ACLR
reset_n => phase_A[11][12].ACLR
reset_n => phase_A[11][13].ACLR
reset_n => phase_A[11][14].ACLR
reset_n => phase_A[11][15].ACLR
reset_n => phase_A[12][0].ACLR
reset_n => phase_A[12][1].ACLR
reset_n => phase_A[12][2].ACLR
reset_n => phase_A[12][3].ACLR
reset_n => phase_A[12][4].ACLR
reset_n => phase_A[12][5].ACLR
reset_n => phase_A[12][6].ACLR
reset_n => phase_A[12][7].ACLR
reset_n => phase_A[12][8].ACLR
reset_n => phase_A[12][9].ACLR
reset_n => phase_A[12][10].ACLR
reset_n => phase_A[12][11].ACLR
reset_n => phase_A[12][12].ACLR
reset_n => phase_A[12][13].ACLR
reset_n => phase_A[12][14].ACLR
reset_n => phase_A[12][15].ACLR
reset_n => phase_A[13][0].ACLR
reset_n => phase_A[13][1].ACLR
reset_n => phase_A[13][2].ACLR
reset_n => phase_A[13][3].ACLR
reset_n => phase_A[13][4].ACLR
reset_n => phase_A[13][5].ACLR
reset_n => phase_A[13][6].ACLR
reset_n => phase_A[13][7].ACLR
reset_n => phase_A[13][8].ACLR
reset_n => phase_A[13][9].ACLR
reset_n => phase_A[13][10].ACLR
reset_n => phase_A[13][11].ACLR
reset_n => phase_A[13][12].ACLR
reset_n => phase_A[13][13].ACLR
reset_n => phase_A[13][14].ACLR
reset_n => phase_A[13][15].ACLR
reset_n => phase_A[14][0].ACLR
reset_n => phase_A[14][1].ACLR
reset_n => phase_A[14][2].ACLR
reset_n => phase_A[14][3].ACLR
reset_n => phase_A[14][4].ACLR
reset_n => phase_A[14][5].ACLR
reset_n => phase_A[14][6].ACLR
reset_n => phase_A[14][7].ACLR
reset_n => phase_A[14][8].ACLR
reset_n => phase_A[14][9].ACLR
reset_n => phase_A[14][10].ACLR
reset_n => phase_A[14][11].ACLR
reset_n => phase_A[14][12].ACLR
reset_n => phase_A[14][13].ACLR
reset_n => phase_A[14][14].ACLR
reset_n => phase_A[14][15].ACLR
reset_n => phase_A[15][0].ACLR
reset_n => phase_A[15][1].ACLR
reset_n => phase_A[15][2].ACLR
reset_n => phase_A[15][3].ACLR
reset_n => phase_A[15][4].ACLR
reset_n => phase_A[15][5].ACLR
reset_n => phase_A[15][6].ACLR
reset_n => phase_A[15][7].ACLR
reset_n => phase_A[15][8].ACLR
reset_n => phase_A[15][9].ACLR
reset_n => phase_A[15][10].ACLR
reset_n => phase_A[15][11].ACLR
reset_n => phase_A[15][12].ACLR
reset_n => phase_A[15][13].ACLR
reset_n => phase_A[15][14].ACLR
reset_n => phase_A[15][15].ACLR
reset_n => phase_A[16][0].ACLR
reset_n => phase_A[16][1].ACLR
reset_n => phase_A[16][2].ACLR
reset_n => phase_A[16][3].ACLR
reset_n => phase_A[16][4].ACLR
reset_n => phase_A[16][5].ACLR
reset_n => phase_A[16][6].ACLR
reset_n => phase_A[16][7].ACLR
reset_n => phase_A[16][8].ACLR
reset_n => phase_A[16][9].ACLR
reset_n => phase_A[16][10].ACLR
reset_n => phase_A[16][11].ACLR
reset_n => phase_A[16][12].ACLR
reset_n => phase_A[16][13].ACLR
reset_n => phase_A[16][14].ACLR
reset_n => phase_A[16][15].ACLR
reset_n => phase_A[17][0].ACLR
reset_n => phase_A[17][1].ACLR
reset_n => phase_A[17][2].ACLR
reset_n => phase_A[17][3].ACLR
reset_n => phase_A[17][4].ACLR
reset_n => phase_A[17][5].ACLR
reset_n => phase_A[17][6].ACLR
reset_n => phase_A[17][7].ACLR
reset_n => phase_A[17][8].ACLR
reset_n => phase_A[17][9].ACLR
reset_n => phase_A[17][10].ACLR
reset_n => phase_A[17][11].ACLR
reset_n => phase_A[17][12].ACLR
reset_n => phase_A[17][13].ACLR
reset_n => phase_A[17][14].ACLR
reset_n => phase_A[17][15].ACLR
reset_n => phase_A[18][0].ACLR
reset_n => phase_A[18][1].ACLR
reset_n => phase_A[18][2].ACLR
reset_n => phase_A[18][3].ACLR
reset_n => phase_A[18][4].ACLR
reset_n => phase_A[18][5].ACLR
reset_n => phase_A[18][6].ACLR
reset_n => phase_A[18][7].ACLR
reset_n => phase_A[18][8].ACLR
reset_n => phase_A[18][9].ACLR
reset_n => phase_A[18][10].ACLR
reset_n => phase_A[18][11].ACLR
reset_n => phase_A[18][12].ACLR
reset_n => phase_A[18][13].ACLR
reset_n => phase_A[18][14].ACLR
reset_n => phase_A[18][15].ACLR
reset_n => phase_A[19][0].ACLR
reset_n => phase_A[19][1].ACLR
reset_n => phase_A[19][2].ACLR
reset_n => phase_A[19][3].ACLR
reset_n => phase_A[19][4].ACLR
reset_n => phase_A[19][5].ACLR
reset_n => phase_A[19][6].ACLR
reset_n => phase_A[19][7].ACLR
reset_n => phase_A[19][8].ACLR
reset_n => phase_A[19][9].ACLR
reset_n => phase_A[19][10].ACLR
reset_n => phase_A[19][11].ACLR
reset_n => phase_A[19][12].ACLR
reset_n => phase_A[19][13].ACLR
reset_n => phase_A[19][14].ACLR
reset_n => phase_A[19][15].ACLR
reset_n => phase_A[20][0].ACLR
reset_n => phase_A[20][1].ACLR
reset_n => phase_A[20][2].ACLR
reset_n => phase_A[20][3].ACLR
reset_n => phase_A[20][4].ACLR
reset_n => phase_A[20][5].ACLR
reset_n => phase_A[20][6].ACLR
reset_n => phase_A[20][7].ACLR
reset_n => phase_A[20][8].ACLR
reset_n => phase_A[20][9].ACLR
reset_n => phase_A[20][10].ACLR
reset_n => phase_A[20][11].ACLR
reset_n => phase_A[20][12].ACLR
reset_n => phase_A[20][13].ACLR
reset_n => phase_A[20][14].ACLR
reset_n => phase_A[20][15].ACLR
reset_n => phase_A[21][0].ACLR
reset_n => phase_A[21][1].ACLR
reset_n => phase_A[21][2].ACLR
reset_n => phase_A[21][3].ACLR
reset_n => phase_A[21][4].ACLR
reset_n => phase_A[21][5].ACLR
reset_n => phase_A[21][6].ACLR
reset_n => phase_A[21][7].ACLR
reset_n => phase_A[21][8].ACLR
reset_n => phase_A[21][9].ACLR
reset_n => phase_A[21][10].ACLR
reset_n => phase_A[21][11].ACLR
reset_n => phase_A[21][12].ACLR
reset_n => phase_A[21][13].ACLR
reset_n => phase_A[21][14].ACLR
reset_n => phase_A[21][15].ACLR
reset_n => phase_A[22][0].ACLR
reset_n => phase_A[22][1].ACLR
reset_n => phase_A[22][2].ACLR
reset_n => phase_A[22][3].ACLR
reset_n => phase_A[22][4].ACLR
reset_n => phase_A[22][5].ACLR
reset_n => phase_A[22][6].ACLR
reset_n => phase_A[22][7].ACLR
reset_n => phase_A[22][8].ACLR
reset_n => phase_A[22][9].ACLR
reset_n => phase_A[22][10].ACLR
reset_n => phase_A[22][11].ACLR
reset_n => phase_A[22][12].ACLR
reset_n => phase_A[22][13].ACLR
reset_n => phase_A[22][14].ACLR
reset_n => phase_A[22][15].ACLR
reset_n => phase_A[23][0].ACLR
reset_n => phase_A[23][1].ACLR
reset_n => phase_A[23][2].ACLR
reset_n => phase_A[23][3].ACLR
reset_n => phase_A[23][4].ACLR
reset_n => phase_A[23][5].ACLR
reset_n => phase_A[23][6].ACLR
reset_n => phase_A[23][7].ACLR
reset_n => phase_A[23][8].ACLR
reset_n => phase_A[23][9].ACLR
reset_n => phase_A[23][10].ACLR
reset_n => phase_A[23][11].ACLR
reset_n => phase_A[23][12].ACLR
reset_n => phase_A[23][13].ACLR
reset_n => phase_A[23][14].ACLR
reset_n => phase_A[23][15].ACLR
reset_n => phase_A[24][0].ACLR
reset_n => phase_A[24][1].ACLR
reset_n => phase_A[24][2].ACLR
reset_n => phase_A[24][3].ACLR
reset_n => phase_A[24][4].ACLR
reset_n => phase_A[24][5].ACLR
reset_n => phase_A[24][6].ACLR
reset_n => phase_A[24][7].ACLR
reset_n => phase_A[24][8].ACLR
reset_n => phase_A[24][9].ACLR
reset_n => phase_A[24][10].ACLR
reset_n => phase_A[24][11].ACLR
reset_n => phase_A[24][12].ACLR
reset_n => phase_A[24][13].ACLR
reset_n => phase_A[24][14].ACLR
reset_n => phase_A[24][15].ACLR
reset_n => phase_A[25][0].ACLR
reset_n => phase_A[25][1].ACLR
reset_n => phase_A[25][2].ACLR
reset_n => phase_A[25][3].ACLR
reset_n => phase_A[25][4].ACLR
reset_n => phase_A[25][5].ACLR
reset_n => phase_A[25][6].ACLR
reset_n => phase_A[25][7].ACLR
reset_n => phase_A[25][8].ACLR
reset_n => phase_A[25][9].ACLR
reset_n => phase_A[25][10].ACLR
reset_n => phase_A[25][11].ACLR
reset_n => phase_A[25][12].ACLR
reset_n => phase_A[25][13].ACLR
reset_n => phase_A[25][14].ACLR
reset_n => phase_A[25][15].ACLR
reset_n => phase_A[26][0].ACLR
reset_n => phase_A[26][1].ACLR
reset_n => phase_A[26][2].ACLR
reset_n => phase_A[26][3].ACLR
reset_n => phase_A[26][4].ACLR
reset_n => phase_A[26][5].ACLR
reset_n => phase_A[26][6].ACLR
reset_n => phase_A[26][7].ACLR
reset_n => phase_A[26][8].ACLR
reset_n => phase_A[26][9].ACLR
reset_n => phase_A[26][10].ACLR
reset_n => phase_A[26][11].ACLR
reset_n => phase_A[26][12].ACLR
reset_n => phase_A[26][13].ACLR
reset_n => phase_A[26][14].ACLR
reset_n => phase_A[26][15].ACLR
reset_n => phase_A[27][0].ACLR
reset_n => phase_A[27][1].ACLR
reset_n => phase_A[27][2].ACLR
reset_n => phase_A[27][3].ACLR
reset_n => phase_A[27][4].ACLR
reset_n => phase_A[27][5].ACLR
reset_n => phase_A[27][6].ACLR
reset_n => phase_A[27][7].ACLR
reset_n => phase_A[27][8].ACLR
reset_n => phase_A[27][9].ACLR
reset_n => phase_A[27][10].ACLR
reset_n => phase_A[27][11].ACLR
reset_n => phase_A[27][12].ACLR
reset_n => phase_A[27][13].ACLR
reset_n => phase_A[27][14].ACLR
reset_n => phase_A[27][15].ACLR
reset_n => phase_A[28][0].ACLR
reset_n => phase_A[28][1].ACLR
reset_n => phase_A[28][2].ACLR
reset_n => phase_A[28][3].ACLR
reset_n => phase_A[28][4].ACLR
reset_n => phase_A[28][5].ACLR
reset_n => phase_A[28][6].ACLR
reset_n => phase_A[28][7].ACLR
reset_n => phase_A[28][8].ACLR
reset_n => phase_A[28][9].ACLR
reset_n => phase_A[28][10].ACLR
reset_n => phase_A[28][11].ACLR
reset_n => phase_A[28][12].ACLR
reset_n => phase_A[28][13].ACLR
reset_n => phase_A[28][14].ACLR
reset_n => phase_A[28][15].ACLR
reset_n => phase_A[29][0].ACLR
reset_n => phase_A[29][1].ACLR
reset_n => phase_A[29][2].ACLR
reset_n => phase_A[29][3].ACLR
reset_n => phase_A[29][4].ACLR
reset_n => phase_A[29][5].ACLR
reset_n => phase_A[29][6].ACLR
reset_n => phase_A[29][7].ACLR
reset_n => phase_A[29][8].ACLR
reset_n => phase_A[29][9].ACLR
reset_n => phase_A[29][10].ACLR
reset_n => phase_A[29][11].ACLR
reset_n => phase_A[29][12].ACLR
reset_n => phase_A[29][13].ACLR
reset_n => phase_A[29][14].ACLR
reset_n => phase_A[29][15].ACLR
reset_n => phase_A[30][0].ACLR
reset_n => phase_A[30][1].ACLR
reset_n => phase_A[30][2].ACLR
reset_n => phase_A[30][3].ACLR
reset_n => phase_A[30][4].ACLR
reset_n => phase_A[30][5].ACLR
reset_n => phase_A[30][6].ACLR
reset_n => phase_A[30][7].ACLR
reset_n => phase_A[30][8].ACLR
reset_n => phase_A[30][9].ACLR
reset_n => phase_A[30][10].ACLR
reset_n => phase_A[30][11].ACLR
reset_n => phase_A[30][12].ACLR
reset_n => phase_A[30][13].ACLR
reset_n => phase_A[30][14].ACLR
reset_n => phase_A[30][15].ACLR
reset_n => phase_A[31][0].ACLR
reset_n => phase_A[31][1].ACLR
reset_n => phase_A[31][2].ACLR
reset_n => phase_A[31][3].ACLR
reset_n => phase_A[31][4].ACLR
reset_n => phase_A[31][5].ACLR
reset_n => phase_A[31][6].ACLR
reset_n => phase_A[31][7].ACLR
reset_n => phase_A[31][8].ACLR
reset_n => phase_A[31][9].ACLR
reset_n => phase_A[31][10].ACLR
reset_n => phase_A[31][11].ACLR
reset_n => phase_A[31][12].ACLR
reset_n => phase_A[31][13].ACLR
reset_n => phase_A[31][14].ACLR
reset_n => phase_A[31][15].ACLR
reset_n => phase_A[32][0].ACLR
reset_n => phase_A[32][1].ACLR
reset_n => phase_A[32][2].ACLR
reset_n => phase_A[32][3].ACLR
reset_n => phase_A[32][4].ACLR
reset_n => phase_A[32][5].ACLR
reset_n => phase_A[32][6].ACLR
reset_n => phase_A[32][7].ACLR
reset_n => phase_A[32][8].ACLR
reset_n => phase_A[32][9].ACLR
reset_n => phase_A[32][10].ACLR
reset_n => phase_A[32][11].ACLR
reset_n => phase_A[32][12].ACLR
reset_n => phase_A[32][13].ACLR
reset_n => phase_A[32][14].ACLR
reset_n => phase_A[32][15].ACLR
reset_n => phase_A[33][0].ACLR
reset_n => phase_A[33][1].ACLR
reset_n => phase_A[33][2].ACLR
reset_n => phase_A[33][3].ACLR
reset_n => phase_A[33][4].ACLR
reset_n => phase_A[33][5].ACLR
reset_n => phase_A[33][6].ACLR
reset_n => phase_A[33][7].ACLR
reset_n => phase_A[33][8].ACLR
reset_n => phase_A[33][9].ACLR
reset_n => phase_A[33][10].ACLR
reset_n => phase_A[33][11].ACLR
reset_n => phase_A[33][12].ACLR
reset_n => phase_A[33][13].ACLR
reset_n => phase_A[33][14].ACLR
reset_n => phase_A[33][15].ACLR
reset_n => phase_A[34][0].ACLR
reset_n => phase_A[34][1].ACLR
reset_n => phase_A[34][2].ACLR
reset_n => phase_A[34][3].ACLR
reset_n => phase_A[34][4].ACLR
reset_n => phase_A[34][5].ACLR
reset_n => phase_A[34][6].ACLR
reset_n => phase_A[34][7].ACLR
reset_n => phase_A[34][8].ACLR
reset_n => phase_A[34][9].ACLR
reset_n => phase_A[34][10].ACLR
reset_n => phase_A[34][11].ACLR
reset_n => phase_A[34][12].ACLR
reset_n => phase_A[34][13].ACLR
reset_n => phase_A[34][14].ACLR
reset_n => phase_A[34][15].ACLR
reset_n => phase_A[35][0].ACLR
reset_n => phase_A[35][1].ACLR
reset_n => phase_A[35][2].ACLR
reset_n => phase_A[35][3].ACLR
reset_n => phase_A[35][4].ACLR
reset_n => phase_A[35][5].ACLR
reset_n => phase_A[35][6].ACLR
reset_n => phase_A[35][7].ACLR
reset_n => phase_A[35][8].ACLR
reset_n => phase_A[35][9].ACLR
reset_n => phase_A[35][10].ACLR
reset_n => phase_A[35][11].ACLR
reset_n => phase_A[35][12].ACLR
reset_n => phase_A[35][13].ACLR
reset_n => phase_A[35][14].ACLR
reset_n => phase_A[35][15].ACLR
reset_n => phase_A[36][0].ACLR
reset_n => phase_A[36][1].ACLR
reset_n => phase_A[36][2].ACLR
reset_n => phase_A[36][3].ACLR
reset_n => phase_A[36][4].ACLR
reset_n => phase_A[36][5].ACLR
reset_n => phase_A[36][6].ACLR
reset_n => phase_A[36][7].ACLR
reset_n => phase_A[36][8].ACLR
reset_n => phase_A[36][9].ACLR
reset_n => phase_A[36][10].ACLR
reset_n => phase_A[36][11].ACLR
reset_n => phase_A[36][12].ACLR
reset_n => phase_A[36][13].ACLR
reset_n => phase_A[36][14].ACLR
reset_n => phase_A[36][15].ACLR
reset_n => phase_A[37][0].ACLR
reset_n => phase_A[37][1].ACLR
reset_n => phase_A[37][2].ACLR
reset_n => phase_A[37][3].ACLR
reset_n => phase_A[37][4].ACLR
reset_n => phase_A[37][5].ACLR
reset_n => phase_A[37][6].ACLR
reset_n => phase_A[37][7].ACLR
reset_n => phase_A[37][8].ACLR
reset_n => phase_A[37][9].ACLR
reset_n => phase_A[37][10].ACLR
reset_n => phase_A[37][11].ACLR
reset_n => phase_A[37][12].ACLR
reset_n => phase_A[37][13].ACLR
reset_n => phase_A[37][14].ACLR
reset_n => phase_A[37][15].ACLR
reset_n => phase_A[38][0].ACLR
reset_n => phase_A[38][1].ACLR
reset_n => phase_A[38][2].ACLR
reset_n => phase_A[38][3].ACLR
reset_n => phase_A[38][4].ACLR
reset_n => phase_A[38][5].ACLR
reset_n => phase_A[38][6].ACLR
reset_n => phase_A[38][7].ACLR
reset_n => phase_A[38][8].ACLR
reset_n => phase_A[38][9].ACLR
reset_n => phase_A[38][10].ACLR
reset_n => phase_A[38][11].ACLR
reset_n => phase_A[38][12].ACLR
reset_n => phase_A[38][13].ACLR
reset_n => phase_A[38][14].ACLR
reset_n => phase_A[38][15].ACLR
reset_n => phase_A[39][0].ACLR
reset_n => phase_A[39][1].ACLR
reset_n => phase_A[39][2].ACLR
reset_n => phase_A[39][3].ACLR
reset_n => phase_A[39][4].ACLR
reset_n => phase_A[39][5].ACLR
reset_n => phase_A[39][6].ACLR
reset_n => phase_A[39][7].ACLR
reset_n => phase_A[39][8].ACLR
reset_n => phase_A[39][9].ACLR
reset_n => phase_A[39][10].ACLR
reset_n => phase_A[39][11].ACLR
reset_n => phase_A[39][12].ACLR
reset_n => phase_A[39][13].ACLR
reset_n => phase_A[39][14].ACLR
reset_n => phase_A[39][15].ACLR
reset_n => phase_A[40][0].ACLR
reset_n => phase_A[40][1].ACLR
reset_n => phase_A[40][2].ACLR
reset_n => phase_A[40][3].ACLR
reset_n => phase_A[40][4].ACLR
reset_n => phase_A[40][5].ACLR
reset_n => phase_A[40][6].ACLR
reset_n => phase_A[40][7].ACLR
reset_n => phase_A[40][8].ACLR
reset_n => phase_A[40][9].ACLR
reset_n => phase_A[40][10].ACLR
reset_n => phase_A[40][11].ACLR
reset_n => phase_A[40][12].ACLR
reset_n => phase_A[40][13].ACLR
reset_n => phase_A[40][14].ACLR
reset_n => phase_A[40][15].ACLR
reset_n => phase_A[41][0].ACLR
reset_n => phase_A[41][1].ACLR
reset_n => phase_A[41][2].ACLR
reset_n => phase_A[41][3].ACLR
reset_n => phase_A[41][4].ACLR
reset_n => phase_A[41][5].ACLR
reset_n => phase_A[41][6].ACLR
reset_n => phase_A[41][7].ACLR
reset_n => phase_A[41][8].ACLR
reset_n => phase_A[41][9].ACLR
reset_n => phase_A[41][10].ACLR
reset_n => phase_A[41][11].ACLR
reset_n => phase_A[41][12].ACLR
reset_n => phase_A[41][13].ACLR
reset_n => phase_A[41][14].ACLR
reset_n => phase_A[41][15].ACLR
reset_n => phase_A[42][0].ACLR
reset_n => phase_A[42][1].ACLR
reset_n => phase_A[42][2].ACLR
reset_n => phase_A[42][3].ACLR
reset_n => phase_A[42][4].ACLR
reset_n => phase_A[42][5].ACLR
reset_n => phase_A[42][6].ACLR
reset_n => phase_A[42][7].ACLR
reset_n => phase_A[42][8].ACLR
reset_n => phase_A[42][9].ACLR
reset_n => phase_A[42][10].ACLR
reset_n => phase_A[42][11].ACLR
reset_n => phase_A[42][12].ACLR
reset_n => phase_A[42][13].ACLR
reset_n => phase_A[42][14].ACLR
reset_n => phase_A[42][15].ACLR
reset_n => phase_A[43][0].ACLR
reset_n => phase_A[43][1].ACLR
reset_n => phase_A[43][2].ACLR
reset_n => phase_A[43][3].ACLR
reset_n => phase_A[43][4].ACLR
reset_n => phase_A[43][5].ACLR
reset_n => phase_A[43][6].ACLR
reset_n => phase_A[43][7].ACLR
reset_n => phase_A[43][8].ACLR
reset_n => phase_A[43][9].ACLR
reset_n => phase_A[43][10].ACLR
reset_n => phase_A[43][11].ACLR
reset_n => phase_A[43][12].ACLR
reset_n => phase_A[43][13].ACLR
reset_n => phase_A[43][14].ACLR
reset_n => phase_A[43][15].ACLR
reset_n => phase_A[44][0].ACLR
reset_n => phase_A[44][1].ACLR
reset_n => phase_A[44][2].ACLR
reset_n => phase_A[44][3].ACLR
reset_n => phase_A[44][4].ACLR
reset_n => phase_A[44][5].ACLR
reset_n => phase_A[44][6].ACLR
reset_n => phase_A[44][7].ACLR
reset_n => phase_A[44][8].ACLR
reset_n => phase_A[44][9].ACLR
reset_n => phase_A[44][10].ACLR
reset_n => phase_A[44][11].ACLR
reset_n => phase_A[44][12].ACLR
reset_n => phase_A[44][13].ACLR
reset_n => phase_A[44][14].ACLR
reset_n => phase_A[44][15].ACLR
reset_n => phase_A[45][0].ACLR
reset_n => phase_A[45][1].ACLR
reset_n => phase_A[45][2].ACLR
reset_n => phase_A[45][3].ACLR
reset_n => phase_A[45][4].ACLR
reset_n => phase_A[45][5].ACLR
reset_n => phase_A[45][6].ACLR
reset_n => phase_A[45][7].ACLR
reset_n => phase_A[45][8].ACLR
reset_n => phase_A[45][9].ACLR
reset_n => phase_A[45][10].ACLR
reset_n => phase_A[45][11].ACLR
reset_n => phase_A[45][12].ACLR
reset_n => phase_A[45][13].ACLR
reset_n => phase_A[45][14].ACLR
reset_n => phase_A[45][15].ACLR
reset_n => phase_A[46][0].ACLR
reset_n => phase_A[46][1].ACLR
reset_n => phase_A[46][2].ACLR
reset_n => phase_A[46][3].ACLR
reset_n => phase_A[46][4].ACLR
reset_n => phase_A[46][5].ACLR
reset_n => phase_A[46][6].ACLR
reset_n => phase_A[46][7].ACLR
reset_n => phase_A[46][8].ACLR
reset_n => phase_A[46][9].ACLR
reset_n => phase_A[46][10].ACLR
reset_n => phase_A[46][11].ACLR
reset_n => phase_A[46][12].ACLR
reset_n => phase_A[46][13].ACLR
reset_n => phase_A[46][14].ACLR
reset_n => phase_A[46][15].ACLR
reset_n => phase_A[47][0].ACLR
reset_n => phase_A[47][1].ACLR
reset_n => phase_A[47][2].ACLR
reset_n => phase_A[47][3].ACLR
reset_n => phase_A[47][4].ACLR
reset_n => phase_A[47][5].ACLR
reset_n => phase_A[47][6].ACLR
reset_n => phase_A[47][7].ACLR
reset_n => phase_A[47][8].ACLR
reset_n => phase_A[47][9].ACLR
reset_n => phase_A[47][10].ACLR
reset_n => phase_A[47][11].ACLR
reset_n => phase_A[47][12].ACLR
reset_n => phase_A[47][13].ACLR
reset_n => phase_A[47][14].ACLR
reset_n => phase_A[47][15].ACLR
reset_n => phase_A[48][0].ACLR
reset_n => phase_A[48][1].ACLR
reset_n => phase_A[48][2].ACLR
reset_n => phase_A[48][3].ACLR
reset_n => phase_A[48][4].ACLR
reset_n => phase_A[48][5].ACLR
reset_n => phase_A[48][6].ACLR
reset_n => phase_A[48][7].ACLR
reset_n => phase_A[48][8].ACLR
reset_n => phase_A[48][9].ACLR
reset_n => phase_A[48][10].ACLR
reset_n => phase_A[48][11].ACLR
reset_n => phase_A[48][12].ACLR
reset_n => phase_A[48][13].ACLR
reset_n => phase_A[48][14].ACLR
reset_n => phase_A[48][15].ACLR
reset_n => phase_A[49][0].ACLR
reset_n => phase_A[49][1].ACLR
reset_n => phase_A[49][2].ACLR
reset_n => phase_A[49][3].ACLR
reset_n => phase_A[49][4].ACLR
reset_n => phase_A[49][5].ACLR
reset_n => phase_A[49][6].ACLR
reset_n => phase_A[49][7].ACLR
reset_n => phase_A[49][8].ACLR
reset_n => phase_A[49][9].ACLR
reset_n => phase_A[49][10].ACLR
reset_n => phase_A[49][11].ACLR
reset_n => phase_A[49][12].ACLR
reset_n => phase_A[49][13].ACLR
reset_n => phase_A[49][14].ACLR
reset_n => phase_A[49][15].ACLR
reset_n => phase_A[50][0].ACLR
reset_n => phase_A[50][1].ACLR
reset_n => phase_A[50][2].ACLR
reset_n => phase_A[50][3].ACLR
reset_n => phase_A[50][4].ACLR
reset_n => phase_A[50][5].ACLR
reset_n => phase_A[50][6].ACLR
reset_n => phase_A[50][7].ACLR
reset_n => phase_A[50][8].ACLR
reset_n => phase_A[50][9].ACLR
reset_n => phase_A[50][10].ACLR
reset_n => phase_A[50][11].ACLR
reset_n => phase_A[50][12].ACLR
reset_n => phase_A[50][13].ACLR
reset_n => phase_A[50][14].ACLR
reset_n => phase_A[50][15].ACLR
reset_n => phase_A[51][0].ACLR
reset_n => phase_A[51][1].ACLR
reset_n => phase_A[51][2].ACLR
reset_n => phase_A[51][3].ACLR
reset_n => phase_A[51][4].ACLR
reset_n => phase_A[51][5].ACLR
reset_n => phase_A[51][6].ACLR
reset_n => phase_A[51][7].ACLR
reset_n => phase_A[51][8].ACLR
reset_n => phase_A[51][9].ACLR
reset_n => phase_A[51][10].ACLR
reset_n => phase_A[51][11].ACLR
reset_n => phase_A[51][12].ACLR
reset_n => phase_A[51][13].ACLR
reset_n => phase_A[51][14].ACLR
reset_n => phase_A[51][15].ACLR
reset_n => phase_A[52][0].ACLR
reset_n => phase_A[52][1].ACLR
reset_n => phase_A[52][2].ACLR
reset_n => phase_A[52][3].ACLR
reset_n => phase_A[52][4].ACLR
reset_n => phase_A[52][5].ACLR
reset_n => phase_A[52][6].ACLR
reset_n => phase_A[52][7].ACLR
reset_n => phase_A[52][8].ACLR
reset_n => phase_A[52][9].ACLR
reset_n => phase_A[52][10].ACLR
reset_n => phase_A[52][11].ACLR
reset_n => phase_A[52][12].ACLR
reset_n => phase_A[52][13].ACLR
reset_n => phase_A[52][14].ACLR
reset_n => phase_A[52][15].ACLR
reset_n => phase_A[53][0].ACLR
reset_n => phase_A[53][1].ACLR
reset_n => phase_A[53][2].ACLR
reset_n => phase_A[53][3].ACLR
reset_n => phase_A[53][4].ACLR
reset_n => phase_A[53][5].ACLR
reset_n => phase_A[53][6].ACLR
reset_n => phase_A[53][7].ACLR
reset_n => phase_A[53][8].ACLR
reset_n => phase_A[53][9].ACLR
reset_n => phase_A[53][10].ACLR
reset_n => phase_A[53][11].ACLR
reset_n => phase_A[53][12].ACLR
reset_n => phase_A[53][13].ACLR
reset_n => phase_A[53][14].ACLR
reset_n => phase_A[53][15].ACLR
reset_n => phase_A[54][0].ACLR
reset_n => phase_A[54][1].ACLR
reset_n => phase_A[54][2].ACLR
reset_n => phase_A[54][3].ACLR
reset_n => phase_A[54][4].ACLR
reset_n => phase_A[54][5].ACLR
reset_n => phase_A[54][6].ACLR
reset_n => phase_A[54][7].ACLR
reset_n => phase_A[54][8].ACLR
reset_n => phase_A[54][9].ACLR
reset_n => phase_A[54][10].ACLR
reset_n => phase_A[54][11].ACLR
reset_n => phase_A[54][12].ACLR
reset_n => phase_A[54][13].ACLR
reset_n => phase_A[54][14].ACLR
reset_n => phase_A[54][15].ACLR
reset_n => phase_A[55][0].ACLR
reset_n => phase_A[55][1].ACLR
reset_n => phase_A[55][2].ACLR
reset_n => phase_A[55][3].ACLR
reset_n => phase_A[55][4].ACLR
reset_n => phase_A[55][5].ACLR
reset_n => phase_A[55][6].ACLR
reset_n => phase_A[55][7].ACLR
reset_n => phase_A[55][8].ACLR
reset_n => phase_A[55][9].ACLR
reset_n => phase_A[55][10].ACLR
reset_n => phase_A[55][11].ACLR
reset_n => phase_A[55][12].ACLR
reset_n => phase_A[55][13].ACLR
reset_n => phase_A[55][14].ACLR
reset_n => phase_A[55][15].ACLR
reset_n => phase_A[56][0].ACLR
reset_n => phase_A[56][1].ACLR
reset_n => phase_A[56][2].ACLR
reset_n => phase_A[56][3].ACLR
reset_n => phase_A[56][4].ACLR
reset_n => phase_A[56][5].ACLR
reset_n => phase_A[56][6].ACLR
reset_n => phase_A[56][7].ACLR
reset_n => phase_A[56][8].ACLR
reset_n => phase_A[56][9].ACLR
reset_n => phase_A[56][10].ACLR
reset_n => phase_A[56][11].ACLR
reset_n => phase_A[56][12].ACLR
reset_n => phase_A[56][13].ACLR
reset_n => phase_A[56][14].ACLR
reset_n => phase_A[56][15].ACLR
reset_n => phase_A[57][0].ACLR
reset_n => phase_A[57][1].ACLR
reset_n => phase_A[57][2].ACLR
reset_n => phase_A[57][3].ACLR
reset_n => phase_A[57][4].ACLR
reset_n => phase_A[57][5].ACLR
reset_n => phase_A[57][6].ACLR
reset_n => phase_A[57][7].ACLR
reset_n => phase_A[57][8].ACLR
reset_n => phase_A[57][9].ACLR
reset_n => phase_A[57][10].ACLR
reset_n => phase_A[57][11].ACLR
reset_n => phase_A[57][12].ACLR
reset_n => phase_A[57][13].ACLR
reset_n => phase_A[57][14].ACLR
reset_n => phase_A[57][15].ACLR
reset_n => phase_A[58][0].ACLR
reset_n => phase_A[58][1].ACLR
reset_n => phase_A[58][2].ACLR
reset_n => phase_A[58][3].ACLR
reset_n => phase_A[58][4].ACLR
reset_n => phase_A[58][5].ACLR
reset_n => phase_A[58][6].ACLR
reset_n => phase_A[58][7].ACLR
reset_n => phase_A[58][8].ACLR
reset_n => phase_A[58][9].ACLR
reset_n => phase_A[58][10].ACLR
reset_n => phase_A[58][11].ACLR
reset_n => phase_A[58][12].ACLR
reset_n => phase_A[58][13].ACLR
reset_n => phase_A[58][14].ACLR
reset_n => phase_A[58][15].ACLR
reset_n => phase_A[59][0].ACLR
reset_n => phase_A[59][1].ACLR
reset_n => phase_A[59][2].ACLR
reset_n => phase_A[59][3].ACLR
reset_n => phase_A[59][4].ACLR
reset_n => phase_A[59][5].ACLR
reset_n => phase_A[59][6].ACLR
reset_n => phase_A[59][7].ACLR
reset_n => phase_A[59][8].ACLR
reset_n => phase_A[59][9].ACLR
reset_n => phase_A[59][10].ACLR
reset_n => phase_A[59][11].ACLR
reset_n => phase_A[59][12].ACLR
reset_n => phase_A[59][13].ACLR
reset_n => phase_A[59][14].ACLR
reset_n => phase_A[59][15].ACLR
reset_n => phase_A[60][0].ACLR
reset_n => phase_A[60][1].ACLR
reset_n => phase_A[60][2].ACLR
reset_n => phase_A[60][3].ACLR
reset_n => phase_A[60][4].ACLR
reset_n => phase_A[60][5].ACLR
reset_n => phase_A[60][6].ACLR
reset_n => phase_A[60][7].ACLR
reset_n => phase_A[60][8].ACLR
reset_n => phase_A[60][9].ACLR
reset_n => phase_A[60][10].ACLR
reset_n => phase_A[60][11].ACLR
reset_n => phase_A[60][12].ACLR
reset_n => phase_A[60][13].ACLR
reset_n => phase_A[60][14].ACLR
reset_n => phase_A[60][15].ACLR
reset_n => phase_B_count[0].ACLR
reset_n => phase_B_count[1].ACLR
reset_n => phase_B_count[2].ACLR
reset_n => phase_B_count[3].ACLR
reset_n => phase_B_count[4].ACLR
reset_n => phase_B_count[5].ACLR
reset_n => phase_B_count[6].ACLR
reset_n => phase_B_count[7].ACLR
reset_n => phase_B_count[8].ACLR
reset_n => phase_B_count[9].ACLR
reset_n => phase_B_count[10].ACLR
reset_n => phase_B_count[11].ACLR
reset_n => phase_B_count[12].ACLR
reset_n => phase_B_count[13].ACLR
reset_n => phase_B_count[14].ACLR
reset_n => phase_B_count[15].ACLR
reset_n => phase_A_count[0].ACLR
reset_n => phase_A_count[1].ACLR
reset_n => phase_A_count[2].ACLR
reset_n => phase_A_count[3].ACLR
reset_n => phase_A_count[4].ACLR
reset_n => phase_A_count[5].ACLR
reset_n => phase_A_count[6].ACLR
reset_n => phase_A_count[7].ACLR
reset_n => phase_A_count[8].ACLR
reset_n => phase_A_count[9].ACLR
reset_n => phase_A_count[10].ACLR
reset_n => phase_A_count[11].ACLR
reset_n => phase_A_count[12].ACLR
reset_n => phase_A_count[13].ACLR
reset_n => phase_A_count[14].ACLR
reset_n => phase_A_count[15].ACLR
reset_n => period[0].ACLR
reset_n => period[1].ACLR
reset_n => period[2].ACLR
reset_n => period[3].ACLR
reset_n => period[4].ACLR
reset_n => period[5].ACLR
reset_n => period[6].ACLR
reset_n => period[7].ACLR
reset_n => period[8].ACLR
reset_n => period[9].ACLR
reset_n => period[10].ACLR
reset_n => period[11].ACLR
reset_n => period[12].ACLR
reset_n => period[13].ACLR
reset_n => period[14].ACLR
reset_n => period[15].ACLR
reset_n => enable.ACLR
reset_n => AVS_ReadData[0]~reg0.ACLR
reset_n => AVS_ReadData[1]~reg0.ACLR
reset_n => AVS_ReadData[2]~reg0.ACLR
reset_n => AVS_ReadData[3]~reg0.ACLR
reset_n => AVS_ReadData[4]~reg0.ACLR
reset_n => AVS_ReadData[5]~reg0.ACLR
reset_n => AVS_ReadData[6]~reg0.ACLR
reset_n => AVS_ReadData[7]~reg0.ACLR
reset_n => AVS_ReadData[8]~reg0.ACLR
reset_n => AVS_ReadData[9]~reg0.ACLR
reset_n => AVS_ReadData[10]~reg0.ACLR
reset_n => AVS_ReadData[11]~reg0.ACLR
reset_n => AVS_ReadData[12]~reg0.ACLR
reset_n => AVS_ReadData[13]~reg0.ACLR
reset_n => AVS_ReadData[14]~reg0.ACLR
reset_n => AVS_ReadData[15]~reg0.ACLR
reset_n => ctr_A_B[0].ACLR
reset_n => ctr_A_B[1].ACLR
reset_n => ctr_A_B[2].ACLR
reset_n => ctr_A_B[3].ACLR
reset_n => ctr_A_B[4].ACLR
reset_n => ctr_A_B[5].ACLR
reset_n => ctr_A_B[6].ACLR
reset_n => ctr_A_B[7].ACLR
reset_n => ctr_A_B[8].ACLR
reset_n => ctr_A_B[9].ACLR
reset_n => ctr_A_B[10].ACLR
reset_n => ctr_A_B[11].ACLR
reset_n => ctr_A_B[12].ACLR
reset_n => ctr_A_B[13].ACLR
reset_n => ctr_A_B[14].ACLR
reset_n => ctr_A_B[15].ACLR
reset_n => phase_nA_B.ACLR
reset_n => phase[0][0].ALOAD
reset_n => phase[0][1].ALOAD
reset_n => phase[0][2].ALOAD
reset_n => phase[0][3].ALOAD
reset_n => phase[0][4].ALOAD
reset_n => phase[0][5].ALOAD
reset_n => phase[0][6].ALOAD
reset_n => phase[0][7].ALOAD
reset_n => phase[0][8].ALOAD
reset_n => phase[0][9].ALOAD
reset_n => phase[0][10].ALOAD
reset_n => phase[0][11].ALOAD
reset_n => phase[0][12].ALOAD
reset_n => phase[0][13].ALOAD
reset_n => phase[0][14].ALOAD
reset_n => phase[0][15].ALOAD
reset_n => phase[1][0].ALOAD
reset_n => phase[1][1].ALOAD
reset_n => phase[1][2].ALOAD
reset_n => phase[1][3].ALOAD
reset_n => phase[1][4].ALOAD
reset_n => phase[1][5].ALOAD
reset_n => phase[1][6].ALOAD
reset_n => phase[1][7].ALOAD
reset_n => phase[1][8].ALOAD
reset_n => phase[1][9].ALOAD
reset_n => phase[1][10].ALOAD
reset_n => phase[1][11].ALOAD
reset_n => phase[1][12].ALOAD
reset_n => phase[1][13].ALOAD
reset_n => phase[1][14].ALOAD
reset_n => phase[1][15].ALOAD
reset_n => phase[2][0].ALOAD
reset_n => phase[2][1].ALOAD
reset_n => phase[2][2].ALOAD
reset_n => phase[2][3].ALOAD
reset_n => phase[2][4].ALOAD
reset_n => phase[2][5].ALOAD
reset_n => phase[2][6].ALOAD
reset_n => phase[2][7].ALOAD
reset_n => phase[2][8].ALOAD
reset_n => phase[2][9].ALOAD
reset_n => phase[2][10].ALOAD
reset_n => phase[2][11].ALOAD
reset_n => phase[2][12].ALOAD
reset_n => phase[2][13].ALOAD
reset_n => phase[2][14].ALOAD
reset_n => phase[2][15].ALOAD
reset_n => phase[3][0].ALOAD
reset_n => phase[3][1].ALOAD
reset_n => phase[3][2].ALOAD
reset_n => phase[3][3].ALOAD
reset_n => phase[3][4].ALOAD
reset_n => phase[3][5].ALOAD
reset_n => phase[3][6].ALOAD
reset_n => phase[3][7].ALOAD
reset_n => phase[3][8].ALOAD
reset_n => phase[3][9].ALOAD
reset_n => phase[3][10].ALOAD
reset_n => phase[3][11].ALOAD
reset_n => phase[3][12].ALOAD
reset_n => phase[3][13].ALOAD
reset_n => phase[3][14].ALOAD
reset_n => phase[3][15].ALOAD
reset_n => phase[4][0].ALOAD
reset_n => phase[4][1].ALOAD
reset_n => phase[4][2].ALOAD
reset_n => phase[4][3].ALOAD
reset_n => phase[4][4].ALOAD
reset_n => phase[4][5].ALOAD
reset_n => phase[4][6].ALOAD
reset_n => phase[4][7].ALOAD
reset_n => phase[4][8].ALOAD
reset_n => phase[4][9].ALOAD
reset_n => phase[4][10].ALOAD
reset_n => phase[4][11].ALOAD
reset_n => phase[4][12].ALOAD
reset_n => phase[4][13].ALOAD
reset_n => phase[4][14].ALOAD
reset_n => phase[4][15].ALOAD
reset_n => phase[5][0].ALOAD
reset_n => phase[5][1].ALOAD
reset_n => phase[5][2].ALOAD
reset_n => phase[5][3].ALOAD
reset_n => phase[5][4].ALOAD
reset_n => phase[5][5].ALOAD
reset_n => phase[5][6].ALOAD
reset_n => phase[5][7].ALOAD
reset_n => phase[5][8].ALOAD
reset_n => phase[5][9].ALOAD
reset_n => phase[5][10].ALOAD
reset_n => phase[5][11].ALOAD
reset_n => phase[5][12].ALOAD
reset_n => phase[5][13].ALOAD
reset_n => phase[5][14].ALOAD
reset_n => phase[5][15].ALOAD
reset_n => phase[6][0].ALOAD
reset_n => phase[6][1].ALOAD
reset_n => phase[6][2].ALOAD
reset_n => phase[6][3].ALOAD
reset_n => phase[6][4].ALOAD
reset_n => phase[6][5].ALOAD
reset_n => phase[6][6].ALOAD
reset_n => phase[6][7].ALOAD
reset_n => phase[6][8].ALOAD
reset_n => phase[6][9].ALOAD
reset_n => phase[6][10].ALOAD
reset_n => phase[6][11].ALOAD
reset_n => phase[6][12].ALOAD
reset_n => phase[6][13].ALOAD
reset_n => phase[6][14].ALOAD
reset_n => phase[6][15].ALOAD
reset_n => phase[7][0].ALOAD
reset_n => phase[7][1].ALOAD
reset_n => phase[7][2].ALOAD
reset_n => phase[7][3].ALOAD
reset_n => phase[7][4].ALOAD
reset_n => phase[7][5].ALOAD
reset_n => phase[7][6].ALOAD
reset_n => phase[7][7].ALOAD
reset_n => phase[7][8].ALOAD
reset_n => phase[7][9].ALOAD
reset_n => phase[7][10].ALOAD
reset_n => phase[7][11].ALOAD
reset_n => phase[7][12].ALOAD
reset_n => phase[7][13].ALOAD
reset_n => phase[7][14].ALOAD
reset_n => phase[7][15].ALOAD
reset_n => phase[8][0].ALOAD
reset_n => phase[8][1].ALOAD
reset_n => phase[8][2].ALOAD
reset_n => phase[8][3].ALOAD
reset_n => phase[8][4].ALOAD
reset_n => phase[8][5].ALOAD
reset_n => phase[8][6].ALOAD
reset_n => phase[8][7].ALOAD
reset_n => phase[8][8].ALOAD
reset_n => phase[8][9].ALOAD
reset_n => phase[8][10].ALOAD
reset_n => phase[8][11].ALOAD
reset_n => phase[8][12].ALOAD
reset_n => phase[8][13].ALOAD
reset_n => phase[8][14].ALOAD
reset_n => phase[8][15].ALOAD
reset_n => phase[9][0].ALOAD
reset_n => phase[9][1].ALOAD
reset_n => phase[9][2].ALOAD
reset_n => phase[9][3].ALOAD
reset_n => phase[9][4].ALOAD
reset_n => phase[9][5].ALOAD
reset_n => phase[9][6].ALOAD
reset_n => phase[9][7].ALOAD
reset_n => phase[9][8].ALOAD
reset_n => phase[9][9].ALOAD
reset_n => phase[9][10].ALOAD
reset_n => phase[9][11].ALOAD
reset_n => phase[9][12].ALOAD
reset_n => phase[9][13].ALOAD
reset_n => phase[9][14].ALOAD
reset_n => phase[9][15].ALOAD
reset_n => phase[10][0].ALOAD
reset_n => phase[10][1].ALOAD
reset_n => phase[10][2].ALOAD
reset_n => phase[10][3].ALOAD
reset_n => phase[10][4].ALOAD
reset_n => phase[10][5].ALOAD
reset_n => phase[10][6].ALOAD
reset_n => phase[10][7].ALOAD
reset_n => phase[10][8].ALOAD
reset_n => phase[10][9].ALOAD
reset_n => phase[10][10].ALOAD
reset_n => phase[10][11].ALOAD
reset_n => phase[10][12].ALOAD
reset_n => phase[10][13].ALOAD
reset_n => phase[10][14].ALOAD
reset_n => phase[10][15].ALOAD
reset_n => phase[11][0].ALOAD
reset_n => phase[11][1].ALOAD
reset_n => phase[11][2].ALOAD
reset_n => phase[11][3].ALOAD
reset_n => phase[11][4].ALOAD
reset_n => phase[11][5].ALOAD
reset_n => phase[11][6].ALOAD
reset_n => phase[11][7].ALOAD
reset_n => phase[11][8].ALOAD
reset_n => phase[11][9].ALOAD
reset_n => phase[11][10].ALOAD
reset_n => phase[11][11].ALOAD
reset_n => phase[11][12].ALOAD
reset_n => phase[11][13].ALOAD
reset_n => phase[11][14].ALOAD
reset_n => phase[11][15].ALOAD
reset_n => phase[12][0].ALOAD
reset_n => phase[12][1].ALOAD
reset_n => phase[12][2].ALOAD
reset_n => phase[12][3].ALOAD
reset_n => phase[12][4].ALOAD
reset_n => phase[12][5].ALOAD
reset_n => phase[12][6].ALOAD
reset_n => phase[12][7].ALOAD
reset_n => phase[12][8].ALOAD
reset_n => phase[12][9].ALOAD
reset_n => phase[12][10].ALOAD
reset_n => phase[12][11].ALOAD
reset_n => phase[12][12].ALOAD
reset_n => phase[12][13].ALOAD
reset_n => phase[12][14].ALOAD
reset_n => phase[12][15].ALOAD
reset_n => phase[13][0].ALOAD
reset_n => phase[13][1].ALOAD
reset_n => phase[13][2].ALOAD
reset_n => phase[13][3].ALOAD
reset_n => phase[13][4].ALOAD
reset_n => phase[13][5].ALOAD
reset_n => phase[13][6].ALOAD
reset_n => phase[13][7].ALOAD
reset_n => phase[13][8].ALOAD
reset_n => phase[13][9].ALOAD
reset_n => phase[13][10].ALOAD
reset_n => phase[13][11].ALOAD
reset_n => phase[13][12].ALOAD
reset_n => phase[13][13].ALOAD
reset_n => phase[13][14].ALOAD
reset_n => phase[13][15].ALOAD
reset_n => phase[14][0].ALOAD
reset_n => phase[14][1].ALOAD
reset_n => phase[14][2].ALOAD
reset_n => phase[14][3].ALOAD
reset_n => phase[14][4].ALOAD
reset_n => phase[14][5].ALOAD
reset_n => phase[14][6].ALOAD
reset_n => phase[14][7].ALOAD
reset_n => phase[14][8].ALOAD
reset_n => phase[14][9].ALOAD
reset_n => phase[14][10].ALOAD
reset_n => phase[14][11].ALOAD
reset_n => phase[14][12].ALOAD
reset_n => phase[14][13].ALOAD
reset_n => phase[14][14].ALOAD
reset_n => phase[14][15].ALOAD
reset_n => phase[15][0].ALOAD
reset_n => phase[15][1].ALOAD
reset_n => phase[15][2].ALOAD
reset_n => phase[15][3].ALOAD
reset_n => phase[15][4].ALOAD
reset_n => phase[15][5].ALOAD
reset_n => phase[15][6].ALOAD
reset_n => phase[15][7].ALOAD
reset_n => phase[15][8].ALOAD
reset_n => phase[15][9].ALOAD
reset_n => phase[15][10].ALOAD
reset_n => phase[15][11].ALOAD
reset_n => phase[15][12].ALOAD
reset_n => phase[15][13].ALOAD
reset_n => phase[15][14].ALOAD
reset_n => phase[15][15].ALOAD
reset_n => phase[16][0].ALOAD
reset_n => phase[16][1].ALOAD
reset_n => phase[16][2].ALOAD
reset_n => phase[16][3].ALOAD
reset_n => phase[16][4].ALOAD
reset_n => phase[16][5].ALOAD
reset_n => phase[16][6].ALOAD
reset_n => phase[16][7].ALOAD
reset_n => phase[16][8].ALOAD
reset_n => phase[16][9].ALOAD
reset_n => phase[16][10].ALOAD
reset_n => phase[16][11].ALOAD
reset_n => phase[16][12].ALOAD
reset_n => phase[16][13].ALOAD
reset_n => phase[16][14].ALOAD
reset_n => phase[16][15].ALOAD
reset_n => phase[17][0].ALOAD
reset_n => phase[17][1].ALOAD
reset_n => phase[17][2].ALOAD
reset_n => phase[17][3].ALOAD
reset_n => phase[17][4].ALOAD
reset_n => phase[17][5].ALOAD
reset_n => phase[17][6].ALOAD
reset_n => phase[17][7].ALOAD
reset_n => phase[17][8].ALOAD
reset_n => phase[17][9].ALOAD
reset_n => phase[17][10].ALOAD
reset_n => phase[17][11].ALOAD
reset_n => phase[17][12].ALOAD
reset_n => phase[17][13].ALOAD
reset_n => phase[17][14].ALOAD
reset_n => phase[17][15].ALOAD
reset_n => phase[18][0].ALOAD
reset_n => phase[18][1].ALOAD
reset_n => phase[18][2].ALOAD
reset_n => phase[18][3].ALOAD
reset_n => phase[18][4].ALOAD
reset_n => phase[18][5].ALOAD
reset_n => phase[18][6].ALOAD
reset_n => phase[18][7].ALOAD
reset_n => phase[18][8].ALOAD
reset_n => phase[18][9].ALOAD
reset_n => phase[18][10].ALOAD
reset_n => phase[18][11].ALOAD
reset_n => phase[18][12].ALOAD
reset_n => phase[18][13].ALOAD
reset_n => phase[18][14].ALOAD
reset_n => phase[18][15].ALOAD
reset_n => phase[19][0].ALOAD
reset_n => phase[19][1].ALOAD
reset_n => phase[19][2].ALOAD
reset_n => phase[19][3].ALOAD
reset_n => phase[19][4].ALOAD
reset_n => phase[19][5].ALOAD
reset_n => phase[19][6].ALOAD
reset_n => phase[19][7].ALOAD
reset_n => phase[19][8].ALOAD
reset_n => phase[19][9].ALOAD
reset_n => phase[19][10].ALOAD
reset_n => phase[19][11].ALOAD
reset_n => phase[19][12].ALOAD
reset_n => phase[19][13].ALOAD
reset_n => phase[19][14].ALOAD
reset_n => phase[19][15].ALOAD
reset_n => phase[20][0].ALOAD
reset_n => phase[20][1].ALOAD
reset_n => phase[20][2].ALOAD
reset_n => phase[20][3].ALOAD
reset_n => phase[20][4].ALOAD
reset_n => phase[20][5].ALOAD
reset_n => phase[20][6].ALOAD
reset_n => phase[20][7].ALOAD
reset_n => phase[20][8].ALOAD
reset_n => phase[20][9].ALOAD
reset_n => phase[20][10].ALOAD
reset_n => phase[20][11].ALOAD
reset_n => phase[20][12].ALOAD
reset_n => phase[20][13].ALOAD
reset_n => phase[20][14].ALOAD
reset_n => phase[20][15].ALOAD
reset_n => phase[21][0].ALOAD
reset_n => phase[21][1].ALOAD
reset_n => phase[21][2].ALOAD
reset_n => phase[21][3].ALOAD
reset_n => phase[21][4].ALOAD
reset_n => phase[21][5].ALOAD
reset_n => phase[21][6].ALOAD
reset_n => phase[21][7].ALOAD
reset_n => phase[21][8].ALOAD
reset_n => phase[21][9].ALOAD
reset_n => phase[21][10].ALOAD
reset_n => phase[21][11].ALOAD
reset_n => phase[21][12].ALOAD
reset_n => phase[21][13].ALOAD
reset_n => phase[21][14].ALOAD
reset_n => phase[21][15].ALOAD
reset_n => phase[22][0].ALOAD
reset_n => phase[22][1].ALOAD
reset_n => phase[22][2].ALOAD
reset_n => phase[22][3].ALOAD
reset_n => phase[22][4].ALOAD
reset_n => phase[22][5].ALOAD
reset_n => phase[22][6].ALOAD
reset_n => phase[22][7].ALOAD
reset_n => phase[22][8].ALOAD
reset_n => phase[22][9].ALOAD
reset_n => phase[22][10].ALOAD
reset_n => phase[22][11].ALOAD
reset_n => phase[22][12].ALOAD
reset_n => phase[22][13].ALOAD
reset_n => phase[22][14].ALOAD
reset_n => phase[22][15].ALOAD
reset_n => phase[23][0].ALOAD
reset_n => phase[23][1].ALOAD
reset_n => phase[23][2].ALOAD
reset_n => phase[23][3].ALOAD
reset_n => phase[23][4].ALOAD
reset_n => phase[23][5].ALOAD
reset_n => phase[23][6].ALOAD
reset_n => phase[23][7].ALOAD
reset_n => phase[23][8].ALOAD
reset_n => phase[23][9].ALOAD
reset_n => phase[23][10].ALOAD
reset_n => phase[23][11].ALOAD
reset_n => phase[23][12].ALOAD
reset_n => phase[23][13].ALOAD
reset_n => phase[23][14].ALOAD
reset_n => phase[23][15].ALOAD
reset_n => phase[24][0].ALOAD
reset_n => phase[24][1].ALOAD
reset_n => phase[24][2].ALOAD
reset_n => phase[24][3].ALOAD
reset_n => phase[24][4].ALOAD
reset_n => phase[24][5].ALOAD
reset_n => phase[24][6].ALOAD
reset_n => phase[24][7].ALOAD
reset_n => phase[24][8].ALOAD
reset_n => phase[24][9].ALOAD
reset_n => phase[24][10].ALOAD
reset_n => phase[24][11].ALOAD
reset_n => phase[24][12].ALOAD
reset_n => phase[24][13].ALOAD
reset_n => phase[24][14].ALOAD
reset_n => phase[24][15].ALOAD
reset_n => phase[25][0].ALOAD
reset_n => phase[25][1].ALOAD
reset_n => phase[25][2].ALOAD
reset_n => phase[25][3].ALOAD
reset_n => phase[25][4].ALOAD
reset_n => phase[25][5].ALOAD
reset_n => phase[25][6].ALOAD
reset_n => phase[25][7].ALOAD
reset_n => phase[25][8].ALOAD
reset_n => phase[25][9].ALOAD
reset_n => phase[25][10].ALOAD
reset_n => phase[25][11].ALOAD
reset_n => phase[25][12].ALOAD
reset_n => phase[25][13].ALOAD
reset_n => phase[25][14].ALOAD
reset_n => phase[25][15].ALOAD
reset_n => phase[26][0].ALOAD
reset_n => phase[26][1].ALOAD
reset_n => phase[26][2].ALOAD
reset_n => phase[26][3].ALOAD
reset_n => phase[26][4].ALOAD
reset_n => phase[26][5].ALOAD
reset_n => phase[26][6].ALOAD
reset_n => phase[26][7].ALOAD
reset_n => phase[26][8].ALOAD
reset_n => phase[26][9].ALOAD
reset_n => phase[26][10].ALOAD
reset_n => phase[26][11].ALOAD
reset_n => phase[26][12].ALOAD
reset_n => phase[26][13].ALOAD
reset_n => phase[26][14].ALOAD
reset_n => phase[26][15].ALOAD
reset_n => phase[27][0].ALOAD
reset_n => phase[27][1].ALOAD
reset_n => phase[27][2].ALOAD
reset_n => phase[27][3].ALOAD
reset_n => phase[27][4].ALOAD
reset_n => phase[27][5].ALOAD
reset_n => phase[27][6].ALOAD
reset_n => phase[27][7].ALOAD
reset_n => phase[27][8].ALOAD
reset_n => phase[27][9].ALOAD
reset_n => phase[27][10].ALOAD
reset_n => phase[27][11].ALOAD
reset_n => phase[27][12].ALOAD
reset_n => phase[27][13].ALOAD
reset_n => phase[27][14].ALOAD
reset_n => phase[27][15].ALOAD
reset_n => phase[28][0].ALOAD
reset_n => phase[28][1].ALOAD
reset_n => phase[28][2].ALOAD
reset_n => phase[28][3].ALOAD
reset_n => phase[28][4].ALOAD
reset_n => phase[28][5].ALOAD
reset_n => phase[28][6].ALOAD
reset_n => phase[28][7].ALOAD
reset_n => phase[28][8].ALOAD
reset_n => phase[28][9].ALOAD
reset_n => phase[28][10].ALOAD
reset_n => phase[28][11].ALOAD
reset_n => phase[28][12].ALOAD
reset_n => phase[28][13].ALOAD
reset_n => phase[28][14].ALOAD
reset_n => phase[28][15].ALOAD
reset_n => phase[29][0].ALOAD
reset_n => phase[29][1].ALOAD
reset_n => phase[29][2].ALOAD
reset_n => phase[29][3].ALOAD
reset_n => phase[29][4].ALOAD
reset_n => phase[29][5].ALOAD
reset_n => phase[29][6].ALOAD
reset_n => phase[29][7].ALOAD
reset_n => phase[29][8].ALOAD
reset_n => phase[29][9].ALOAD
reset_n => phase[29][10].ALOAD
reset_n => phase[29][11].ALOAD
reset_n => phase[29][12].ALOAD
reset_n => phase[29][13].ALOAD
reset_n => phase[29][14].ALOAD
reset_n => phase[29][15].ALOAD
reset_n => phase[30][0].ALOAD
reset_n => phase[30][1].ALOAD
reset_n => phase[30][2].ALOAD
reset_n => phase[30][3].ALOAD
reset_n => phase[30][4].ALOAD
reset_n => phase[30][5].ALOAD
reset_n => phase[30][6].ALOAD
reset_n => phase[30][7].ALOAD
reset_n => phase[30][8].ALOAD
reset_n => phase[30][9].ALOAD
reset_n => phase[30][10].ALOAD
reset_n => phase[30][11].ALOAD
reset_n => phase[30][12].ALOAD
reset_n => phase[30][13].ALOAD
reset_n => phase[30][14].ALOAD
reset_n => phase[30][15].ALOAD
reset_n => phase[31][0].ALOAD
reset_n => phase[31][1].ALOAD
reset_n => phase[31][2].ALOAD
reset_n => phase[31][3].ALOAD
reset_n => phase[31][4].ALOAD
reset_n => phase[31][5].ALOAD
reset_n => phase[31][6].ALOAD
reset_n => phase[31][7].ALOAD
reset_n => phase[31][8].ALOAD
reset_n => phase[31][9].ALOAD
reset_n => phase[31][10].ALOAD
reset_n => phase[31][11].ALOAD
reset_n => phase[31][12].ALOAD
reset_n => phase[31][13].ALOAD
reset_n => phase[31][14].ALOAD
reset_n => phase[31][15].ALOAD
reset_n => phase[32][0].ALOAD
reset_n => phase[32][1].ALOAD
reset_n => phase[32][2].ALOAD
reset_n => phase[32][3].ALOAD
reset_n => phase[32][4].ALOAD
reset_n => phase[32][5].ALOAD
reset_n => phase[32][6].ALOAD
reset_n => phase[32][7].ALOAD
reset_n => phase[32][8].ALOAD
reset_n => phase[32][9].ALOAD
reset_n => phase[32][10].ALOAD
reset_n => phase[32][11].ALOAD
reset_n => phase[32][12].ALOAD
reset_n => phase[32][13].ALOAD
reset_n => phase[32][14].ALOAD
reset_n => phase[32][15].ALOAD
reset_n => phase[33][0].ALOAD
reset_n => phase[33][1].ALOAD
reset_n => phase[33][2].ALOAD
reset_n => phase[33][3].ALOAD
reset_n => phase[33][4].ALOAD
reset_n => phase[33][5].ALOAD
reset_n => phase[33][6].ALOAD
reset_n => phase[33][7].ALOAD
reset_n => phase[33][8].ALOAD
reset_n => phase[33][9].ALOAD
reset_n => phase[33][10].ALOAD
reset_n => phase[33][11].ALOAD
reset_n => phase[33][12].ALOAD
reset_n => phase[33][13].ALOAD
reset_n => phase[33][14].ALOAD
reset_n => phase[33][15].ALOAD
reset_n => phase[34][0].ALOAD
reset_n => phase[34][1].ALOAD
reset_n => phase[34][2].ALOAD
reset_n => phase[34][3].ALOAD
reset_n => phase[34][4].ALOAD
reset_n => phase[34][5].ALOAD
reset_n => phase[34][6].ALOAD
reset_n => phase[34][7].ALOAD
reset_n => phase[34][8].ALOAD
reset_n => phase[34][9].ALOAD
reset_n => phase[34][10].ALOAD
reset_n => phase[34][11].ALOAD
reset_n => phase[34][12].ALOAD
reset_n => phase[34][13].ALOAD
reset_n => phase[34][14].ALOAD
reset_n => phase[34][15].ALOAD
reset_n => phase[35][0].ALOAD
reset_n => phase[35][1].ALOAD
reset_n => phase[35][2].ALOAD
reset_n => phase[35][3].ALOAD
reset_n => phase[35][4].ALOAD
reset_n => phase[35][5].ALOAD
reset_n => phase[35][6].ALOAD
reset_n => phase[35][7].ALOAD
reset_n => phase[35][8].ALOAD
reset_n => phase[35][9].ALOAD
reset_n => phase[35][10].ALOAD
reset_n => phase[35][11].ALOAD
reset_n => phase[35][12].ALOAD
reset_n => phase[35][13].ALOAD
reset_n => phase[35][14].ALOAD
reset_n => phase[35][15].ALOAD
reset_n => phase[36][0].ALOAD
reset_n => phase[36][1].ALOAD
reset_n => phase[36][2].ALOAD
reset_n => phase[36][3].ALOAD
reset_n => phase[36][4].ALOAD
reset_n => phase[36][5].ALOAD
reset_n => phase[36][6].ALOAD
reset_n => phase[36][7].ALOAD
reset_n => phase[36][8].ALOAD
reset_n => phase[36][9].ALOAD
reset_n => phase[36][10].ALOAD
reset_n => phase[36][11].ALOAD
reset_n => phase[36][12].ALOAD
reset_n => phase[36][13].ALOAD
reset_n => phase[36][14].ALOAD
reset_n => phase[36][15].ALOAD
reset_n => phase[37][0].ALOAD
reset_n => phase[37][1].ALOAD
reset_n => phase[37][2].ALOAD
reset_n => phase[37][3].ALOAD
reset_n => phase[37][4].ALOAD
reset_n => phase[37][5].ALOAD
reset_n => phase[37][6].ALOAD
reset_n => phase[37][7].ALOAD
reset_n => phase[37][8].ALOAD
reset_n => phase[37][9].ALOAD
reset_n => phase[37][10].ALOAD
reset_n => phase[37][11].ALOAD
reset_n => phase[37][12].ALOAD
reset_n => phase[37][13].ALOAD
reset_n => phase[37][14].ALOAD
reset_n => phase[37][15].ALOAD
reset_n => phase[38][0].ALOAD
reset_n => phase[38][1].ALOAD
reset_n => phase[38][2].ALOAD
reset_n => phase[38][3].ALOAD
reset_n => phase[38][4].ALOAD
reset_n => phase[38][5].ALOAD
reset_n => phase[38][6].ALOAD
reset_n => phase[38][7].ALOAD
reset_n => phase[38][8].ALOAD
reset_n => phase[38][9].ALOAD
reset_n => phase[38][10].ALOAD
reset_n => phase[38][11].ALOAD
reset_n => phase[38][12].ALOAD
reset_n => phase[38][13].ALOAD
reset_n => phase[38][14].ALOAD
reset_n => phase[38][15].ALOAD
reset_n => phase[39][0].ALOAD
reset_n => phase[39][1].ALOAD
reset_n => phase[39][2].ALOAD
reset_n => phase[39][3].ALOAD
reset_n => phase[39][4].ALOAD
reset_n => phase[39][5].ALOAD
reset_n => phase[39][6].ALOAD
reset_n => phase[39][7].ALOAD
reset_n => phase[39][8].ALOAD
reset_n => phase[39][9].ALOAD
reset_n => phase[39][10].ALOAD
reset_n => phase[39][11].ALOAD
reset_n => phase[39][12].ALOAD
reset_n => phase[39][13].ALOAD
reset_n => phase[39][14].ALOAD
reset_n => phase[39][15].ALOAD
reset_n => phase[40][0].ALOAD
reset_n => phase[40][1].ALOAD
reset_n => phase[40][2].ALOAD
reset_n => phase[40][3].ALOAD
reset_n => phase[40][4].ALOAD
reset_n => phase[40][5].ALOAD
reset_n => phase[40][6].ALOAD
reset_n => phase[40][7].ALOAD
reset_n => phase[40][8].ALOAD
reset_n => phase[40][9].ALOAD
reset_n => phase[40][10].ALOAD
reset_n => phase[40][11].ALOAD
reset_n => phase[40][12].ALOAD
reset_n => phase[40][13].ALOAD
reset_n => phase[40][14].ALOAD
reset_n => phase[40][15].ALOAD
reset_n => phase[41][0].ALOAD
reset_n => phase[41][1].ALOAD
reset_n => phase[41][2].ALOAD
reset_n => phase[41][3].ALOAD
reset_n => phase[41][4].ALOAD
reset_n => phase[41][5].ALOAD
reset_n => phase[41][6].ALOAD
reset_n => phase[41][7].ALOAD
reset_n => phase[41][8].ALOAD
reset_n => phase[41][9].ALOAD
reset_n => phase[41][10].ALOAD
reset_n => phase[41][11].ALOAD
reset_n => phase[41][12].ALOAD
reset_n => phase[41][13].ALOAD
reset_n => phase[41][14].ALOAD
reset_n => phase[41][15].ALOAD
reset_n => phase[42][0].ALOAD
reset_n => phase[42][1].ALOAD
reset_n => phase[42][2].ALOAD
reset_n => phase[42][3].ALOAD
reset_n => phase[42][4].ALOAD
reset_n => phase[42][5].ALOAD
reset_n => phase[42][6].ALOAD
reset_n => phase[42][7].ALOAD
reset_n => phase[42][8].ALOAD
reset_n => phase[42][9].ALOAD
reset_n => phase[42][10].ALOAD
reset_n => phase[42][11].ALOAD
reset_n => phase[42][12].ALOAD
reset_n => phase[42][13].ALOAD
reset_n => phase[42][14].ALOAD
reset_n => phase[42][15].ALOAD
reset_n => phase[43][0].ALOAD
reset_n => phase[43][1].ALOAD
reset_n => phase[43][2].ALOAD
reset_n => phase[43][3].ALOAD
reset_n => phase[43][4].ALOAD
reset_n => phase[43][5].ALOAD
reset_n => phase[43][6].ALOAD
reset_n => phase[43][7].ALOAD
reset_n => phase[43][8].ALOAD
reset_n => phase[43][9].ALOAD
reset_n => phase[43][10].ALOAD
reset_n => phase[43][11].ALOAD
reset_n => phase[43][12].ALOAD
reset_n => phase[43][13].ALOAD
reset_n => phase[43][14].ALOAD
reset_n => phase[43][15].ALOAD
reset_n => phase[44][0].ALOAD
reset_n => phase[44][1].ALOAD
reset_n => phase[44][2].ALOAD
reset_n => phase[44][3].ALOAD
reset_n => phase[44][4].ALOAD
reset_n => phase[44][5].ALOAD
reset_n => phase[44][6].ALOAD
reset_n => phase[44][7].ALOAD
reset_n => phase[44][8].ALOAD
reset_n => phase[44][9].ALOAD
reset_n => phase[44][10].ALOAD
reset_n => phase[44][11].ALOAD
reset_n => phase[44][12].ALOAD
reset_n => phase[44][13].ALOAD
reset_n => phase[44][14].ALOAD
reset_n => phase[44][15].ALOAD
reset_n => phase[45][0].ALOAD
reset_n => phase[45][1].ALOAD
reset_n => phase[45][2].ALOAD
reset_n => phase[45][3].ALOAD
reset_n => phase[45][4].ALOAD
reset_n => phase[45][5].ALOAD
reset_n => phase[45][6].ALOAD
reset_n => phase[45][7].ALOAD
reset_n => phase[45][8].ALOAD
reset_n => phase[45][9].ALOAD
reset_n => phase[45][10].ALOAD
reset_n => phase[45][11].ALOAD
reset_n => phase[45][12].ALOAD
reset_n => phase[45][13].ALOAD
reset_n => phase[45][14].ALOAD
reset_n => phase[45][15].ALOAD
reset_n => phase[46][0].ALOAD
reset_n => phase[46][1].ALOAD
reset_n => phase[46][2].ALOAD
reset_n => phase[46][3].ALOAD
reset_n => phase[46][4].ALOAD
reset_n => phase[46][5].ALOAD
reset_n => phase[46][6].ALOAD
reset_n => phase[46][7].ALOAD
reset_n => phase[46][8].ALOAD
reset_n => phase[46][9].ALOAD
reset_n => phase[46][10].ALOAD
reset_n => phase[46][11].ALOAD
reset_n => phase[46][12].ALOAD
reset_n => phase[46][13].ALOAD
reset_n => phase[46][14].ALOAD
reset_n => phase[46][15].ALOAD
reset_n => phase[47][0].ALOAD
reset_n => phase[47][1].ALOAD
reset_n => phase[47][2].ALOAD
reset_n => phase[47][3].ALOAD
reset_n => phase[47][4].ALOAD
reset_n => phase[47][5].ALOAD
reset_n => phase[47][6].ALOAD
reset_n => phase[47][7].ALOAD
reset_n => phase[47][8].ALOAD
reset_n => phase[47][9].ALOAD
reset_n => phase[47][10].ALOAD
reset_n => phase[47][11].ALOAD
reset_n => phase[47][12].ALOAD
reset_n => phase[47][13].ALOAD
reset_n => phase[47][14].ALOAD
reset_n => phase[47][15].ALOAD
reset_n => phase[48][0].ALOAD
reset_n => phase[48][1].ALOAD
reset_n => phase[48][2].ALOAD
reset_n => phase[48][3].ALOAD
reset_n => phase[48][4].ALOAD
reset_n => phase[48][5].ALOAD
reset_n => phase[48][6].ALOAD
reset_n => phase[48][7].ALOAD
reset_n => phase[48][8].ALOAD
reset_n => phase[48][9].ALOAD
reset_n => phase[48][10].ALOAD
reset_n => phase[48][11].ALOAD
reset_n => phase[48][12].ALOAD
reset_n => phase[48][13].ALOAD
reset_n => phase[48][14].ALOAD
reset_n => phase[48][15].ALOAD
reset_n => phase[49][0].ALOAD
reset_n => phase[49][1].ALOAD
reset_n => phase[49][2].ALOAD
reset_n => phase[49][3].ALOAD
reset_n => phase[49][4].ALOAD
reset_n => phase[49][5].ALOAD
reset_n => phase[49][6].ALOAD
reset_n => phase[49][7].ALOAD
reset_n => phase[49][8].ALOAD
reset_n => phase[49][9].ALOAD
reset_n => phase[49][10].ALOAD
reset_n => phase[49][11].ALOAD
reset_n => phase[49][12].ALOAD
reset_n => phase[49][13].ALOAD
reset_n => phase[49][14].ALOAD
reset_n => phase[49][15].ALOAD
reset_n => phase[50][0].ALOAD
reset_n => phase[50][1].ALOAD
reset_n => phase[50][2].ALOAD
reset_n => phase[50][3].ALOAD
reset_n => phase[50][4].ALOAD
reset_n => phase[50][5].ALOAD
reset_n => phase[50][6].ALOAD
reset_n => phase[50][7].ALOAD
reset_n => phase[50][8].ALOAD
reset_n => phase[50][9].ALOAD
reset_n => phase[50][10].ALOAD
reset_n => phase[50][11].ALOAD
reset_n => phase[50][12].ALOAD
reset_n => phase[50][13].ALOAD
reset_n => phase[50][14].ALOAD
reset_n => phase[50][15].ALOAD
reset_n => phase[51][0].ALOAD
reset_n => phase[51][1].ALOAD
reset_n => phase[51][2].ALOAD
reset_n => phase[51][3].ALOAD
reset_n => phase[51][4].ALOAD
reset_n => phase[51][5].ALOAD
reset_n => phase[51][6].ALOAD
reset_n => phase[51][7].ALOAD
reset_n => phase[51][8].ALOAD
reset_n => phase[51][9].ALOAD
reset_n => phase[51][10].ALOAD
reset_n => phase[51][11].ALOAD
reset_n => phase[51][12].ALOAD
reset_n => phase[51][13].ALOAD
reset_n => phase[51][14].ALOAD
reset_n => phase[51][15].ALOAD
reset_n => phase[52][0].ALOAD
reset_n => phase[52][1].ALOAD
reset_n => phase[52][2].ALOAD
reset_n => phase[52][3].ALOAD
reset_n => phase[52][4].ALOAD
reset_n => phase[52][5].ALOAD
reset_n => phase[52][6].ALOAD
reset_n => phase[52][7].ALOAD
reset_n => phase[52][8].ALOAD
reset_n => phase[52][9].ALOAD
reset_n => phase[52][10].ALOAD
reset_n => phase[52][11].ALOAD
reset_n => phase[52][12].ALOAD
reset_n => phase[52][13].ALOAD
reset_n => phase[52][14].ALOAD
reset_n => phase[52][15].ALOAD
reset_n => phase[53][0].ALOAD
reset_n => phase[53][1].ALOAD
reset_n => phase[53][2].ALOAD
reset_n => phase[53][3].ALOAD
reset_n => phase[53][4].ALOAD
reset_n => phase[53][5].ALOAD
reset_n => phase[53][6].ALOAD
reset_n => phase[53][7].ALOAD
reset_n => phase[53][8].ALOAD
reset_n => phase[53][9].ALOAD
reset_n => phase[53][10].ALOAD
reset_n => phase[53][11].ALOAD
reset_n => phase[53][12].ALOAD
reset_n => phase[53][13].ALOAD
reset_n => phase[53][14].ALOAD
reset_n => phase[53][15].ALOAD
reset_n => phase[54][0].ALOAD
reset_n => phase[54][1].ALOAD
reset_n => phase[54][2].ALOAD
reset_n => phase[54][3].ALOAD
reset_n => phase[54][4].ALOAD
reset_n => phase[54][5].ALOAD
reset_n => phase[54][6].ALOAD
reset_n => phase[54][7].ALOAD
reset_n => phase[54][8].ALOAD
reset_n => phase[54][9].ALOAD
reset_n => phase[54][10].ALOAD
reset_n => phase[54][11].ALOAD
reset_n => phase[54][12].ALOAD
reset_n => phase[54][13].ALOAD
reset_n => phase[54][14].ALOAD
reset_n => phase[54][15].ALOAD
reset_n => phase[55][0].ALOAD
reset_n => phase[55][1].ALOAD
reset_n => phase[55][2].ALOAD
reset_n => phase[55][3].ALOAD
reset_n => phase[55][4].ALOAD
reset_n => phase[55][5].ALOAD
reset_n => phase[55][6].ALOAD
reset_n => phase[55][7].ALOAD
reset_n => phase[55][8].ALOAD
reset_n => phase[55][9].ALOAD
reset_n => phase[55][10].ALOAD
reset_n => phase[55][11].ALOAD
reset_n => phase[55][12].ALOAD
reset_n => phase[55][13].ALOAD
reset_n => phase[55][14].ALOAD
reset_n => phase[55][15].ALOAD
reset_n => phase[56][0].ALOAD
reset_n => phase[56][1].ALOAD
reset_n => phase[56][2].ALOAD
reset_n => phase[56][3].ALOAD
reset_n => phase[56][4].ALOAD
reset_n => phase[56][5].ALOAD
reset_n => phase[56][6].ALOAD
reset_n => phase[56][7].ALOAD
reset_n => phase[56][8].ALOAD
reset_n => phase[56][9].ALOAD
reset_n => phase[56][10].ALOAD
reset_n => phase[56][11].ALOAD
reset_n => phase[56][12].ALOAD
reset_n => phase[56][13].ALOAD
reset_n => phase[56][14].ALOAD
reset_n => phase[56][15].ALOAD
reset_n => phase[57][0].ALOAD
reset_n => phase[57][1].ALOAD
reset_n => phase[57][2].ALOAD
reset_n => phase[57][3].ALOAD
reset_n => phase[57][4].ALOAD
reset_n => phase[57][5].ALOAD
reset_n => phase[57][6].ALOAD
reset_n => phase[57][7].ALOAD
reset_n => phase[57][8].ALOAD
reset_n => phase[57][9].ALOAD
reset_n => phase[57][10].ALOAD
reset_n => phase[57][11].ALOAD
reset_n => phase[57][12].ALOAD
reset_n => phase[57][13].ALOAD
reset_n => phase[57][14].ALOAD
reset_n => phase[57][15].ALOAD
reset_n => phase[58][0].ALOAD
reset_n => phase[58][1].ALOAD
reset_n => phase[58][2].ALOAD
reset_n => phase[58][3].ALOAD
reset_n => phase[58][4].ALOAD
reset_n => phase[58][5].ALOAD
reset_n => phase[58][6].ALOAD
reset_n => phase[58][7].ALOAD
reset_n => phase[58][8].ALOAD
reset_n => phase[58][9].ALOAD
reset_n => phase[58][10].ALOAD
reset_n => phase[58][11].ALOAD
reset_n => phase[58][12].ALOAD
reset_n => phase[58][13].ALOAD
reset_n => phase[58][14].ALOAD
reset_n => phase[58][15].ALOAD
reset_n => phase[59][0].ALOAD
reset_n => phase[59][1].ALOAD
reset_n => phase[59][2].ALOAD
reset_n => phase[59][3].ALOAD
reset_n => phase[59][4].ALOAD
reset_n => phase[59][5].ALOAD
reset_n => phase[59][6].ALOAD
reset_n => phase[59][7].ALOAD
reset_n => phase[59][8].ALOAD
reset_n => phase[59][9].ALOAD
reset_n => phase[59][10].ALOAD
reset_n => phase[59][11].ALOAD
reset_n => phase[59][12].ALOAD
reset_n => phase[59][13].ALOAD
reset_n => phase[59][14].ALOAD
reset_n => phase[59][15].ALOAD
reset_n => phase[60][0].ALOAD
reset_n => phase[60][1].ALOAD
reset_n => phase[60][2].ALOAD
reset_n => phase[60][3].ALOAD
reset_n => phase[60][4].ALOAD
reset_n => phase[60][5].ALOAD
reset_n => phase[60][6].ALOAD
reset_n => phase[60][7].ALOAD
reset_n => phase[60][8].ALOAD
reset_n => phase[60][9].ALOAD
reset_n => phase[60][10].ALOAD
reset_n => phase[60][11].ALOAD
reset_n => phase[60][12].ALOAD
reset_n => phase[60][13].ALOAD
reset_n => phase[60][14].ALOAD
reset_n => phase[60][15].ALOAD
reset_n => sync[0].ACLR
reset_n => sync[1].ACLR
reset_n => sync[2].ACLR
reset_n => ctr[0].ACLR
reset_n => ctr[1].ACLR
reset_n => ctr[2].ACLR
reset_n => ctr[3].ACLR
reset_n => ctr[4].ACLR
reset_n => ctr[5].ACLR
reset_n => ctr[6].ACLR
reset_n => ctr[7].ACLR
reset_n => ctr[8].ACLR
reset_n => ctr[9].ACLR
reset_n => ctr[10].ACLR
reset_n => ctr[11].ACLR
reset_n => ctr[12].ACLR
reset_n => ctr[13].ACLR
reset_n => ctr[14].ACLR
reset_n => ctr[15].ACLR
AVS_Address[0] => Mux0.IN260
AVS_Address[0] => Mux1.IN260
AVS_Address[0] => Mux2.IN260
AVS_Address[0] => Mux3.IN260
AVS_Address[0] => Mux4.IN260
AVS_Address[0] => Mux5.IN260
AVS_Address[0] => Mux6.IN260
AVS_Address[0] => Mux7.IN260
AVS_Address[0] => Mux8.IN260
AVS_Address[0] => Mux9.IN260
AVS_Address[0] => Mux10.IN260
AVS_Address[0] => Mux11.IN260
AVS_Address[0] => Mux12.IN260
AVS_Address[0] => Mux13.IN260
AVS_Address[0] => Mux14.IN260
AVS_Address[0] => Mux15.IN259
AVS_Address[0] => Mux16.IN8
AVS_Address[0] => Mux17.IN7
AVS_Address[0] => Mux18.IN7
AVS_Address[0] => Mux19.IN7
AVS_Address[0] => Mux20.IN7
AVS_Address[0] => Mux21.IN7
AVS_Address[0] => Mux22.IN7
AVS_Address[0] => Mux23.IN7
AVS_Address[0] => Mux24.IN7
AVS_Address[0] => Mux25.IN7
AVS_Address[0] => Mux26.IN7
AVS_Address[0] => Mux27.IN7
AVS_Address[0] => Mux28.IN7
AVS_Address[0] => Mux29.IN7
AVS_Address[0] => Mux30.IN7
AVS_Address[0] => Mux31.IN7
AVS_Address[0] => Mux32.IN7
AVS_Address[0] => Mux33.IN7
AVS_Address[0] => Mux34.IN7
AVS_Address[0] => Mux35.IN7
AVS_Address[0] => Mux36.IN7
AVS_Address[0] => Mux37.IN7
AVS_Address[0] => Mux38.IN7
AVS_Address[0] => Mux39.IN7
AVS_Address[0] => Mux40.IN7
AVS_Address[0] => Mux41.IN7
AVS_Address[0] => Mux42.IN7
AVS_Address[0] => Mux43.IN7
AVS_Address[0] => Mux44.IN7
AVS_Address[0] => Mux45.IN7
AVS_Address[0] => Mux46.IN7
AVS_Address[0] => Mux47.IN7
AVS_Address[0] => Mux48.IN7
AVS_Address[0] => Mux49.IN7
AVS_Address[0] => Mux50.IN7
AVS_Address[0] => Mux51.IN7
AVS_Address[0] => Mux52.IN7
AVS_Address[0] => Mux53.IN7
AVS_Address[0] => Mux54.IN7
AVS_Address[0] => Mux55.IN7
AVS_Address[0] => Mux56.IN7
AVS_Address[0] => Mux57.IN7
AVS_Address[0] => Mux58.IN7
AVS_Address[0] => Mux59.IN7
AVS_Address[0] => Mux60.IN7
AVS_Address[0] => Mux61.IN7
AVS_Address[0] => Mux62.IN7
AVS_Address[0] => Mux63.IN7
AVS_Address[0] => Mux64.IN7
AVS_Address[0] => Equal0.IN6
AVS_Address[0] => Equal1.IN7
AVS_Address[0] => Equal2.IN5
AVS_Address[0] => Equal3.IN7
AVS_Address[0] => Equal4.IN5
AVS_Address[0] => Equal5.IN7
AVS_Address[0] => Equal6.IN4
AVS_Address[0] => Equal7.IN7
AVS_Address[0] => Equal8.IN5
AVS_Address[0] => Equal9.IN7
AVS_Address[0] => Equal10.IN4
AVS_Address[0] => Equal11.IN7
AVS_Address[0] => Equal12.IN4
AVS_Address[0] => Equal13.IN7
AVS_Address[0] => Equal14.IN3
AVS_Address[0] => Equal15.IN7
AVS_Address[0] => Equal16.IN6
AVS_Address[0] => Equal17.IN7
AVS_Address[0] => Equal18.IN5
AVS_Address[0] => Equal19.IN7
AVS_Address[0] => Equal20.IN5
AVS_Address[0] => Equal21.IN7
AVS_Address[0] => Equal22.IN4
AVS_Address[0] => Equal23.IN7
AVS_Address[0] => Equal24.IN5
AVS_Address[0] => Equal25.IN7
AVS_Address[0] => Equal26.IN4
AVS_Address[0] => Equal27.IN7
AVS_Address[0] => Equal28.IN4
AVS_Address[0] => Equal29.IN7
AVS_Address[0] => Equal30.IN3
AVS_Address[0] => Equal31.IN7
AVS_Address[0] => Equal32.IN5
AVS_Address[0] => Equal33.IN7
AVS_Address[0] => Equal34.IN4
AVS_Address[0] => Equal35.IN7
AVS_Address[0] => Equal36.IN4
AVS_Address[0] => Equal37.IN7
AVS_Address[0] => Equal38.IN3
AVS_Address[0] => Equal39.IN7
AVS_Address[0] => Equal40.IN4
AVS_Address[0] => Equal41.IN7
AVS_Address[0] => Equal42.IN3
AVS_Address[0] => Equal43.IN7
AVS_Address[0] => Equal44.IN3
AVS_Address[0] => Equal45.IN7
AVS_Address[0] => Equal46.IN2
AVS_Address[0] => Equal47.IN7
AVS_Address[0] => Equal48.IN6
AVS_Address[0] => Equal49.IN7
AVS_Address[0] => Equal50.IN5
AVS_Address[0] => Equal51.IN7
AVS_Address[0] => Equal52.IN5
AVS_Address[0] => Equal53.IN7
AVS_Address[0] => Equal54.IN4
AVS_Address[0] => Equal55.IN7
AVS_Address[0] => Equal56.IN5
AVS_Address[0] => Equal57.IN7
AVS_Address[0] => Equal58.IN4
AVS_Address[0] => Equal59.IN7
AVS_Address[0] => Equal60.IN4
AVS_Address[0] => Equal61.IN5
AVS_Address[0] => Equal62.IN7
AVS_Address[0] => Equal63.IN4
AVS_Address[0] => Equal64.IN7
AVS_Address[0] => Equal65.IN4
AVS_Address[0] => Equal66.IN7
AVS_Address[0] => Equal67.IN3
AVS_Address[0] => Equal68.IN7
AVS_Address[0] => Equal69.IN5
AVS_Address[0] => Equal70.IN7
AVS_Address[0] => Equal71.IN4
AVS_Address[0] => Equal72.IN7
AVS_Address[0] => Equal73.IN4
AVS_Address[0] => Equal74.IN7
AVS_Address[0] => Equal75.IN3
AVS_Address[0] => Equal76.IN7
AVS_Address[0] => Equal77.IN4
AVS_Address[0] => Equal78.IN7
AVS_Address[0] => Equal79.IN3
AVS_Address[0] => Equal80.IN7
AVS_Address[0] => Equal81.IN3
AVS_Address[0] => Equal82.IN7
AVS_Address[0] => Equal83.IN2
AVS_Address[0] => Equal84.IN7
AVS_Address[0] => Equal85.IN5
AVS_Address[0] => Equal86.IN7
AVS_Address[0] => Equal87.IN4
AVS_Address[0] => Equal88.IN7
AVS_Address[0] => Equal89.IN4
AVS_Address[0] => Equal90.IN7
AVS_Address[0] => Equal91.IN3
AVS_Address[0] => Equal92.IN7
AVS_Address[0] => Equal93.IN4
AVS_Address[0] => Equal94.IN7
AVS_Address[0] => Equal95.IN3
AVS_Address[0] => Equal96.IN7
AVS_Address[0] => Equal97.IN3
AVS_Address[0] => Equal98.IN7
AVS_Address[0] => Equal99.IN2
AVS_Address[0] => Equal100.IN7
AVS_Address[0] => Equal101.IN4
AVS_Address[0] => Equal102.IN7
AVS_Address[0] => Equal103.IN3
AVS_Address[0] => Equal104.IN7
AVS_Address[0] => Equal105.IN3
AVS_Address[0] => Equal106.IN7
AVS_Address[0] => Equal107.IN2
AVS_Address[0] => Equal108.IN7
AVS_Address[0] => Equal109.IN3
AVS_Address[0] => Equal110.IN7
AVS_Address[0] => Equal111.IN2
AVS_Address[0] => Equal112.IN7
AVS_Address[0] => Equal113.IN2
AVS_Address[0] => Equal114.IN7
AVS_Address[0] => Equal115.IN1
AVS_Address[0] => Equal116.IN7
AVS_Address[0] => Equal117.IN5
AVS_Address[0] => Equal118.IN7
AVS_Address[0] => Equal119.IN4
AVS_Address[0] => Equal120.IN7
AVS_Address[0] => Equal121.IN4
AVS_Address[1] => Mux0.IN259
AVS_Address[1] => Mux1.IN259
AVS_Address[1] => Mux2.IN259
AVS_Address[1] => Mux3.IN259
AVS_Address[1] => Mux4.IN259
AVS_Address[1] => Mux5.IN259
AVS_Address[1] => Mux6.IN259
AVS_Address[1] => Mux7.IN259
AVS_Address[1] => Mux8.IN259
AVS_Address[1] => Mux9.IN259
AVS_Address[1] => Mux10.IN259
AVS_Address[1] => Mux11.IN259
AVS_Address[1] => Mux12.IN259
AVS_Address[1] => Mux13.IN259
AVS_Address[1] => Mux14.IN259
AVS_Address[1] => Mux15.IN258
AVS_Address[1] => Mux16.IN7
AVS_Address[1] => Mux17.IN6
AVS_Address[1] => Mux18.IN6
AVS_Address[1] => Mux19.IN6
AVS_Address[1] => Mux20.IN6
AVS_Address[1] => Mux21.IN6
AVS_Address[1] => Mux22.IN6
AVS_Address[1] => Mux23.IN6
AVS_Address[1] => Mux24.IN6
AVS_Address[1] => Mux25.IN6
AVS_Address[1] => Mux26.IN6
AVS_Address[1] => Mux27.IN6
AVS_Address[1] => Mux28.IN6
AVS_Address[1] => Mux29.IN6
AVS_Address[1] => Mux30.IN6
AVS_Address[1] => Mux31.IN6
AVS_Address[1] => Mux32.IN6
AVS_Address[1] => Mux33.IN6
AVS_Address[1] => Mux34.IN6
AVS_Address[1] => Mux35.IN6
AVS_Address[1] => Mux36.IN6
AVS_Address[1] => Mux37.IN6
AVS_Address[1] => Mux38.IN6
AVS_Address[1] => Mux39.IN6
AVS_Address[1] => Mux40.IN6
AVS_Address[1] => Mux41.IN6
AVS_Address[1] => Mux42.IN6
AVS_Address[1] => Mux43.IN6
AVS_Address[1] => Mux44.IN6
AVS_Address[1] => Mux45.IN6
AVS_Address[1] => Mux46.IN6
AVS_Address[1] => Mux47.IN6
AVS_Address[1] => Mux48.IN6
AVS_Address[1] => Mux49.IN6
AVS_Address[1] => Mux50.IN6
AVS_Address[1] => Mux51.IN6
AVS_Address[1] => Mux52.IN6
AVS_Address[1] => Mux53.IN6
AVS_Address[1] => Mux54.IN6
AVS_Address[1] => Mux55.IN6
AVS_Address[1] => Mux56.IN6
AVS_Address[1] => Mux57.IN6
AVS_Address[1] => Mux58.IN6
AVS_Address[1] => Mux59.IN6
AVS_Address[1] => Mux60.IN6
AVS_Address[1] => Mux61.IN6
AVS_Address[1] => Mux62.IN6
AVS_Address[1] => Mux63.IN6
AVS_Address[1] => Mux64.IN6
AVS_Address[1] => Equal0.IN5
AVS_Address[1] => Equal1.IN5
AVS_Address[1] => Equal2.IN7
AVS_Address[1] => Equal3.IN6
AVS_Address[1] => Equal4.IN4
AVS_Address[1] => Equal5.IN4
AVS_Address[1] => Equal6.IN7
AVS_Address[1] => Equal7.IN6
AVS_Address[1] => Equal8.IN4
AVS_Address[1] => Equal9.IN4
AVS_Address[1] => Equal10.IN7
AVS_Address[1] => Equal11.IN6
AVS_Address[1] => Equal12.IN3
AVS_Address[1] => Equal13.IN3
AVS_Address[1] => Equal14.IN7
AVS_Address[1] => Equal15.IN6
AVS_Address[1] => Equal16.IN5
AVS_Address[1] => Equal17.IN5
AVS_Address[1] => Equal18.IN7
AVS_Address[1] => Equal19.IN6
AVS_Address[1] => Equal20.IN4
AVS_Address[1] => Equal21.IN4
AVS_Address[1] => Equal22.IN7
AVS_Address[1] => Equal23.IN6
AVS_Address[1] => Equal24.IN4
AVS_Address[1] => Equal25.IN4
AVS_Address[1] => Equal26.IN7
AVS_Address[1] => Equal27.IN6
AVS_Address[1] => Equal28.IN3
AVS_Address[1] => Equal29.IN3
AVS_Address[1] => Equal30.IN7
AVS_Address[1] => Equal31.IN6
AVS_Address[1] => Equal32.IN4
AVS_Address[1] => Equal33.IN4
AVS_Address[1] => Equal34.IN7
AVS_Address[1] => Equal35.IN6
AVS_Address[1] => Equal36.IN3
AVS_Address[1] => Equal37.IN3
AVS_Address[1] => Equal38.IN7
AVS_Address[1] => Equal39.IN6
AVS_Address[1] => Equal40.IN3
AVS_Address[1] => Equal41.IN3
AVS_Address[1] => Equal42.IN7
AVS_Address[1] => Equal43.IN6
AVS_Address[1] => Equal44.IN2
AVS_Address[1] => Equal45.IN2
AVS_Address[1] => Equal46.IN7
AVS_Address[1] => Equal47.IN6
AVS_Address[1] => Equal48.IN5
AVS_Address[1] => Equal49.IN5
AVS_Address[1] => Equal50.IN7
AVS_Address[1] => Equal51.IN6
AVS_Address[1] => Equal52.IN4
AVS_Address[1] => Equal53.IN4
AVS_Address[1] => Equal54.IN7
AVS_Address[1] => Equal55.IN6
AVS_Address[1] => Equal56.IN4
AVS_Address[1] => Equal57.IN4
AVS_Address[1] => Equal58.IN7
AVS_Address[1] => Equal59.IN6
AVS_Address[1] => Equal60.IN3
AVS_Address[1] => Equal61.IN4
AVS_Address[1] => Equal62.IN4
AVS_Address[1] => Equal63.IN7
AVS_Address[1] => Equal64.IN6
AVS_Address[1] => Equal65.IN3
AVS_Address[1] => Equal66.IN3
AVS_Address[1] => Equal67.IN7
AVS_Address[1] => Equal68.IN6
AVS_Address[1] => Equal69.IN4
AVS_Address[1] => Equal70.IN4
AVS_Address[1] => Equal71.IN7
AVS_Address[1] => Equal72.IN6
AVS_Address[1] => Equal73.IN3
AVS_Address[1] => Equal74.IN3
AVS_Address[1] => Equal75.IN7
AVS_Address[1] => Equal76.IN6
AVS_Address[1] => Equal77.IN3
AVS_Address[1] => Equal78.IN3
AVS_Address[1] => Equal79.IN7
AVS_Address[1] => Equal80.IN6
AVS_Address[1] => Equal81.IN2
AVS_Address[1] => Equal82.IN2
AVS_Address[1] => Equal83.IN7
AVS_Address[1] => Equal84.IN6
AVS_Address[1] => Equal85.IN4
AVS_Address[1] => Equal86.IN4
AVS_Address[1] => Equal87.IN7
AVS_Address[1] => Equal88.IN6
AVS_Address[1] => Equal89.IN3
AVS_Address[1] => Equal90.IN3
AVS_Address[1] => Equal91.IN7
AVS_Address[1] => Equal92.IN6
AVS_Address[1] => Equal93.IN3
AVS_Address[1] => Equal94.IN3
AVS_Address[1] => Equal95.IN7
AVS_Address[1] => Equal96.IN6
AVS_Address[1] => Equal97.IN2
AVS_Address[1] => Equal98.IN2
AVS_Address[1] => Equal99.IN7
AVS_Address[1] => Equal100.IN6
AVS_Address[1] => Equal101.IN3
AVS_Address[1] => Equal102.IN3
AVS_Address[1] => Equal103.IN7
AVS_Address[1] => Equal104.IN6
AVS_Address[1] => Equal105.IN2
AVS_Address[1] => Equal106.IN2
AVS_Address[1] => Equal107.IN7
AVS_Address[1] => Equal108.IN6
AVS_Address[1] => Equal109.IN2
AVS_Address[1] => Equal110.IN2
AVS_Address[1] => Equal111.IN7
AVS_Address[1] => Equal112.IN6
AVS_Address[1] => Equal113.IN1
AVS_Address[1] => Equal114.IN1
AVS_Address[1] => Equal115.IN7
AVS_Address[1] => Equal116.IN6
AVS_Address[1] => Equal117.IN4
AVS_Address[1] => Equal118.IN4
AVS_Address[1] => Equal119.IN7
AVS_Address[1] => Equal120.IN6
AVS_Address[1] => Equal121.IN3
AVS_Address[2] => Mux0.IN258
AVS_Address[2] => Mux1.IN258
AVS_Address[2] => Mux2.IN258
AVS_Address[2] => Mux3.IN258
AVS_Address[2] => Mux4.IN258
AVS_Address[2] => Mux5.IN258
AVS_Address[2] => Mux6.IN258
AVS_Address[2] => Mux7.IN258
AVS_Address[2] => Mux8.IN258
AVS_Address[2] => Mux9.IN258
AVS_Address[2] => Mux10.IN258
AVS_Address[2] => Mux11.IN258
AVS_Address[2] => Mux12.IN258
AVS_Address[2] => Mux13.IN258
AVS_Address[2] => Mux14.IN258
AVS_Address[2] => Mux15.IN257
AVS_Address[2] => Mux16.IN6
AVS_Address[2] => Mux17.IN5
AVS_Address[2] => Mux18.IN5
AVS_Address[2] => Mux19.IN5
AVS_Address[2] => Mux20.IN5
AVS_Address[2] => Mux21.IN5
AVS_Address[2] => Mux22.IN5
AVS_Address[2] => Mux23.IN5
AVS_Address[2] => Mux24.IN5
AVS_Address[2] => Mux25.IN5
AVS_Address[2] => Mux26.IN5
AVS_Address[2] => Mux27.IN5
AVS_Address[2] => Mux28.IN5
AVS_Address[2] => Mux29.IN5
AVS_Address[2] => Mux30.IN5
AVS_Address[2] => Mux31.IN5
AVS_Address[2] => Mux32.IN5
AVS_Address[2] => Mux33.IN5
AVS_Address[2] => Mux34.IN5
AVS_Address[2] => Mux35.IN5
AVS_Address[2] => Mux36.IN5
AVS_Address[2] => Mux37.IN5
AVS_Address[2] => Mux38.IN5
AVS_Address[2] => Mux39.IN5
AVS_Address[2] => Mux40.IN5
AVS_Address[2] => Mux41.IN5
AVS_Address[2] => Mux42.IN5
AVS_Address[2] => Mux43.IN5
AVS_Address[2] => Mux44.IN5
AVS_Address[2] => Mux45.IN5
AVS_Address[2] => Mux46.IN5
AVS_Address[2] => Mux47.IN5
AVS_Address[2] => Mux48.IN5
AVS_Address[2] => Mux49.IN5
AVS_Address[2] => Mux50.IN5
AVS_Address[2] => Mux51.IN5
AVS_Address[2] => Mux52.IN5
AVS_Address[2] => Mux53.IN5
AVS_Address[2] => Mux54.IN5
AVS_Address[2] => Mux55.IN5
AVS_Address[2] => Mux56.IN5
AVS_Address[2] => Mux57.IN5
AVS_Address[2] => Mux58.IN5
AVS_Address[2] => Mux59.IN5
AVS_Address[2] => Mux60.IN5
AVS_Address[2] => Mux61.IN5
AVS_Address[2] => Mux62.IN5
AVS_Address[2] => Mux63.IN5
AVS_Address[2] => Mux64.IN5
AVS_Address[2] => Mux65.IN68
AVS_Address[2] => Mux66.IN68
AVS_Address[2] => Mux67.IN68
AVS_Address[2] => Mux68.IN68
AVS_Address[2] => Mux69.IN68
AVS_Address[2] => Mux70.IN68
AVS_Address[2] => Mux71.IN68
AVS_Address[2] => Mux72.IN68
AVS_Address[2] => Mux73.IN68
AVS_Address[2] => Mux74.IN68
AVS_Address[2] => Mux75.IN68
AVS_Address[2] => Mux76.IN68
AVS_Address[2] => Mux77.IN68
AVS_Address[2] => Mux78.IN68
AVS_Address[2] => Mux79.IN68
AVS_Address[2] => Mux80.IN68
AVS_Address[2] => Mux81.IN68
AVS_Address[2] => Mux82.IN68
AVS_Address[2] => Mux83.IN68
AVS_Address[2] => Mux84.IN68
AVS_Address[2] => Mux85.IN68
AVS_Address[2] => Mux86.IN68
AVS_Address[2] => Mux87.IN68
AVS_Address[2] => Mux88.IN68
AVS_Address[2] => Mux89.IN68
AVS_Address[2] => Mux90.IN68
AVS_Address[2] => Mux91.IN68
AVS_Address[2] => Mux92.IN68
AVS_Address[2] => Mux93.IN68
AVS_Address[2] => Mux94.IN68
AVS_Address[2] => Mux95.IN68
AVS_Address[2] => Mux96.IN68
AVS_Address[2] => Mux97.IN68
AVS_Address[2] => Mux98.IN68
AVS_Address[2] => Mux99.IN68
AVS_Address[2] => Mux100.IN68
AVS_Address[2] => Mux101.IN68
AVS_Address[2] => Mux102.IN68
AVS_Address[2] => Mux103.IN68
AVS_Address[2] => Mux104.IN68
AVS_Address[2] => Mux105.IN68
AVS_Address[2] => Mux106.IN68
AVS_Address[2] => Mux107.IN68
AVS_Address[2] => Mux108.IN68
AVS_Address[2] => Mux109.IN68
AVS_Address[2] => Mux110.IN68
AVS_Address[2] => Mux111.IN68
AVS_Address[2] => Mux112.IN68
AVS_Address[2] => Mux113.IN68
AVS_Address[2] => Mux114.IN68
AVS_Address[2] => Mux115.IN68
AVS_Address[2] => Mux116.IN68
AVS_Address[2] => Mux117.IN68
AVS_Address[2] => Mux118.IN68
AVS_Address[2] => Mux119.IN68
AVS_Address[2] => Mux120.IN68
AVS_Address[2] => Mux121.IN68
AVS_Address[2] => Mux122.IN68
AVS_Address[2] => Mux123.IN68
AVS_Address[2] => Mux124.IN68
AVS_Address[2] => Mux125.IN68
AVS_Address[2] => Mux126.IN68
AVS_Address[2] => Mux127.IN68
AVS_Address[2] => Mux128.IN68
AVS_Address[2] => Mux129.IN68
AVS_Address[2] => Mux130.IN68
AVS_Address[2] => Mux131.IN68
AVS_Address[2] => Mux132.IN68
AVS_Address[2] => Mux133.IN68
AVS_Address[2] => Mux134.IN68
AVS_Address[2] => Mux135.IN68
AVS_Address[2] => Mux136.IN68
AVS_Address[2] => Mux137.IN68
AVS_Address[2] => Mux138.IN68
AVS_Address[2] => Mux139.IN68
AVS_Address[2] => Mux140.IN68
AVS_Address[2] => Mux141.IN68
AVS_Address[2] => Mux142.IN68
AVS_Address[2] => Mux143.IN68
AVS_Address[2] => Mux144.IN68
AVS_Address[2] => Mux145.IN68
AVS_Address[2] => Mux146.IN68
AVS_Address[2] => Mux147.IN68
AVS_Address[2] => Mux148.IN68
AVS_Address[2] => Mux149.IN68
AVS_Address[2] => Mux150.IN68
AVS_Address[2] => Mux151.IN68
AVS_Address[2] => Mux152.IN68
AVS_Address[2] => Mux153.IN68
AVS_Address[2] => Mux154.IN68
AVS_Address[2] => Mux155.IN68
AVS_Address[2] => Mux156.IN68
AVS_Address[2] => Mux157.IN68
AVS_Address[2] => Mux158.IN68
AVS_Address[2] => Mux159.IN68
AVS_Address[2] => Mux160.IN68
AVS_Address[2] => Mux161.IN68
AVS_Address[2] => Mux162.IN68
AVS_Address[2] => Mux163.IN68
AVS_Address[2] => Mux164.IN68
AVS_Address[2] => Mux165.IN68
AVS_Address[2] => Mux166.IN68
AVS_Address[2] => Mux167.IN68
AVS_Address[2] => Mux168.IN68
AVS_Address[2] => Mux169.IN68
AVS_Address[2] => Mux170.IN68
AVS_Address[2] => Mux171.IN68
AVS_Address[2] => Mux172.IN68
AVS_Address[2] => Mux173.IN68
AVS_Address[2] => Mux174.IN68
AVS_Address[2] => Mux175.IN68
AVS_Address[2] => Mux176.IN68
AVS_Address[2] => Mux177.IN68
AVS_Address[2] => Mux178.IN68
AVS_Address[2] => Mux179.IN68
AVS_Address[2] => Mux180.IN68
AVS_Address[2] => Mux181.IN68
AVS_Address[2] => Mux182.IN68
AVS_Address[2] => Mux183.IN68
AVS_Address[2] => Mux184.IN68
AVS_Address[2] => Mux185.IN68
AVS_Address[2] => Mux186.IN68
AVS_Address[2] => Mux187.IN68
AVS_Address[2] => Mux188.IN68
AVS_Address[2] => Mux189.IN68
AVS_Address[2] => Mux190.IN68
AVS_Address[2] => Mux191.IN68
AVS_Address[2] => Mux192.IN68
AVS_Address[2] => Mux193.IN68
AVS_Address[2] => Mux194.IN68
AVS_Address[2] => Mux195.IN68
AVS_Address[2] => Mux196.IN68
AVS_Address[2] => Mux197.IN68
AVS_Address[2] => Mux198.IN68
AVS_Address[2] => Mux199.IN68
AVS_Address[2] => Mux200.IN68
AVS_Address[2] => Mux201.IN68
AVS_Address[2] => Mux202.IN68
AVS_Address[2] => Mux203.IN68
AVS_Address[2] => Mux204.IN68
AVS_Address[2] => Mux205.IN68
AVS_Address[2] => Mux206.IN68
AVS_Address[2] => Mux207.IN68
AVS_Address[2] => Mux208.IN68
AVS_Address[2] => Mux209.IN68
AVS_Address[2] => Mux210.IN68
AVS_Address[2] => Mux211.IN68
AVS_Address[2] => Mux212.IN68
AVS_Address[2] => Mux213.IN68
AVS_Address[2] => Mux214.IN68
AVS_Address[2] => Mux215.IN68
AVS_Address[2] => Mux216.IN68
AVS_Address[2] => Mux217.IN68
AVS_Address[2] => Mux218.IN68
AVS_Address[2] => Mux219.IN68
AVS_Address[2] => Mux220.IN68
AVS_Address[2] => Mux221.IN68
AVS_Address[2] => Mux222.IN68
AVS_Address[2] => Mux223.IN68
AVS_Address[2] => Mux224.IN68
AVS_Address[2] => Mux225.IN68
AVS_Address[2] => Mux226.IN68
AVS_Address[2] => Mux227.IN68
AVS_Address[2] => Mux228.IN68
AVS_Address[2] => Mux229.IN68
AVS_Address[2] => Mux230.IN68
AVS_Address[2] => Mux231.IN68
AVS_Address[2] => Mux232.IN68
AVS_Address[2] => Mux233.IN68
AVS_Address[2] => Mux234.IN68
AVS_Address[2] => Mux235.IN68
AVS_Address[2] => Mux236.IN68
AVS_Address[2] => Mux237.IN68
AVS_Address[2] => Mux238.IN68
AVS_Address[2] => Mux239.IN68
AVS_Address[2] => Mux240.IN68
AVS_Address[2] => Mux241.IN68
AVS_Address[2] => Mux242.IN68
AVS_Address[2] => Mux243.IN68
AVS_Address[2] => Mux244.IN68
AVS_Address[2] => Mux245.IN68
AVS_Address[2] => Mux246.IN68
AVS_Address[2] => Mux247.IN68
AVS_Address[2] => Mux248.IN68
AVS_Address[2] => Mux249.IN68
AVS_Address[2] => Mux250.IN68
AVS_Address[2] => Mux251.IN68
AVS_Address[2] => Mux252.IN68
AVS_Address[2] => Mux253.IN68
AVS_Address[2] => Mux254.IN68
AVS_Address[2] => Mux255.IN68
AVS_Address[2] => Mux256.IN68
AVS_Address[2] => Mux257.IN68
AVS_Address[2] => Mux258.IN68
AVS_Address[2] => Mux259.IN68
AVS_Address[2] => Mux260.IN68
AVS_Address[2] => Mux261.IN68
AVS_Address[2] => Mux262.IN68
AVS_Address[2] => Mux263.IN68
AVS_Address[2] => Mux264.IN68
AVS_Address[2] => Mux265.IN68
AVS_Address[2] => Mux266.IN68
AVS_Address[2] => Mux267.IN68
AVS_Address[2] => Mux268.IN68
AVS_Address[2] => Mux269.IN68
AVS_Address[2] => Mux270.IN68
AVS_Address[2] => Mux271.IN68
AVS_Address[2] => Mux272.IN68
AVS_Address[2] => Mux273.IN68
AVS_Address[2] => Mux274.IN68
AVS_Address[2] => Mux275.IN68
AVS_Address[2] => Mux276.IN68
AVS_Address[2] => Mux277.IN68
AVS_Address[2] => Mux278.IN68
AVS_Address[2] => Mux279.IN68
AVS_Address[2] => Mux280.IN68
AVS_Address[2] => Mux281.IN68
AVS_Address[2] => Mux282.IN68
AVS_Address[2] => Mux283.IN68
AVS_Address[2] => Mux284.IN68
AVS_Address[2] => Mux285.IN68
AVS_Address[2] => Mux286.IN68
AVS_Address[2] => Mux287.IN68
AVS_Address[2] => Mux288.IN68
AVS_Address[2] => Mux289.IN68
AVS_Address[2] => Mux290.IN68
AVS_Address[2] => Mux291.IN68
AVS_Address[2] => Mux292.IN68
AVS_Address[2] => Mux293.IN68
AVS_Address[2] => Mux294.IN68
AVS_Address[2] => Mux295.IN68
AVS_Address[2] => Mux296.IN68
AVS_Address[2] => Mux297.IN68
AVS_Address[2] => Mux298.IN68
AVS_Address[2] => Mux299.IN68
AVS_Address[2] => Mux300.IN68
AVS_Address[2] => Mux301.IN68
AVS_Address[2] => Mux302.IN68
AVS_Address[2] => Mux303.IN68
AVS_Address[2] => Mux304.IN68
AVS_Address[2] => Mux305.IN68
AVS_Address[2] => Mux306.IN68
AVS_Address[2] => Mux307.IN68
AVS_Address[2] => Mux308.IN68
AVS_Address[2] => Mux309.IN68
AVS_Address[2] => Mux310.IN68
AVS_Address[2] => Mux311.IN68
AVS_Address[2] => Mux312.IN68
AVS_Address[2] => Mux313.IN68
AVS_Address[2] => Mux314.IN68
AVS_Address[2] => Mux315.IN68
AVS_Address[2] => Mux316.IN68
AVS_Address[2] => Mux317.IN68
AVS_Address[2] => Mux318.IN68
AVS_Address[2] => Mux319.IN68
AVS_Address[2] => Mux320.IN68
AVS_Address[2] => Mux321.IN68
AVS_Address[2] => Mux322.IN68
AVS_Address[2] => Mux323.IN68
AVS_Address[2] => Mux324.IN68
AVS_Address[2] => Mux325.IN68
AVS_Address[2] => Mux326.IN68
AVS_Address[2] => Mux327.IN68
AVS_Address[2] => Mux328.IN68
AVS_Address[2] => Mux329.IN68
AVS_Address[2] => Mux330.IN68
AVS_Address[2] => Mux331.IN68
AVS_Address[2] => Mux332.IN68
AVS_Address[2] => Mux333.IN68
AVS_Address[2] => Mux334.IN68
AVS_Address[2] => Mux335.IN68
AVS_Address[2] => Mux336.IN68
AVS_Address[2] => Mux337.IN68
AVS_Address[2] => Mux338.IN68
AVS_Address[2] => Mux339.IN68
AVS_Address[2] => Mux340.IN68
AVS_Address[2] => Mux341.IN68
AVS_Address[2] => Mux342.IN68
AVS_Address[2] => Mux343.IN68
AVS_Address[2] => Mux344.IN68
AVS_Address[2] => Mux345.IN68
AVS_Address[2] => Mux346.IN68
AVS_Address[2] => Mux347.IN68
AVS_Address[2] => Mux348.IN68
AVS_Address[2] => Mux349.IN68
AVS_Address[2] => Mux350.IN68
AVS_Address[2] => Mux351.IN68
AVS_Address[2] => Mux352.IN68
AVS_Address[2] => Mux353.IN68
AVS_Address[2] => Mux354.IN68
AVS_Address[2] => Mux355.IN68
AVS_Address[2] => Mux356.IN68
AVS_Address[2] => Mux357.IN68
AVS_Address[2] => Mux358.IN68
AVS_Address[2] => Mux359.IN68
AVS_Address[2] => Mux360.IN68
AVS_Address[2] => Mux361.IN68
AVS_Address[2] => Mux362.IN68
AVS_Address[2] => Mux363.IN68
AVS_Address[2] => Mux364.IN68
AVS_Address[2] => Mux365.IN68
AVS_Address[2] => Mux366.IN68
AVS_Address[2] => Mux367.IN68
AVS_Address[2] => Mux368.IN68
AVS_Address[2] => Mux369.IN68
AVS_Address[2] => Mux370.IN68
AVS_Address[2] => Mux371.IN68
AVS_Address[2] => Mux372.IN68
AVS_Address[2] => Mux373.IN68
AVS_Address[2] => Mux374.IN68
AVS_Address[2] => Mux375.IN68
AVS_Address[2] => Mux376.IN68
AVS_Address[2] => Mux377.IN68
AVS_Address[2] => Mux378.IN68
AVS_Address[2] => Mux379.IN68
AVS_Address[2] => Mux380.IN68
AVS_Address[2] => Mux381.IN68
AVS_Address[2] => Mux382.IN68
AVS_Address[2] => Mux383.IN68
AVS_Address[2] => Mux384.IN68
AVS_Address[2] => Mux385.IN68
AVS_Address[2] => Mux386.IN68
AVS_Address[2] => Mux387.IN68
AVS_Address[2] => Mux388.IN68
AVS_Address[2] => Mux389.IN68
AVS_Address[2] => Mux390.IN68
AVS_Address[2] => Mux391.IN68
AVS_Address[2] => Mux392.IN68
AVS_Address[2] => Mux393.IN68
AVS_Address[2] => Mux394.IN68
AVS_Address[2] => Mux395.IN68
AVS_Address[2] => Mux396.IN68
AVS_Address[2] => Mux397.IN68
AVS_Address[2] => Mux398.IN68
AVS_Address[2] => Mux399.IN68
AVS_Address[2] => Mux400.IN68
AVS_Address[2] => Mux401.IN68
AVS_Address[2] => Mux402.IN68
AVS_Address[2] => Mux403.IN68
AVS_Address[2] => Mux404.IN68
AVS_Address[2] => Mux405.IN68
AVS_Address[2] => Mux406.IN68
AVS_Address[2] => Mux407.IN68
AVS_Address[2] => Mux408.IN68
AVS_Address[2] => Mux409.IN68
AVS_Address[2] => Mux410.IN68
AVS_Address[2] => Mux411.IN68
AVS_Address[2] => Mux412.IN68
AVS_Address[2] => Mux413.IN68
AVS_Address[2] => Mux414.IN68
AVS_Address[2] => Mux415.IN68
AVS_Address[2] => Mux416.IN68
AVS_Address[2] => Mux417.IN68
AVS_Address[2] => Mux418.IN68
AVS_Address[2] => Mux419.IN68
AVS_Address[2] => Mux420.IN68
AVS_Address[2] => Mux421.IN68
AVS_Address[2] => Mux422.IN68
AVS_Address[2] => Mux423.IN68
AVS_Address[2] => Mux424.IN68
AVS_Address[2] => Mux425.IN68
AVS_Address[2] => Mux426.IN68
AVS_Address[2] => Mux427.IN68
AVS_Address[2] => Mux428.IN68
AVS_Address[2] => Mux429.IN68
AVS_Address[2] => Mux430.IN68
AVS_Address[2] => Mux431.IN68
AVS_Address[2] => Mux432.IN68
AVS_Address[2] => Mux433.IN68
AVS_Address[2] => Mux434.IN68
AVS_Address[2] => Mux435.IN68
AVS_Address[2] => Mux436.IN68
AVS_Address[2] => Mux437.IN68
AVS_Address[2] => Mux438.IN68
AVS_Address[2] => Mux439.IN68
AVS_Address[2] => Mux440.IN68
AVS_Address[2] => Mux441.IN68
AVS_Address[2] => Mux442.IN68
AVS_Address[2] => Mux443.IN68
AVS_Address[2] => Mux444.IN68
AVS_Address[2] => Mux445.IN68
AVS_Address[2] => Mux446.IN68
AVS_Address[2] => Mux447.IN68
AVS_Address[2] => Mux448.IN68
AVS_Address[2] => Mux449.IN68
AVS_Address[2] => Mux450.IN68
AVS_Address[2] => Mux451.IN68
AVS_Address[2] => Mux452.IN68
AVS_Address[2] => Mux453.IN68
AVS_Address[2] => Mux454.IN68
AVS_Address[2] => Mux455.IN68
AVS_Address[2] => Mux456.IN68
AVS_Address[2] => Mux457.IN68
AVS_Address[2] => Mux458.IN68
AVS_Address[2] => Mux459.IN68
AVS_Address[2] => Mux460.IN68
AVS_Address[2] => Mux461.IN68
AVS_Address[2] => Mux462.IN68
AVS_Address[2] => Mux463.IN68
AVS_Address[2] => Mux464.IN68
AVS_Address[2] => Mux465.IN68
AVS_Address[2] => Mux466.IN68
AVS_Address[2] => Mux467.IN68
AVS_Address[2] => Mux468.IN68
AVS_Address[2] => Mux469.IN68
AVS_Address[2] => Mux470.IN68
AVS_Address[2] => Mux471.IN68
AVS_Address[2] => Mux472.IN68
AVS_Address[2] => Mux473.IN68
AVS_Address[2] => Mux474.IN68
AVS_Address[2] => Mux475.IN68
AVS_Address[2] => Mux476.IN68
AVS_Address[2] => Mux477.IN68
AVS_Address[2] => Mux478.IN68
AVS_Address[2] => Mux479.IN68
AVS_Address[2] => Mux480.IN68
AVS_Address[2] => Mux481.IN68
AVS_Address[2] => Mux482.IN68
AVS_Address[2] => Mux483.IN68
AVS_Address[2] => Mux484.IN68
AVS_Address[2] => Mux485.IN68
AVS_Address[2] => Mux486.IN68
AVS_Address[2] => Mux487.IN68
AVS_Address[2] => Mux488.IN68
AVS_Address[2] => Mux489.IN68
AVS_Address[2] => Mux490.IN68
AVS_Address[2] => Mux491.IN68
AVS_Address[2] => Mux492.IN68
AVS_Address[2] => Mux493.IN68
AVS_Address[2] => Mux494.IN68
AVS_Address[2] => Mux495.IN68
AVS_Address[2] => Mux496.IN68
AVS_Address[2] => Mux497.IN68
AVS_Address[2] => Mux498.IN68
AVS_Address[2] => Mux499.IN68
AVS_Address[2] => Mux500.IN68
AVS_Address[2] => Mux501.IN68
AVS_Address[2] => Mux502.IN68
AVS_Address[2] => Mux503.IN68
AVS_Address[2] => Mux504.IN68
AVS_Address[2] => Mux505.IN68
AVS_Address[2] => Mux506.IN68
AVS_Address[2] => Mux507.IN68
AVS_Address[2] => Mux508.IN68
AVS_Address[2] => Mux509.IN68
AVS_Address[2] => Mux510.IN68
AVS_Address[2] => Mux511.IN68
AVS_Address[2] => Mux512.IN68
AVS_Address[2] => Mux513.IN68
AVS_Address[2] => Mux514.IN68
AVS_Address[2] => Mux515.IN68
AVS_Address[2] => Mux516.IN68
AVS_Address[2] => Mux517.IN68
AVS_Address[2] => Mux518.IN68
AVS_Address[2] => Mux519.IN68
AVS_Address[2] => Mux520.IN68
AVS_Address[2] => Mux521.IN68
AVS_Address[2] => Mux522.IN68
AVS_Address[2] => Mux523.IN68
AVS_Address[2] => Mux524.IN68
AVS_Address[2] => Mux525.IN68
AVS_Address[2] => Mux526.IN68
AVS_Address[2] => Mux527.IN68
AVS_Address[2] => Mux528.IN68
AVS_Address[2] => Mux529.IN68
AVS_Address[2] => Mux530.IN68
AVS_Address[2] => Mux531.IN68
AVS_Address[2] => Mux532.IN68
AVS_Address[2] => Mux533.IN68
AVS_Address[2] => Mux534.IN68
AVS_Address[2] => Mux535.IN68
AVS_Address[2] => Mux536.IN68
AVS_Address[2] => Mux537.IN68
AVS_Address[2] => Mux538.IN68
AVS_Address[2] => Mux539.IN68
AVS_Address[2] => Mux540.IN68
AVS_Address[2] => Mux541.IN68
AVS_Address[2] => Mux542.IN68
AVS_Address[2] => Mux543.IN68
AVS_Address[2] => Mux544.IN68
AVS_Address[2] => Mux545.IN68
AVS_Address[2] => Mux546.IN68
AVS_Address[2] => Mux547.IN68
AVS_Address[2] => Mux548.IN68
AVS_Address[2] => Mux549.IN68
AVS_Address[2] => Mux550.IN68
AVS_Address[2] => Mux551.IN68
AVS_Address[2] => Mux552.IN68
AVS_Address[2] => Mux553.IN68
AVS_Address[2] => Mux554.IN68
AVS_Address[2] => Mux555.IN68
AVS_Address[2] => Mux556.IN68
AVS_Address[2] => Mux557.IN68
AVS_Address[2] => Mux558.IN68
AVS_Address[2] => Mux559.IN68
AVS_Address[2] => Mux560.IN68
AVS_Address[2] => Mux561.IN68
AVS_Address[2] => Mux562.IN68
AVS_Address[2] => Mux563.IN68
AVS_Address[2] => Mux564.IN68
AVS_Address[2] => Mux565.IN68
AVS_Address[2] => Mux566.IN68
AVS_Address[2] => Mux567.IN68
AVS_Address[2] => Mux568.IN68
AVS_Address[2] => Mux569.IN68
AVS_Address[2] => Mux570.IN68
AVS_Address[2] => Mux571.IN68
AVS_Address[2] => Mux572.IN68
AVS_Address[2] => Mux573.IN68
AVS_Address[2] => Mux574.IN68
AVS_Address[2] => Mux575.IN68
AVS_Address[2] => Mux576.IN68
AVS_Address[2] => Mux577.IN68
AVS_Address[2] => Mux578.IN68
AVS_Address[2] => Mux579.IN68
AVS_Address[2] => Mux580.IN68
AVS_Address[2] => Mux581.IN68
AVS_Address[2] => Mux582.IN68
AVS_Address[2] => Mux583.IN68
AVS_Address[2] => Mux584.IN68
AVS_Address[2] => Mux585.IN68
AVS_Address[2] => Mux586.IN68
AVS_Address[2] => Mux587.IN68
AVS_Address[2] => Mux588.IN68
AVS_Address[2] => Mux589.IN68
AVS_Address[2] => Mux590.IN68
AVS_Address[2] => Mux591.IN68
AVS_Address[2] => Mux592.IN68
AVS_Address[2] => Mux593.IN68
AVS_Address[2] => Mux594.IN68
AVS_Address[2] => Mux595.IN68
AVS_Address[2] => Mux596.IN68
AVS_Address[2] => Mux597.IN68
AVS_Address[2] => Mux598.IN68
AVS_Address[2] => Mux599.IN68
AVS_Address[2] => Mux600.IN68
AVS_Address[2] => Mux601.IN68
AVS_Address[2] => Mux602.IN68
AVS_Address[2] => Mux603.IN68
AVS_Address[2] => Mux604.IN68
AVS_Address[2] => Mux605.IN68
AVS_Address[2] => Mux606.IN68
AVS_Address[2] => Mux607.IN68
AVS_Address[2] => Mux608.IN68
AVS_Address[2] => Mux609.IN68
AVS_Address[2] => Mux610.IN68
AVS_Address[2] => Mux611.IN68
AVS_Address[2] => Mux612.IN68
AVS_Address[2] => Mux613.IN68
AVS_Address[2] => Mux614.IN68
AVS_Address[2] => Mux615.IN68
AVS_Address[2] => Mux616.IN68
AVS_Address[2] => Mux617.IN68
AVS_Address[2] => Mux618.IN68
AVS_Address[2] => Mux619.IN68
AVS_Address[2] => Mux620.IN68
AVS_Address[2] => Mux621.IN68
AVS_Address[2] => Mux622.IN68
AVS_Address[2] => Mux623.IN68
AVS_Address[2] => Mux624.IN68
AVS_Address[2] => Mux625.IN68
AVS_Address[2] => Mux626.IN68
AVS_Address[2] => Mux627.IN68
AVS_Address[2] => Mux628.IN68
AVS_Address[2] => Mux629.IN68
AVS_Address[2] => Mux630.IN68
AVS_Address[2] => Mux631.IN68
AVS_Address[2] => Mux632.IN68
AVS_Address[2] => Mux633.IN68
AVS_Address[2] => Mux634.IN68
AVS_Address[2] => Mux635.IN68
AVS_Address[2] => Mux636.IN68
AVS_Address[2] => Mux637.IN68
AVS_Address[2] => Mux638.IN68
AVS_Address[2] => Mux639.IN68
AVS_Address[2] => Mux640.IN68
AVS_Address[2] => Mux641.IN68
AVS_Address[2] => Mux642.IN68
AVS_Address[2] => Mux643.IN68
AVS_Address[2] => Mux644.IN68
AVS_Address[2] => Mux645.IN68
AVS_Address[2] => Mux646.IN68
AVS_Address[2] => Mux647.IN68
AVS_Address[2] => Mux648.IN68
AVS_Address[2] => Mux649.IN68
AVS_Address[2] => Mux650.IN68
AVS_Address[2] => Mux651.IN68
AVS_Address[2] => Mux652.IN68
AVS_Address[2] => Mux653.IN68
AVS_Address[2] => Mux654.IN68
AVS_Address[2] => Mux655.IN68
AVS_Address[2] => Mux656.IN68
AVS_Address[2] => Mux657.IN68
AVS_Address[2] => Mux658.IN68
AVS_Address[2] => Mux659.IN68
AVS_Address[2] => Mux660.IN68
AVS_Address[2] => Mux661.IN68
AVS_Address[2] => Mux662.IN68
AVS_Address[2] => Mux663.IN68
AVS_Address[2] => Mux664.IN68
AVS_Address[2] => Mux665.IN68
AVS_Address[2] => Mux666.IN68
AVS_Address[2] => Mux667.IN68
AVS_Address[2] => Mux668.IN68
AVS_Address[2] => Mux669.IN68
AVS_Address[2] => Mux670.IN68
AVS_Address[2] => Mux671.IN68
AVS_Address[2] => Mux672.IN68
AVS_Address[2] => Mux673.IN68
AVS_Address[2] => Mux674.IN68
AVS_Address[2] => Mux675.IN68
AVS_Address[2] => Mux676.IN68
AVS_Address[2] => Mux677.IN68
AVS_Address[2] => Mux678.IN68
AVS_Address[2] => Mux679.IN68
AVS_Address[2] => Mux680.IN68
AVS_Address[2] => Mux681.IN68
AVS_Address[2] => Mux682.IN68
AVS_Address[2] => Mux683.IN68
AVS_Address[2] => Mux684.IN68
AVS_Address[2] => Mux685.IN68
AVS_Address[2] => Mux686.IN68
AVS_Address[2] => Mux687.IN68
AVS_Address[2] => Mux688.IN68
AVS_Address[2] => Mux689.IN68
AVS_Address[2] => Mux690.IN68
AVS_Address[2] => Mux691.IN68
AVS_Address[2] => Mux692.IN68
AVS_Address[2] => Mux693.IN68
AVS_Address[2] => Mux694.IN68
AVS_Address[2] => Mux695.IN68
AVS_Address[2] => Mux696.IN68
AVS_Address[2] => Mux697.IN68
AVS_Address[2] => Mux698.IN68
AVS_Address[2] => Mux699.IN68
AVS_Address[2] => Mux700.IN68
AVS_Address[2] => Mux701.IN68
AVS_Address[2] => Mux702.IN68
AVS_Address[2] => Mux703.IN68
AVS_Address[2] => Mux704.IN68
AVS_Address[2] => Mux705.IN68
AVS_Address[2] => Mux706.IN68
AVS_Address[2] => Mux707.IN68
AVS_Address[2] => Mux708.IN68
AVS_Address[2] => Mux709.IN68
AVS_Address[2] => Mux710.IN68
AVS_Address[2] => Mux711.IN68
AVS_Address[2] => Mux712.IN68
AVS_Address[2] => Mux713.IN68
AVS_Address[2] => Mux714.IN68
AVS_Address[2] => Mux715.IN68
AVS_Address[2] => Mux716.IN68
AVS_Address[2] => Mux717.IN68
AVS_Address[2] => Mux718.IN68
AVS_Address[2] => Mux719.IN68
AVS_Address[2] => Mux720.IN68
AVS_Address[2] => Mux721.IN68
AVS_Address[2] => Mux722.IN68
AVS_Address[2] => Mux723.IN68
AVS_Address[2] => Mux724.IN68
AVS_Address[2] => Mux725.IN68
AVS_Address[2] => Mux726.IN68
AVS_Address[2] => Mux727.IN68
AVS_Address[2] => Mux728.IN68
AVS_Address[2] => Mux729.IN68
AVS_Address[2] => Mux730.IN68
AVS_Address[2] => Mux731.IN68
AVS_Address[2] => Mux732.IN68
AVS_Address[2] => Mux733.IN68
AVS_Address[2] => Mux734.IN68
AVS_Address[2] => Mux735.IN68
AVS_Address[2] => Mux736.IN68
AVS_Address[2] => Mux737.IN68
AVS_Address[2] => Mux738.IN68
AVS_Address[2] => Mux739.IN68
AVS_Address[2] => Mux740.IN68
AVS_Address[2] => Mux741.IN68
AVS_Address[2] => Mux742.IN68
AVS_Address[2] => Mux743.IN68
AVS_Address[2] => Mux744.IN68
AVS_Address[2] => Mux745.IN68
AVS_Address[2] => Mux746.IN68
AVS_Address[2] => Mux747.IN68
AVS_Address[2] => Mux748.IN68
AVS_Address[2] => Mux749.IN68
AVS_Address[2] => Mux750.IN68
AVS_Address[2] => Mux751.IN68
AVS_Address[2] => Mux752.IN68
AVS_Address[2] => Mux753.IN68
AVS_Address[2] => Mux754.IN68
AVS_Address[2] => Mux755.IN68
AVS_Address[2] => Mux756.IN68
AVS_Address[2] => Mux757.IN68
AVS_Address[2] => Mux758.IN68
AVS_Address[2] => Mux759.IN68
AVS_Address[2] => Mux760.IN68
AVS_Address[2] => Mux761.IN68
AVS_Address[2] => Mux762.IN68
AVS_Address[2] => Mux763.IN68
AVS_Address[2] => Mux764.IN68
AVS_Address[2] => Mux765.IN68
AVS_Address[2] => Mux766.IN68
AVS_Address[2] => Mux767.IN68
AVS_Address[2] => Mux768.IN68
AVS_Address[2] => Mux769.IN68
AVS_Address[2] => Mux770.IN68
AVS_Address[2] => Mux771.IN68
AVS_Address[2] => Mux772.IN68
AVS_Address[2] => Mux773.IN68
AVS_Address[2] => Mux774.IN68
AVS_Address[2] => Mux775.IN68
AVS_Address[2] => Mux776.IN68
AVS_Address[2] => Mux777.IN68
AVS_Address[2] => Mux778.IN68
AVS_Address[2] => Mux779.IN68
AVS_Address[2] => Mux780.IN68
AVS_Address[2] => Mux781.IN68
AVS_Address[2] => Mux782.IN68
AVS_Address[2] => Mux783.IN68
AVS_Address[2] => Mux784.IN68
AVS_Address[2] => Mux785.IN68
AVS_Address[2] => Mux786.IN68
AVS_Address[2] => Mux787.IN68
AVS_Address[2] => Mux788.IN68
AVS_Address[2] => Mux789.IN68
AVS_Address[2] => Mux790.IN68
AVS_Address[2] => Mux791.IN68
AVS_Address[2] => Mux792.IN68
AVS_Address[2] => Mux793.IN68
AVS_Address[2] => Mux794.IN68
AVS_Address[2] => Mux795.IN68
AVS_Address[2] => Mux796.IN68
AVS_Address[2] => Mux797.IN68
AVS_Address[2] => Mux798.IN68
AVS_Address[2] => Mux799.IN68
AVS_Address[2] => Mux800.IN68
AVS_Address[2] => Mux801.IN68
AVS_Address[2] => Mux802.IN68
AVS_Address[2] => Mux803.IN68
AVS_Address[2] => Mux804.IN68
AVS_Address[2] => Mux805.IN68
AVS_Address[2] => Mux806.IN68
AVS_Address[2] => Mux807.IN68
AVS_Address[2] => Mux808.IN68
AVS_Address[2] => Mux809.IN68
AVS_Address[2] => Mux810.IN68
AVS_Address[2] => Mux811.IN68
AVS_Address[2] => Mux812.IN68
AVS_Address[2] => Mux813.IN68
AVS_Address[2] => Mux814.IN68
AVS_Address[2] => Mux815.IN68
AVS_Address[2] => Mux816.IN68
AVS_Address[2] => Mux817.IN68
AVS_Address[2] => Mux818.IN68
AVS_Address[2] => Mux819.IN68
AVS_Address[2] => Mux820.IN68
AVS_Address[2] => Mux821.IN68
AVS_Address[2] => Mux822.IN68
AVS_Address[2] => Mux823.IN68
AVS_Address[2] => Mux824.IN68
AVS_Address[2] => Mux825.IN68
AVS_Address[2] => Mux826.IN68
AVS_Address[2] => Mux827.IN68
AVS_Address[2] => Mux828.IN68
AVS_Address[2] => Mux829.IN68
AVS_Address[2] => Mux830.IN68
AVS_Address[2] => Mux831.IN68
AVS_Address[2] => Mux832.IN68
AVS_Address[2] => Mux833.IN68
AVS_Address[2] => Mux834.IN68
AVS_Address[2] => Mux835.IN68
AVS_Address[2] => Mux836.IN68
AVS_Address[2] => Mux837.IN68
AVS_Address[2] => Mux838.IN68
AVS_Address[2] => Mux839.IN68
AVS_Address[2] => Mux840.IN68
AVS_Address[2] => Mux841.IN68
AVS_Address[2] => Mux842.IN68
AVS_Address[2] => Mux843.IN68
AVS_Address[2] => Mux844.IN68
AVS_Address[2] => Mux845.IN68
AVS_Address[2] => Mux846.IN68
AVS_Address[2] => Mux847.IN68
AVS_Address[2] => Mux848.IN68
AVS_Address[2] => Mux849.IN68
AVS_Address[2] => Mux850.IN68
AVS_Address[2] => Mux851.IN68
AVS_Address[2] => Mux852.IN68
AVS_Address[2] => Mux853.IN68
AVS_Address[2] => Mux854.IN68
AVS_Address[2] => Mux855.IN68
AVS_Address[2] => Mux856.IN68
AVS_Address[2] => Mux857.IN68
AVS_Address[2] => Mux858.IN68
AVS_Address[2] => Mux859.IN68
AVS_Address[2] => Mux860.IN68
AVS_Address[2] => Mux861.IN68
AVS_Address[2] => Mux862.IN68
AVS_Address[2] => Mux863.IN68
AVS_Address[2] => Mux864.IN68
AVS_Address[2] => Mux865.IN68
AVS_Address[2] => Mux866.IN68
AVS_Address[2] => Mux867.IN68
AVS_Address[2] => Mux868.IN68
AVS_Address[2] => Mux869.IN68
AVS_Address[2] => Mux870.IN68
AVS_Address[2] => Mux871.IN68
AVS_Address[2] => Mux872.IN68
AVS_Address[2] => Mux873.IN68
AVS_Address[2] => Mux874.IN68
AVS_Address[2] => Mux875.IN68
AVS_Address[2] => Mux876.IN68
AVS_Address[2] => Mux877.IN68
AVS_Address[2] => Mux878.IN68
AVS_Address[2] => Mux879.IN68
AVS_Address[2] => Mux880.IN68
AVS_Address[2] => Mux881.IN68
AVS_Address[2] => Mux882.IN68
AVS_Address[2] => Mux883.IN68
AVS_Address[2] => Mux884.IN68
AVS_Address[2] => Mux885.IN68
AVS_Address[2] => Mux886.IN68
AVS_Address[2] => Mux887.IN68
AVS_Address[2] => Mux888.IN68
AVS_Address[2] => Mux889.IN68
AVS_Address[2] => Mux890.IN68
AVS_Address[2] => Mux891.IN68
AVS_Address[2] => Mux892.IN68
AVS_Address[2] => Mux893.IN68
AVS_Address[2] => Mux894.IN68
AVS_Address[2] => Mux895.IN68
AVS_Address[2] => Mux896.IN68
AVS_Address[2] => Mux897.IN68
AVS_Address[2] => Mux898.IN68
AVS_Address[2] => Mux899.IN68
AVS_Address[2] => Mux900.IN68
AVS_Address[2] => Mux901.IN68
AVS_Address[2] => Mux902.IN68
AVS_Address[2] => Mux903.IN68
AVS_Address[2] => Mux904.IN68
AVS_Address[2] => Mux905.IN68
AVS_Address[2] => Mux906.IN68
AVS_Address[2] => Mux907.IN68
AVS_Address[2] => Mux908.IN68
AVS_Address[2] => Mux909.IN68
AVS_Address[2] => Mux910.IN68
AVS_Address[2] => Mux911.IN68
AVS_Address[2] => Mux912.IN68
AVS_Address[2] => Mux913.IN68
AVS_Address[2] => Mux914.IN68
AVS_Address[2] => Mux915.IN68
AVS_Address[2] => Mux916.IN68
AVS_Address[2] => Mux917.IN68
AVS_Address[2] => Mux918.IN68
AVS_Address[2] => Mux919.IN68
AVS_Address[2] => Mux920.IN68
AVS_Address[2] => Mux921.IN68
AVS_Address[2] => Mux922.IN68
AVS_Address[2] => Mux923.IN68
AVS_Address[2] => Mux924.IN68
AVS_Address[2] => Mux925.IN68
AVS_Address[2] => Mux926.IN68
AVS_Address[2] => Mux927.IN68
AVS_Address[2] => Mux928.IN68
AVS_Address[2] => Mux929.IN68
AVS_Address[2] => Mux930.IN68
AVS_Address[2] => Mux931.IN68
AVS_Address[2] => Mux932.IN68
AVS_Address[2] => Mux933.IN68
AVS_Address[2] => Mux934.IN68
AVS_Address[2] => Mux935.IN68
AVS_Address[2] => Mux936.IN68
AVS_Address[2] => Mux937.IN68
AVS_Address[2] => Mux938.IN68
AVS_Address[2] => Mux939.IN68
AVS_Address[2] => Mux940.IN68
AVS_Address[2] => Mux941.IN68
AVS_Address[2] => Mux942.IN68
AVS_Address[2] => Mux943.IN68
AVS_Address[2] => Mux944.IN68
AVS_Address[2] => Mux945.IN68
AVS_Address[2] => Mux946.IN68
AVS_Address[2] => Mux947.IN68
AVS_Address[2] => Mux948.IN68
AVS_Address[2] => Mux949.IN68
AVS_Address[2] => Mux950.IN68
AVS_Address[2] => Mux951.IN68
AVS_Address[2] => Mux952.IN68
AVS_Address[2] => Mux953.IN68
AVS_Address[2] => Mux954.IN68
AVS_Address[2] => Mux955.IN68
AVS_Address[2] => Mux956.IN68
AVS_Address[2] => Mux957.IN68
AVS_Address[2] => Mux958.IN68
AVS_Address[2] => Mux959.IN68
AVS_Address[2] => Mux960.IN68
AVS_Address[2] => Mux961.IN68
AVS_Address[2] => Mux962.IN68
AVS_Address[2] => Mux963.IN68
AVS_Address[2] => Mux964.IN68
AVS_Address[2] => Mux965.IN68
AVS_Address[2] => Mux966.IN68
AVS_Address[2] => Mux967.IN68
AVS_Address[2] => Mux968.IN68
AVS_Address[2] => Mux969.IN68
AVS_Address[2] => Mux970.IN68
AVS_Address[2] => Mux971.IN68
AVS_Address[2] => Mux972.IN68
AVS_Address[2] => Mux973.IN68
AVS_Address[2] => Mux974.IN68
AVS_Address[2] => Mux975.IN68
AVS_Address[2] => Mux976.IN68
AVS_Address[2] => Mux977.IN68
AVS_Address[2] => Mux978.IN68
AVS_Address[2] => Mux979.IN68
AVS_Address[2] => Mux980.IN68
AVS_Address[2] => Mux981.IN68
AVS_Address[2] => Mux982.IN68
AVS_Address[2] => Mux983.IN68
AVS_Address[2] => Mux984.IN68
AVS_Address[2] => Mux985.IN68
AVS_Address[2] => Mux986.IN68
AVS_Address[2] => Mux987.IN68
AVS_Address[2] => Mux988.IN68
AVS_Address[2] => Mux989.IN68
AVS_Address[2] => Mux990.IN68
AVS_Address[2] => Mux991.IN68
AVS_Address[2] => Mux992.IN68
AVS_Address[2] => Mux993.IN68
AVS_Address[2] => Mux994.IN68
AVS_Address[2] => Mux995.IN68
AVS_Address[2] => Mux996.IN68
AVS_Address[2] => Mux997.IN68
AVS_Address[2] => Mux998.IN68
AVS_Address[2] => Mux999.IN68
AVS_Address[2] => Mux1000.IN68
AVS_Address[2] => Mux1001.IN68
AVS_Address[2] => Mux1002.IN68
AVS_Address[2] => Mux1003.IN68
AVS_Address[2] => Mux1004.IN68
AVS_Address[2] => Mux1005.IN68
AVS_Address[2] => Mux1006.IN68
AVS_Address[2] => Mux1007.IN68
AVS_Address[2] => Mux1008.IN68
AVS_Address[2] => Mux1009.IN68
AVS_Address[2] => Mux1010.IN68
AVS_Address[2] => Mux1011.IN68
AVS_Address[2] => Mux1012.IN68
AVS_Address[2] => Mux1013.IN68
AVS_Address[2] => Mux1014.IN68
AVS_Address[2] => Mux1015.IN68
AVS_Address[2] => Mux1016.IN68
AVS_Address[2] => Mux1017.IN68
AVS_Address[2] => Mux1018.IN68
AVS_Address[2] => Mux1019.IN68
AVS_Address[2] => Mux1020.IN68
AVS_Address[2] => Mux1021.IN68
AVS_Address[2] => Mux1022.IN68
AVS_Address[2] => Mux1023.IN68
AVS_Address[2] => Mux1024.IN68
AVS_Address[2] => Mux1025.IN68
AVS_Address[2] => Mux1026.IN68
AVS_Address[2] => Mux1027.IN68
AVS_Address[2] => Mux1028.IN68
AVS_Address[2] => Mux1029.IN68
AVS_Address[2] => Mux1030.IN68
AVS_Address[2] => Mux1031.IN68
AVS_Address[2] => Mux1032.IN68
AVS_Address[2] => Mux1033.IN68
AVS_Address[2] => Mux1034.IN68
AVS_Address[2] => Mux1035.IN68
AVS_Address[2] => Mux1036.IN68
AVS_Address[2] => Mux1037.IN68
AVS_Address[2] => Mux1038.IN68
AVS_Address[2] => Mux1039.IN68
AVS_Address[2] => Mux1040.IN68
AVS_Address[2] => Mux1041.IN69
AVS_Address[2] => Mux1042.IN68
AVS_Address[2] => Mux1043.IN68
AVS_Address[2] => Mux1044.IN68
AVS_Address[2] => Mux1045.IN68
AVS_Address[2] => Mux1046.IN68
AVS_Address[2] => Mux1047.IN68
AVS_Address[2] => Mux1048.IN68
AVS_Address[2] => Mux1049.IN68
AVS_Address[2] => Mux1050.IN68
AVS_Address[2] => Mux1051.IN68
AVS_Address[2] => Mux1052.IN68
AVS_Address[2] => Mux1053.IN68
AVS_Address[2] => Mux1054.IN68
AVS_Address[2] => Mux1055.IN68
AVS_Address[2] => Mux1056.IN68
AVS_Address[2] => Mux1057.IN68
AVS_Address[2] => Mux1058.IN68
AVS_Address[2] => Mux1059.IN68
AVS_Address[2] => Mux1060.IN68
AVS_Address[2] => Mux1061.IN68
AVS_Address[2] => Mux1062.IN68
AVS_Address[2] => Mux1063.IN68
AVS_Address[2] => Mux1064.IN68
AVS_Address[2] => Mux1065.IN68
AVS_Address[2] => Mux1066.IN68
AVS_Address[2] => Mux1067.IN68
AVS_Address[2] => Mux1068.IN68
AVS_Address[2] => Mux1069.IN68
AVS_Address[2] => Mux1070.IN68
AVS_Address[2] => Mux1071.IN68
AVS_Address[2] => Mux1072.IN68
AVS_Address[2] => Mux1073.IN68
AVS_Address[2] => Mux1074.IN68
AVS_Address[2] => Mux1075.IN68
AVS_Address[2] => Mux1076.IN68
AVS_Address[2] => Mux1077.IN68
AVS_Address[2] => Mux1078.IN68
AVS_Address[2] => Mux1079.IN68
AVS_Address[2] => Mux1080.IN68
AVS_Address[2] => Mux1081.IN68
AVS_Address[2] => Mux1082.IN68
AVS_Address[2] => Mux1083.IN68
AVS_Address[2] => Mux1084.IN68
AVS_Address[2] => Mux1085.IN68
AVS_Address[2] => Mux1086.IN68
AVS_Address[2] => Mux1087.IN68
AVS_Address[2] => Mux1088.IN68
AVS_Address[2] => Mux1089.IN68
AVS_Address[2] => Mux1090.IN68
AVS_Address[2] => Mux1091.IN68
AVS_Address[2] => Mux1092.IN68
AVS_Address[2] => Mux1093.IN68
AVS_Address[2] => Mux1094.IN68
AVS_Address[2] => Mux1095.IN68
AVS_Address[2] => Mux1096.IN68
AVS_Address[2] => Mux1097.IN68
AVS_Address[2] => Mux1098.IN68
AVS_Address[2] => Mux1099.IN68
AVS_Address[2] => Mux1100.IN68
AVS_Address[2] => Mux1101.IN68
AVS_Address[2] => Mux1102.IN68
AVS_Address[2] => Mux1103.IN68
AVS_Address[2] => Mux1104.IN68
AVS_Address[2] => Mux1105.IN68
AVS_Address[2] => Mux1106.IN68
AVS_Address[2] => Mux1107.IN68
AVS_Address[2] => Mux1108.IN68
AVS_Address[2] => Mux1109.IN68
AVS_Address[2] => Mux1110.IN68
AVS_Address[2] => Mux1111.IN68
AVS_Address[2] => Mux1112.IN68
AVS_Address[2] => Mux1113.IN68
AVS_Address[2] => Mux1114.IN68
AVS_Address[2] => Mux1115.IN68
AVS_Address[2] => Mux1116.IN68
AVS_Address[2] => Mux1117.IN68
AVS_Address[2] => Mux1118.IN68
AVS_Address[2] => Mux1119.IN68
AVS_Address[2] => Mux1120.IN68
AVS_Address[2] => Mux1121.IN68
AVS_Address[2] => Mux1122.IN68
AVS_Address[2] => Mux1123.IN68
AVS_Address[2] => Mux1124.IN68
AVS_Address[2] => Mux1125.IN68
AVS_Address[2] => Mux1126.IN68
AVS_Address[2] => Mux1127.IN68
AVS_Address[2] => Mux1128.IN68
AVS_Address[2] => Mux1129.IN68
AVS_Address[2] => Mux1130.IN68
AVS_Address[2] => Mux1131.IN68
AVS_Address[2] => Mux1132.IN68
AVS_Address[2] => Mux1133.IN68
AVS_Address[2] => Mux1134.IN68
AVS_Address[2] => Mux1135.IN68
AVS_Address[2] => Mux1136.IN68
AVS_Address[2] => Mux1137.IN68
AVS_Address[2] => Mux1138.IN68
AVS_Address[2] => Mux1139.IN68
AVS_Address[2] => Mux1140.IN68
AVS_Address[2] => Mux1141.IN68
AVS_Address[2] => Mux1142.IN68
AVS_Address[2] => Mux1143.IN68
AVS_Address[2] => Mux1144.IN68
AVS_Address[2] => Mux1145.IN68
AVS_Address[2] => Mux1146.IN68
AVS_Address[2] => Mux1147.IN68
AVS_Address[2] => Mux1148.IN68
AVS_Address[2] => Mux1149.IN68
AVS_Address[2] => Mux1150.IN68
AVS_Address[2] => Mux1151.IN68
AVS_Address[2] => Mux1152.IN68
AVS_Address[2] => Mux1153.IN68
AVS_Address[2] => Mux1154.IN68
AVS_Address[2] => Mux1155.IN68
AVS_Address[2] => Mux1156.IN68
AVS_Address[2] => Mux1157.IN68
AVS_Address[2] => Mux1158.IN68
AVS_Address[2] => Mux1159.IN68
AVS_Address[2] => Mux1160.IN68
AVS_Address[2] => Mux1161.IN68
AVS_Address[2] => Mux1162.IN68
AVS_Address[2] => Mux1163.IN68
AVS_Address[2] => Mux1164.IN68
AVS_Address[2] => Mux1165.IN68
AVS_Address[2] => Mux1166.IN68
AVS_Address[2] => Mux1167.IN68
AVS_Address[2] => Mux1168.IN68
AVS_Address[2] => Mux1169.IN68
AVS_Address[2] => Mux1170.IN68
AVS_Address[2] => Mux1171.IN68
AVS_Address[2] => Mux1172.IN68
AVS_Address[2] => Mux1173.IN68
AVS_Address[2] => Mux1174.IN68
AVS_Address[2] => Mux1175.IN68
AVS_Address[2] => Mux1176.IN68
AVS_Address[2] => Mux1177.IN68
AVS_Address[2] => Mux1178.IN68
AVS_Address[2] => Mux1179.IN68
AVS_Address[2] => Mux1180.IN68
AVS_Address[2] => Mux1181.IN68
AVS_Address[2] => Mux1182.IN68
AVS_Address[2] => Mux1183.IN68
AVS_Address[2] => Mux1184.IN68
AVS_Address[2] => Mux1185.IN68
AVS_Address[2] => Mux1186.IN68
AVS_Address[2] => Mux1187.IN68
AVS_Address[2] => Mux1188.IN68
AVS_Address[2] => Mux1189.IN68
AVS_Address[2] => Mux1190.IN68
AVS_Address[2] => Mux1191.IN68
AVS_Address[2] => Mux1192.IN68
AVS_Address[2] => Mux1193.IN68
AVS_Address[2] => Mux1194.IN68
AVS_Address[2] => Mux1195.IN68
AVS_Address[2] => Mux1196.IN68
AVS_Address[2] => Mux1197.IN68
AVS_Address[2] => Mux1198.IN68
AVS_Address[2] => Mux1199.IN68
AVS_Address[2] => Mux1200.IN68
AVS_Address[2] => Mux1201.IN68
AVS_Address[2] => Mux1202.IN68
AVS_Address[2] => Mux1203.IN68
AVS_Address[2] => Mux1204.IN68
AVS_Address[2] => Mux1205.IN68
AVS_Address[2] => Mux1206.IN68
AVS_Address[2] => Mux1207.IN68
AVS_Address[2] => Mux1208.IN68
AVS_Address[2] => Mux1209.IN68
AVS_Address[2] => Mux1210.IN68
AVS_Address[2] => Mux1211.IN68
AVS_Address[2] => Mux1212.IN68
AVS_Address[2] => Mux1213.IN68
AVS_Address[2] => Mux1214.IN68
AVS_Address[2] => Mux1215.IN68
AVS_Address[2] => Mux1216.IN68
AVS_Address[2] => Mux1217.IN68
AVS_Address[2] => Mux1218.IN68
AVS_Address[2] => Mux1219.IN68
AVS_Address[2] => Mux1220.IN68
AVS_Address[2] => Mux1221.IN68
AVS_Address[2] => Mux1222.IN68
AVS_Address[2] => Mux1223.IN68
AVS_Address[2] => Mux1224.IN68
AVS_Address[2] => Mux1225.IN68
AVS_Address[2] => Mux1226.IN68
AVS_Address[2] => Mux1227.IN68
AVS_Address[2] => Mux1228.IN68
AVS_Address[2] => Mux1229.IN68
AVS_Address[2] => Mux1230.IN68
AVS_Address[2] => Mux1231.IN68
AVS_Address[2] => Mux1232.IN68
AVS_Address[2] => Mux1233.IN68
AVS_Address[2] => Mux1234.IN68
AVS_Address[2] => Mux1235.IN68
AVS_Address[2] => Mux1236.IN68
AVS_Address[2] => Mux1237.IN68
AVS_Address[2] => Mux1238.IN68
AVS_Address[2] => Mux1239.IN68
AVS_Address[2] => Mux1240.IN68
AVS_Address[2] => Mux1241.IN68
AVS_Address[2] => Mux1242.IN68
AVS_Address[2] => Mux1243.IN68
AVS_Address[2] => Mux1244.IN68
AVS_Address[2] => Mux1245.IN68
AVS_Address[2] => Mux1246.IN68
AVS_Address[2] => Mux1247.IN68
AVS_Address[2] => Mux1248.IN68
AVS_Address[2] => Mux1249.IN68
AVS_Address[2] => Mux1250.IN68
AVS_Address[2] => Mux1251.IN68
AVS_Address[2] => Mux1252.IN68
AVS_Address[2] => Mux1253.IN68
AVS_Address[2] => Mux1254.IN68
AVS_Address[2] => Mux1255.IN68
AVS_Address[2] => Mux1256.IN68
AVS_Address[2] => Mux1257.IN68
AVS_Address[2] => Mux1258.IN68
AVS_Address[2] => Mux1259.IN68
AVS_Address[2] => Mux1260.IN68
AVS_Address[2] => Mux1261.IN68
AVS_Address[2] => Mux1262.IN68
AVS_Address[2] => Mux1263.IN68
AVS_Address[2] => Mux1264.IN68
AVS_Address[2] => Mux1265.IN68
AVS_Address[2] => Mux1266.IN68
AVS_Address[2] => Mux1267.IN68
AVS_Address[2] => Mux1268.IN68
AVS_Address[2] => Mux1269.IN68
AVS_Address[2] => Mux1270.IN68
AVS_Address[2] => Mux1271.IN68
AVS_Address[2] => Mux1272.IN68
AVS_Address[2] => Mux1273.IN68
AVS_Address[2] => Mux1274.IN68
AVS_Address[2] => Mux1275.IN68
AVS_Address[2] => Mux1276.IN68
AVS_Address[2] => Mux1277.IN68
AVS_Address[2] => Mux1278.IN68
AVS_Address[2] => Mux1279.IN68
AVS_Address[2] => Mux1280.IN68
AVS_Address[2] => Mux1281.IN68
AVS_Address[2] => Mux1282.IN68
AVS_Address[2] => Mux1283.IN68
AVS_Address[2] => Mux1284.IN68
AVS_Address[2] => Mux1285.IN68
AVS_Address[2] => Mux1286.IN68
AVS_Address[2] => Mux1287.IN68
AVS_Address[2] => Mux1288.IN68
AVS_Address[2] => Mux1289.IN68
AVS_Address[2] => Mux1290.IN68
AVS_Address[2] => Mux1291.IN68
AVS_Address[2] => Mux1292.IN68
AVS_Address[2] => Mux1293.IN68
AVS_Address[2] => Mux1294.IN68
AVS_Address[2] => Mux1295.IN68
AVS_Address[2] => Mux1296.IN68
AVS_Address[2] => Mux1297.IN68
AVS_Address[2] => Mux1298.IN68
AVS_Address[2] => Mux1299.IN68
AVS_Address[2] => Mux1300.IN68
AVS_Address[2] => Mux1301.IN68
AVS_Address[2] => Mux1302.IN68
AVS_Address[2] => Mux1303.IN68
AVS_Address[2] => Mux1304.IN68
AVS_Address[2] => Mux1305.IN68
AVS_Address[2] => Mux1306.IN68
AVS_Address[2] => Mux1307.IN68
AVS_Address[2] => Mux1308.IN68
AVS_Address[2] => Mux1309.IN68
AVS_Address[2] => Mux1310.IN68
AVS_Address[2] => Mux1311.IN68
AVS_Address[2] => Mux1312.IN68
AVS_Address[2] => Mux1313.IN68
AVS_Address[2] => Mux1314.IN68
AVS_Address[2] => Mux1315.IN68
AVS_Address[2] => Mux1316.IN68
AVS_Address[2] => Mux1317.IN68
AVS_Address[2] => Mux1318.IN68
AVS_Address[2] => Mux1319.IN68
AVS_Address[2] => Mux1320.IN68
AVS_Address[2] => Mux1321.IN68
AVS_Address[2] => Mux1322.IN68
AVS_Address[2] => Mux1323.IN68
AVS_Address[2] => Mux1324.IN68
AVS_Address[2] => Mux1325.IN68
AVS_Address[2] => Mux1326.IN68
AVS_Address[2] => Mux1327.IN68
AVS_Address[2] => Mux1328.IN68
AVS_Address[2] => Mux1329.IN68
AVS_Address[2] => Mux1330.IN68
AVS_Address[2] => Mux1331.IN68
AVS_Address[2] => Mux1332.IN68
AVS_Address[2] => Mux1333.IN68
AVS_Address[2] => Mux1334.IN68
AVS_Address[2] => Mux1335.IN68
AVS_Address[2] => Mux1336.IN68
AVS_Address[2] => Mux1337.IN68
AVS_Address[2] => Mux1338.IN68
AVS_Address[2] => Mux1339.IN68
AVS_Address[2] => Mux1340.IN68
AVS_Address[2] => Mux1341.IN68
AVS_Address[2] => Mux1342.IN68
AVS_Address[2] => Mux1343.IN68
AVS_Address[2] => Mux1344.IN68
AVS_Address[2] => Mux1345.IN68
AVS_Address[2] => Mux1346.IN68
AVS_Address[2] => Mux1347.IN68
AVS_Address[2] => Mux1348.IN68
AVS_Address[2] => Mux1349.IN68
AVS_Address[2] => Mux1350.IN68
AVS_Address[2] => Mux1351.IN68
AVS_Address[2] => Mux1352.IN68
AVS_Address[2] => Mux1353.IN68
AVS_Address[2] => Mux1354.IN68
AVS_Address[2] => Mux1355.IN68
AVS_Address[2] => Mux1356.IN68
AVS_Address[2] => Mux1357.IN68
AVS_Address[2] => Mux1358.IN68
AVS_Address[2] => Mux1359.IN68
AVS_Address[2] => Mux1360.IN68
AVS_Address[2] => Mux1361.IN68
AVS_Address[2] => Mux1362.IN68
AVS_Address[2] => Mux1363.IN68
AVS_Address[2] => Mux1364.IN68
AVS_Address[2] => Mux1365.IN68
AVS_Address[2] => Mux1366.IN68
AVS_Address[2] => Mux1367.IN68
AVS_Address[2] => Mux1368.IN68
AVS_Address[2] => Mux1369.IN68
AVS_Address[2] => Mux1370.IN68
AVS_Address[2] => Mux1371.IN68
AVS_Address[2] => Mux1372.IN68
AVS_Address[2] => Mux1373.IN68
AVS_Address[2] => Mux1374.IN68
AVS_Address[2] => Mux1375.IN68
AVS_Address[2] => Mux1376.IN68
AVS_Address[2] => Mux1377.IN68
AVS_Address[2] => Mux1378.IN68
AVS_Address[2] => Mux1379.IN68
AVS_Address[2] => Mux1380.IN68
AVS_Address[2] => Mux1381.IN68
AVS_Address[2] => Mux1382.IN68
AVS_Address[2] => Mux1383.IN68
AVS_Address[2] => Mux1384.IN68
AVS_Address[2] => Mux1385.IN68
AVS_Address[2] => Mux1386.IN68
AVS_Address[2] => Mux1387.IN68
AVS_Address[2] => Mux1388.IN68
AVS_Address[2] => Mux1389.IN68
AVS_Address[2] => Mux1390.IN68
AVS_Address[2] => Mux1391.IN68
AVS_Address[2] => Mux1392.IN68
AVS_Address[2] => Mux1393.IN68
AVS_Address[2] => Mux1394.IN68
AVS_Address[2] => Mux1395.IN68
AVS_Address[2] => Mux1396.IN68
AVS_Address[2] => Mux1397.IN68
AVS_Address[2] => Mux1398.IN68
AVS_Address[2] => Mux1399.IN68
AVS_Address[2] => Mux1400.IN68
AVS_Address[2] => Mux1401.IN68
AVS_Address[2] => Mux1402.IN68
AVS_Address[2] => Mux1403.IN68
AVS_Address[2] => Mux1404.IN68
AVS_Address[2] => Mux1405.IN68
AVS_Address[2] => Mux1406.IN68
AVS_Address[2] => Mux1407.IN68
AVS_Address[2] => Mux1408.IN68
AVS_Address[2] => Mux1409.IN68
AVS_Address[2] => Mux1410.IN68
AVS_Address[2] => Mux1411.IN68
AVS_Address[2] => Mux1412.IN68
AVS_Address[2] => Mux1413.IN68
AVS_Address[2] => Mux1414.IN68
AVS_Address[2] => Mux1415.IN68
AVS_Address[2] => Mux1416.IN68
AVS_Address[2] => Mux1417.IN68
AVS_Address[2] => Mux1418.IN68
AVS_Address[2] => Mux1419.IN68
AVS_Address[2] => Mux1420.IN68
AVS_Address[2] => Mux1421.IN68
AVS_Address[2] => Mux1422.IN68
AVS_Address[2] => Mux1423.IN68
AVS_Address[2] => Mux1424.IN68
AVS_Address[2] => Mux1425.IN68
AVS_Address[2] => Mux1426.IN68
AVS_Address[2] => Mux1427.IN68
AVS_Address[2] => Mux1428.IN68
AVS_Address[2] => Mux1429.IN68
AVS_Address[2] => Mux1430.IN68
AVS_Address[2] => Mux1431.IN68
AVS_Address[2] => Mux1432.IN68
AVS_Address[2] => Mux1433.IN68
AVS_Address[2] => Mux1434.IN68
AVS_Address[2] => Mux1435.IN68
AVS_Address[2] => Mux1436.IN68
AVS_Address[2] => Mux1437.IN68
AVS_Address[2] => Mux1438.IN68
AVS_Address[2] => Mux1439.IN68
AVS_Address[2] => Mux1440.IN68
AVS_Address[2] => Mux1441.IN68
AVS_Address[2] => Mux1442.IN68
AVS_Address[2] => Mux1443.IN68
AVS_Address[2] => Mux1444.IN68
AVS_Address[2] => Mux1445.IN68
AVS_Address[2] => Mux1446.IN68
AVS_Address[2] => Mux1447.IN68
AVS_Address[2] => Mux1448.IN68
AVS_Address[2] => Mux1449.IN68
AVS_Address[2] => Mux1450.IN68
AVS_Address[2] => Mux1451.IN68
AVS_Address[2] => Mux1452.IN68
AVS_Address[2] => Mux1453.IN68
AVS_Address[2] => Mux1454.IN68
AVS_Address[2] => Mux1455.IN68
AVS_Address[2] => Mux1456.IN68
AVS_Address[2] => Mux1457.IN68
AVS_Address[2] => Mux1458.IN68
AVS_Address[2] => Mux1459.IN68
AVS_Address[2] => Mux1460.IN68
AVS_Address[2] => Mux1461.IN68
AVS_Address[2] => Mux1462.IN68
AVS_Address[2] => Mux1463.IN68
AVS_Address[2] => Mux1464.IN68
AVS_Address[2] => Mux1465.IN68
AVS_Address[2] => Mux1466.IN68
AVS_Address[2] => Mux1467.IN68
AVS_Address[2] => Mux1468.IN68
AVS_Address[2] => Mux1469.IN68
AVS_Address[2] => Mux1470.IN68
AVS_Address[2] => Mux1471.IN68
AVS_Address[2] => Mux1472.IN68
AVS_Address[2] => Mux1473.IN68
AVS_Address[2] => Mux1474.IN68
AVS_Address[2] => Mux1475.IN68
AVS_Address[2] => Mux1476.IN68
AVS_Address[2] => Mux1477.IN68
AVS_Address[2] => Mux1478.IN68
AVS_Address[2] => Mux1479.IN68
AVS_Address[2] => Mux1480.IN68
AVS_Address[2] => Mux1481.IN68
AVS_Address[2] => Mux1482.IN68
AVS_Address[2] => Mux1483.IN68
AVS_Address[2] => Mux1484.IN68
AVS_Address[2] => Mux1485.IN68
AVS_Address[2] => Mux1486.IN68
AVS_Address[2] => Mux1487.IN68
AVS_Address[2] => Mux1488.IN68
AVS_Address[2] => Mux1489.IN68
AVS_Address[2] => Mux1490.IN68
AVS_Address[2] => Mux1491.IN68
AVS_Address[2] => Mux1492.IN68
AVS_Address[2] => Mux1493.IN68
AVS_Address[2] => Mux1494.IN68
AVS_Address[2] => Mux1495.IN68
AVS_Address[2] => Mux1496.IN68
AVS_Address[2] => Mux1497.IN68
AVS_Address[2] => Mux1498.IN68
AVS_Address[2] => Mux1499.IN68
AVS_Address[2] => Mux1500.IN68
AVS_Address[2] => Mux1501.IN68
AVS_Address[2] => Mux1502.IN68
AVS_Address[2] => Mux1503.IN68
AVS_Address[2] => Mux1504.IN68
AVS_Address[2] => Mux1505.IN68
AVS_Address[2] => Mux1506.IN68
AVS_Address[2] => Mux1507.IN68
AVS_Address[2] => Mux1508.IN68
AVS_Address[2] => Mux1509.IN68
AVS_Address[2] => Mux1510.IN68
AVS_Address[2] => Mux1511.IN68
AVS_Address[2] => Mux1512.IN68
AVS_Address[2] => Mux1513.IN68
AVS_Address[2] => Mux1514.IN68
AVS_Address[2] => Mux1515.IN68
AVS_Address[2] => Mux1516.IN68
AVS_Address[2] => Mux1517.IN68
AVS_Address[2] => Mux1518.IN68
AVS_Address[2] => Mux1519.IN68
AVS_Address[2] => Mux1520.IN68
AVS_Address[2] => Mux1521.IN68
AVS_Address[2] => Mux1522.IN68
AVS_Address[2] => Mux1523.IN68
AVS_Address[2] => Mux1524.IN68
AVS_Address[2] => Mux1525.IN68
AVS_Address[2] => Mux1526.IN68
AVS_Address[2] => Mux1527.IN68
AVS_Address[2] => Mux1528.IN68
AVS_Address[2] => Mux1529.IN68
AVS_Address[2] => Mux1530.IN68
AVS_Address[2] => Mux1531.IN68
AVS_Address[2] => Mux1532.IN68
AVS_Address[2] => Mux1533.IN68
AVS_Address[2] => Mux1534.IN68
AVS_Address[2] => Mux1535.IN68
AVS_Address[2] => Mux1536.IN68
AVS_Address[2] => Mux1537.IN68
AVS_Address[2] => Mux1538.IN68
AVS_Address[2] => Mux1539.IN68
AVS_Address[2] => Mux1540.IN68
AVS_Address[2] => Mux1541.IN68
AVS_Address[2] => Mux1542.IN68
AVS_Address[2] => Mux1543.IN68
AVS_Address[2] => Mux1544.IN68
AVS_Address[2] => Mux1545.IN68
AVS_Address[2] => Mux1546.IN68
AVS_Address[2] => Mux1547.IN68
AVS_Address[2] => Mux1548.IN68
AVS_Address[2] => Mux1549.IN68
AVS_Address[2] => Mux1550.IN68
AVS_Address[2] => Mux1551.IN68
AVS_Address[2] => Mux1552.IN68
AVS_Address[2] => Mux1553.IN68
AVS_Address[2] => Mux1554.IN68
AVS_Address[2] => Mux1555.IN68
AVS_Address[2] => Mux1556.IN68
AVS_Address[2] => Mux1557.IN68
AVS_Address[2] => Mux1558.IN68
AVS_Address[2] => Mux1559.IN68
AVS_Address[2] => Mux1560.IN68
AVS_Address[2] => Mux1561.IN68
AVS_Address[2] => Mux1562.IN68
AVS_Address[2] => Mux1563.IN68
AVS_Address[2] => Mux1564.IN68
AVS_Address[2] => Mux1565.IN68
AVS_Address[2] => Mux1566.IN68
AVS_Address[2] => Mux1567.IN68
AVS_Address[2] => Mux1568.IN68
AVS_Address[2] => Mux1569.IN68
AVS_Address[2] => Mux1570.IN68
AVS_Address[2] => Mux1571.IN68
AVS_Address[2] => Mux1572.IN68
AVS_Address[2] => Mux1573.IN68
AVS_Address[2] => Mux1574.IN68
AVS_Address[2] => Mux1575.IN68
AVS_Address[2] => Mux1576.IN68
AVS_Address[2] => Mux1577.IN68
AVS_Address[2] => Mux1578.IN68
AVS_Address[2] => Mux1579.IN68
AVS_Address[2] => Mux1580.IN68
AVS_Address[2] => Mux1581.IN68
AVS_Address[2] => Mux1582.IN68
AVS_Address[2] => Mux1583.IN68
AVS_Address[2] => Mux1584.IN68
AVS_Address[2] => Mux1585.IN68
AVS_Address[2] => Mux1586.IN68
AVS_Address[2] => Mux1587.IN68
AVS_Address[2] => Mux1588.IN68
AVS_Address[2] => Mux1589.IN68
AVS_Address[2] => Mux1590.IN68
AVS_Address[2] => Mux1591.IN68
AVS_Address[2] => Mux1592.IN68
AVS_Address[2] => Mux1593.IN68
AVS_Address[2] => Mux1594.IN68
AVS_Address[2] => Mux1595.IN68
AVS_Address[2] => Mux1596.IN68
AVS_Address[2] => Mux1597.IN68
AVS_Address[2] => Mux1598.IN68
AVS_Address[2] => Mux1599.IN68
AVS_Address[2] => Mux1600.IN68
AVS_Address[2] => Mux1601.IN68
AVS_Address[2] => Mux1602.IN68
AVS_Address[2] => Mux1603.IN68
AVS_Address[2] => Mux1604.IN68
AVS_Address[2] => Mux1605.IN68
AVS_Address[2] => Mux1606.IN68
AVS_Address[2] => Mux1607.IN68
AVS_Address[2] => Mux1608.IN68
AVS_Address[2] => Mux1609.IN68
AVS_Address[2] => Mux1610.IN68
AVS_Address[2] => Mux1611.IN68
AVS_Address[2] => Mux1612.IN68
AVS_Address[2] => Mux1613.IN68
AVS_Address[2] => Mux1614.IN68
AVS_Address[2] => Mux1615.IN68
AVS_Address[2] => Mux1616.IN68
AVS_Address[2] => Mux1617.IN68
AVS_Address[2] => Mux1618.IN68
AVS_Address[2] => Mux1619.IN68
AVS_Address[2] => Mux1620.IN68
AVS_Address[2] => Mux1621.IN68
AVS_Address[2] => Mux1622.IN68
AVS_Address[2] => Mux1623.IN68
AVS_Address[2] => Mux1624.IN68
AVS_Address[2] => Mux1625.IN68
AVS_Address[2] => Mux1626.IN68
AVS_Address[2] => Mux1627.IN68
AVS_Address[2] => Mux1628.IN68
AVS_Address[2] => Mux1629.IN68
AVS_Address[2] => Mux1630.IN68
AVS_Address[2] => Mux1631.IN68
AVS_Address[2] => Mux1632.IN68
AVS_Address[2] => Mux1633.IN68
AVS_Address[2] => Mux1634.IN68
AVS_Address[2] => Mux1635.IN68
AVS_Address[2] => Mux1636.IN68
AVS_Address[2] => Mux1637.IN68
AVS_Address[2] => Mux1638.IN68
AVS_Address[2] => Mux1639.IN68
AVS_Address[2] => Mux1640.IN68
AVS_Address[2] => Mux1641.IN68
AVS_Address[2] => Mux1642.IN68
AVS_Address[2] => Mux1643.IN68
AVS_Address[2] => Mux1644.IN68
AVS_Address[2] => Mux1645.IN68
AVS_Address[2] => Mux1646.IN68
AVS_Address[2] => Mux1647.IN68
AVS_Address[2] => Mux1648.IN68
AVS_Address[2] => Mux1649.IN68
AVS_Address[2] => Mux1650.IN68
AVS_Address[2] => Mux1651.IN68
AVS_Address[2] => Mux1652.IN68
AVS_Address[2] => Mux1653.IN68
AVS_Address[2] => Mux1654.IN68
AVS_Address[2] => Mux1655.IN68
AVS_Address[2] => Mux1656.IN68
AVS_Address[2] => Mux1657.IN68
AVS_Address[2] => Mux1658.IN68
AVS_Address[2] => Mux1659.IN68
AVS_Address[2] => Mux1660.IN68
AVS_Address[2] => Mux1661.IN68
AVS_Address[2] => Mux1662.IN68
AVS_Address[2] => Mux1663.IN68
AVS_Address[2] => Mux1664.IN68
AVS_Address[2] => Mux1665.IN68
AVS_Address[2] => Mux1666.IN68
AVS_Address[2] => Mux1667.IN68
AVS_Address[2] => Mux1668.IN68
AVS_Address[2] => Mux1669.IN68
AVS_Address[2] => Mux1670.IN68
AVS_Address[2] => Mux1671.IN68
AVS_Address[2] => Mux1672.IN68
AVS_Address[2] => Mux1673.IN68
AVS_Address[2] => Mux1674.IN68
AVS_Address[2] => Mux1675.IN68
AVS_Address[2] => Mux1676.IN68
AVS_Address[2] => Mux1677.IN68
AVS_Address[2] => Mux1678.IN68
AVS_Address[2] => Mux1679.IN68
AVS_Address[2] => Mux1680.IN68
AVS_Address[2] => Mux1681.IN68
AVS_Address[2] => Mux1682.IN68
AVS_Address[2] => Mux1683.IN68
AVS_Address[2] => Mux1684.IN68
AVS_Address[2] => Mux1685.IN68
AVS_Address[2] => Mux1686.IN68
AVS_Address[2] => Mux1687.IN68
AVS_Address[2] => Mux1688.IN68
AVS_Address[2] => Mux1689.IN68
AVS_Address[2] => Mux1690.IN68
AVS_Address[2] => Mux1691.IN68
AVS_Address[2] => Mux1692.IN68
AVS_Address[2] => Mux1693.IN68
AVS_Address[2] => Mux1694.IN68
AVS_Address[2] => Mux1695.IN68
AVS_Address[2] => Mux1696.IN68
AVS_Address[2] => Mux1697.IN68
AVS_Address[2] => Mux1698.IN68
AVS_Address[2] => Mux1699.IN68
AVS_Address[2] => Mux1700.IN68
AVS_Address[2] => Mux1701.IN68
AVS_Address[2] => Mux1702.IN68
AVS_Address[2] => Mux1703.IN68
AVS_Address[2] => Mux1704.IN68
AVS_Address[2] => Mux1705.IN68
AVS_Address[2] => Mux1706.IN68
AVS_Address[2] => Mux1707.IN68
AVS_Address[2] => Mux1708.IN68
AVS_Address[2] => Mux1709.IN68
AVS_Address[2] => Mux1710.IN68
AVS_Address[2] => Mux1711.IN68
AVS_Address[2] => Mux1712.IN68
AVS_Address[2] => Mux1713.IN68
AVS_Address[2] => Mux1714.IN68
AVS_Address[2] => Mux1715.IN68
AVS_Address[2] => Mux1716.IN68
AVS_Address[2] => Mux1717.IN68
AVS_Address[2] => Mux1718.IN68
AVS_Address[2] => Mux1719.IN68
AVS_Address[2] => Mux1720.IN68
AVS_Address[2] => Mux1721.IN68
AVS_Address[2] => Mux1722.IN68
AVS_Address[2] => Mux1723.IN68
AVS_Address[2] => Mux1724.IN68
AVS_Address[2] => Mux1725.IN68
AVS_Address[2] => Mux1726.IN68
AVS_Address[2] => Mux1727.IN68
AVS_Address[2] => Mux1728.IN68
AVS_Address[2] => Mux1729.IN68
AVS_Address[2] => Mux1730.IN68
AVS_Address[2] => Mux1731.IN68
AVS_Address[2] => Mux1732.IN68
AVS_Address[2] => Mux1733.IN68
AVS_Address[2] => Mux1734.IN68
AVS_Address[2] => Mux1735.IN68
AVS_Address[2] => Mux1736.IN68
AVS_Address[2] => Mux1737.IN68
AVS_Address[2] => Mux1738.IN68
AVS_Address[2] => Mux1739.IN68
AVS_Address[2] => Mux1740.IN68
AVS_Address[2] => Mux1741.IN68
AVS_Address[2] => Mux1742.IN68
AVS_Address[2] => Mux1743.IN68
AVS_Address[2] => Mux1744.IN68
AVS_Address[2] => Mux1745.IN68
AVS_Address[2] => Mux1746.IN68
AVS_Address[2] => Mux1747.IN68
AVS_Address[2] => Mux1748.IN68
AVS_Address[2] => Mux1749.IN68
AVS_Address[2] => Mux1750.IN68
AVS_Address[2] => Mux1751.IN68
AVS_Address[2] => Mux1752.IN68
AVS_Address[2] => Mux1753.IN68
AVS_Address[2] => Mux1754.IN68
AVS_Address[2] => Mux1755.IN68
AVS_Address[2] => Mux1756.IN68
AVS_Address[2] => Mux1757.IN68
AVS_Address[2] => Mux1758.IN68
AVS_Address[2] => Mux1759.IN68
AVS_Address[2] => Mux1760.IN68
AVS_Address[2] => Mux1761.IN68
AVS_Address[2] => Mux1762.IN68
AVS_Address[2] => Mux1763.IN68
AVS_Address[2] => Mux1764.IN68
AVS_Address[2] => Mux1765.IN68
AVS_Address[2] => Mux1766.IN68
AVS_Address[2] => Mux1767.IN68
AVS_Address[2] => Mux1768.IN68
AVS_Address[2] => Mux1769.IN68
AVS_Address[2] => Mux1770.IN68
AVS_Address[2] => Mux1771.IN68
AVS_Address[2] => Mux1772.IN68
AVS_Address[2] => Mux1773.IN68
AVS_Address[2] => Mux1774.IN68
AVS_Address[2] => Mux1775.IN68
AVS_Address[2] => Mux1776.IN68
AVS_Address[2] => Mux1777.IN68
AVS_Address[2] => Mux1778.IN68
AVS_Address[2] => Mux1779.IN68
AVS_Address[2] => Mux1780.IN68
AVS_Address[2] => Mux1781.IN68
AVS_Address[2] => Mux1782.IN68
AVS_Address[2] => Mux1783.IN68
AVS_Address[2] => Mux1784.IN68
AVS_Address[2] => Mux1785.IN68
AVS_Address[2] => Mux1786.IN68
AVS_Address[2] => Mux1787.IN68
AVS_Address[2] => Mux1788.IN68
AVS_Address[2] => Mux1789.IN68
AVS_Address[2] => Mux1790.IN68
AVS_Address[2] => Mux1791.IN68
AVS_Address[2] => Mux1792.IN68
AVS_Address[2] => Mux1793.IN68
AVS_Address[2] => Mux1794.IN68
AVS_Address[2] => Mux1795.IN68
AVS_Address[2] => Mux1796.IN68
AVS_Address[2] => Mux1797.IN68
AVS_Address[2] => Mux1798.IN68
AVS_Address[2] => Mux1799.IN68
AVS_Address[2] => Mux1800.IN68
AVS_Address[2] => Mux1801.IN68
AVS_Address[2] => Mux1802.IN68
AVS_Address[2] => Mux1803.IN68
AVS_Address[2] => Mux1804.IN68
AVS_Address[2] => Mux1805.IN68
AVS_Address[2] => Mux1806.IN68
AVS_Address[2] => Mux1807.IN68
AVS_Address[2] => Mux1808.IN68
AVS_Address[2] => Mux1809.IN68
AVS_Address[2] => Mux1810.IN68
AVS_Address[2] => Mux1811.IN68
AVS_Address[2] => Mux1812.IN68
AVS_Address[2] => Mux1813.IN68
AVS_Address[2] => Mux1814.IN68
AVS_Address[2] => Mux1815.IN68
AVS_Address[2] => Mux1816.IN68
AVS_Address[2] => Mux1817.IN68
AVS_Address[2] => Mux1818.IN68
AVS_Address[2] => Mux1819.IN68
AVS_Address[2] => Mux1820.IN68
AVS_Address[2] => Mux1821.IN68
AVS_Address[2] => Mux1822.IN68
AVS_Address[2] => Mux1823.IN68
AVS_Address[2] => Mux1824.IN68
AVS_Address[2] => Mux1825.IN68
AVS_Address[2] => Mux1826.IN68
AVS_Address[2] => Mux1827.IN68
AVS_Address[2] => Mux1828.IN68
AVS_Address[2] => Mux1829.IN68
AVS_Address[2] => Mux1830.IN68
AVS_Address[2] => Mux1831.IN68
AVS_Address[2] => Mux1832.IN68
AVS_Address[2] => Mux1833.IN68
AVS_Address[2] => Mux1834.IN68
AVS_Address[2] => Mux1835.IN68
AVS_Address[2] => Mux1836.IN68
AVS_Address[2] => Mux1837.IN68
AVS_Address[2] => Mux1838.IN68
AVS_Address[2] => Mux1839.IN68
AVS_Address[2] => Mux1840.IN68
AVS_Address[2] => Mux1841.IN68
AVS_Address[2] => Mux1842.IN68
AVS_Address[2] => Mux1843.IN68
AVS_Address[2] => Mux1844.IN68
AVS_Address[2] => Mux1845.IN68
AVS_Address[2] => Mux1846.IN68
AVS_Address[2] => Mux1847.IN68
AVS_Address[2] => Mux1848.IN68
AVS_Address[2] => Mux1849.IN68
AVS_Address[2] => Mux1850.IN68
AVS_Address[2] => Mux1851.IN68
AVS_Address[2] => Mux1852.IN68
AVS_Address[2] => Mux1853.IN68
AVS_Address[2] => Mux1854.IN68
AVS_Address[2] => Mux1855.IN68
AVS_Address[2] => Mux1856.IN68
AVS_Address[2] => Mux1857.IN68
AVS_Address[2] => Mux1858.IN68
AVS_Address[2] => Mux1859.IN68
AVS_Address[2] => Mux1860.IN68
AVS_Address[2] => Mux1861.IN68
AVS_Address[2] => Mux1862.IN68
AVS_Address[2] => Mux1863.IN68
AVS_Address[2] => Mux1864.IN68
AVS_Address[2] => Mux1865.IN68
AVS_Address[2] => Mux1866.IN68
AVS_Address[2] => Mux1867.IN68
AVS_Address[2] => Mux1868.IN68
AVS_Address[2] => Mux1869.IN68
AVS_Address[2] => Mux1870.IN68
AVS_Address[2] => Mux1871.IN68
AVS_Address[2] => Mux1872.IN68
AVS_Address[2] => Mux1873.IN68
AVS_Address[2] => Mux1874.IN68
AVS_Address[2] => Mux1875.IN68
AVS_Address[2] => Mux1876.IN68
AVS_Address[2] => Mux1877.IN68
AVS_Address[2] => Mux1878.IN68
AVS_Address[2] => Mux1879.IN68
AVS_Address[2] => Mux1880.IN68
AVS_Address[2] => Mux1881.IN68
AVS_Address[2] => Mux1882.IN68
AVS_Address[2] => Mux1883.IN68
AVS_Address[2] => Mux1884.IN68
AVS_Address[2] => Mux1885.IN68
AVS_Address[2] => Mux1886.IN68
AVS_Address[2] => Mux1887.IN68
AVS_Address[2] => Mux1888.IN68
AVS_Address[2] => Mux1889.IN68
AVS_Address[2] => Mux1890.IN68
AVS_Address[2] => Mux1891.IN68
AVS_Address[2] => Mux1892.IN68
AVS_Address[2] => Mux1893.IN68
AVS_Address[2] => Mux1894.IN68
AVS_Address[2] => Mux1895.IN68
AVS_Address[2] => Mux1896.IN68
AVS_Address[2] => Mux1897.IN68
AVS_Address[2] => Mux1898.IN68
AVS_Address[2] => Mux1899.IN68
AVS_Address[2] => Mux1900.IN68
AVS_Address[2] => Mux1901.IN68
AVS_Address[2] => Mux1902.IN68
AVS_Address[2] => Mux1903.IN68
AVS_Address[2] => Mux1904.IN68
AVS_Address[2] => Mux1905.IN68
AVS_Address[2] => Mux1906.IN68
AVS_Address[2] => Mux1907.IN68
AVS_Address[2] => Mux1908.IN68
AVS_Address[2] => Mux1909.IN68
AVS_Address[2] => Mux1910.IN68
AVS_Address[2] => Mux1911.IN68
AVS_Address[2] => Mux1912.IN68
AVS_Address[2] => Mux1913.IN68
AVS_Address[2] => Mux1914.IN68
AVS_Address[2] => Mux1915.IN68
AVS_Address[2] => Mux1916.IN68
AVS_Address[2] => Mux1917.IN68
AVS_Address[2] => Mux1918.IN68
AVS_Address[2] => Mux1919.IN68
AVS_Address[2] => Mux1920.IN68
AVS_Address[2] => Mux1921.IN68
AVS_Address[2] => Mux1922.IN68
AVS_Address[2] => Mux1923.IN68
AVS_Address[2] => Mux1924.IN68
AVS_Address[2] => Mux1925.IN68
AVS_Address[2] => Mux1926.IN68
AVS_Address[2] => Mux1927.IN68
AVS_Address[2] => Mux1928.IN68
AVS_Address[2] => Mux1929.IN68
AVS_Address[2] => Mux1930.IN68
AVS_Address[2] => Mux1931.IN68
AVS_Address[2] => Mux1932.IN68
AVS_Address[2] => Mux1933.IN68
AVS_Address[2] => Mux1934.IN68
AVS_Address[2] => Mux1935.IN68
AVS_Address[2] => Mux1936.IN68
AVS_Address[2] => Mux1937.IN68
AVS_Address[2] => Mux1938.IN68
AVS_Address[2] => Mux1939.IN68
AVS_Address[2] => Mux1940.IN68
AVS_Address[2] => Mux1941.IN68
AVS_Address[2] => Mux1942.IN68
AVS_Address[2] => Mux1943.IN68
AVS_Address[2] => Mux1944.IN68
AVS_Address[2] => Mux1945.IN68
AVS_Address[2] => Mux1946.IN68
AVS_Address[2] => Mux1947.IN68
AVS_Address[2] => Mux1948.IN68
AVS_Address[2] => Mux1949.IN68
AVS_Address[2] => Mux1950.IN68
AVS_Address[2] => Mux1951.IN68
AVS_Address[2] => Mux1952.IN68
AVS_Address[2] => Mux1953.IN68
AVS_Address[2] => Mux1954.IN68
AVS_Address[2] => Mux1955.IN68
AVS_Address[2] => Mux1956.IN68
AVS_Address[2] => Mux1957.IN68
AVS_Address[2] => Mux1958.IN68
AVS_Address[2] => Mux1959.IN68
AVS_Address[2] => Mux1960.IN68
AVS_Address[2] => Mux1961.IN68
AVS_Address[2] => Mux1962.IN68
AVS_Address[2] => Mux1963.IN68
AVS_Address[2] => Mux1964.IN68
AVS_Address[2] => Mux1965.IN68
AVS_Address[2] => Mux1966.IN68
AVS_Address[2] => Mux1967.IN68
AVS_Address[2] => Mux1968.IN68
AVS_Address[2] => Mux1969.IN68
AVS_Address[2] => Mux1970.IN68
AVS_Address[2] => Mux1971.IN68
AVS_Address[2] => Mux1972.IN68
AVS_Address[2] => Mux1973.IN68
AVS_Address[2] => Mux1974.IN68
AVS_Address[2] => Mux1975.IN68
AVS_Address[2] => Mux1976.IN68
AVS_Address[2] => Mux1977.IN68
AVS_Address[2] => Mux1978.IN68
AVS_Address[2] => Mux1979.IN68
AVS_Address[2] => Mux1980.IN68
AVS_Address[2] => Mux1981.IN68
AVS_Address[2] => Mux1982.IN68
AVS_Address[2] => Mux1983.IN68
AVS_Address[2] => Mux1984.IN68
AVS_Address[2] => Mux1985.IN68
AVS_Address[2] => Mux1986.IN68
AVS_Address[2] => Mux1987.IN68
AVS_Address[2] => Mux1988.IN68
AVS_Address[2] => Mux1989.IN68
AVS_Address[2] => Mux1990.IN68
AVS_Address[2] => Mux1991.IN68
AVS_Address[2] => Mux1992.IN68
AVS_Address[2] => Mux1993.IN68
AVS_Address[2] => Mux1994.IN68
AVS_Address[2] => Mux1995.IN68
AVS_Address[2] => Mux1996.IN68
AVS_Address[2] => Mux1997.IN68
AVS_Address[2] => Mux1998.IN68
AVS_Address[2] => Mux1999.IN68
AVS_Address[2] => Mux2000.IN68
AVS_Address[2] => Mux2001.IN68
AVS_Address[2] => Mux2002.IN68
AVS_Address[2] => Mux2003.IN68
AVS_Address[2] => Mux2004.IN68
AVS_Address[2] => Mux2005.IN68
AVS_Address[2] => Mux2006.IN68
AVS_Address[2] => Mux2007.IN68
AVS_Address[2] => Mux2008.IN68
AVS_Address[2] => Mux2009.IN68
AVS_Address[2] => Mux2010.IN68
AVS_Address[2] => Mux2011.IN68
AVS_Address[2] => Mux2012.IN68
AVS_Address[2] => Mux2013.IN68
AVS_Address[2] => Mux2014.IN68
AVS_Address[2] => Mux2015.IN68
AVS_Address[2] => Mux2016.IN68
AVS_Address[2] => Mux2017.IN68
AVS_Address[2] => Equal0.IN4
AVS_Address[2] => Equal1.IN4
AVS_Address[2] => Equal2.IN4
AVS_Address[2] => Equal3.IN4
AVS_Address[2] => Equal4.IN7
AVS_Address[2] => Equal5.IN6
AVS_Address[2] => Equal6.IN6
AVS_Address[2] => Equal7.IN5
AVS_Address[2] => Equal8.IN3
AVS_Address[2] => Equal9.IN3
AVS_Address[2] => Equal10.IN3
AVS_Address[2] => Equal11.IN3
AVS_Address[2] => Equal12.IN7
AVS_Address[2] => Equal13.IN6
AVS_Address[2] => Equal14.IN6
AVS_Address[2] => Equal15.IN5
AVS_Address[2] => Equal16.IN4
AVS_Address[2] => Equal17.IN4
AVS_Address[2] => Equal18.IN4
AVS_Address[2] => Equal19.IN4
AVS_Address[2] => Equal20.IN7
AVS_Address[2] => Equal21.IN6
AVS_Address[2] => Equal22.IN6
AVS_Address[2] => Equal23.IN5
AVS_Address[2] => Equal24.IN3
AVS_Address[2] => Equal25.IN3
AVS_Address[2] => Equal26.IN3
AVS_Address[2] => Equal27.IN3
AVS_Address[2] => Equal28.IN7
AVS_Address[2] => Equal29.IN6
AVS_Address[2] => Equal30.IN6
AVS_Address[2] => Equal31.IN5
AVS_Address[2] => Equal32.IN3
AVS_Address[2] => Equal33.IN3
AVS_Address[2] => Equal34.IN3
AVS_Address[2] => Equal35.IN3
AVS_Address[2] => Equal36.IN7
AVS_Address[2] => Equal37.IN6
AVS_Address[2] => Equal38.IN6
AVS_Address[2] => Equal39.IN5
AVS_Address[2] => Equal40.IN2
AVS_Address[2] => Equal41.IN2
AVS_Address[2] => Equal42.IN2
AVS_Address[2] => Equal43.IN2
AVS_Address[2] => Equal44.IN7
AVS_Address[2] => Equal45.IN6
AVS_Address[2] => Equal46.IN6
AVS_Address[2] => Equal47.IN5
AVS_Address[2] => Equal48.IN4
AVS_Address[2] => Equal49.IN4
AVS_Address[2] => Equal50.IN4
AVS_Address[2] => Equal51.IN4
AVS_Address[2] => Equal52.IN7
AVS_Address[2] => Equal53.IN6
AVS_Address[2] => Equal54.IN6
AVS_Address[2] => Equal55.IN5
AVS_Address[2] => Equal56.IN3
AVS_Address[2] => Equal57.IN3
AVS_Address[2] => Equal58.IN3
AVS_Address[2] => Equal59.IN3
AVS_Address[2] => Equal60.IN7
AVS_Address[2] => Equal61.IN3
AVS_Address[2] => Equal62.IN3
AVS_Address[2] => Equal63.IN3
AVS_Address[2] => Equal64.IN3
AVS_Address[2] => Equal65.IN7
AVS_Address[2] => Equal66.IN6
AVS_Address[2] => Equal67.IN6
AVS_Address[2] => Equal68.IN5
AVS_Address[2] => Equal69.IN3
AVS_Address[2] => Equal70.IN3
AVS_Address[2] => Equal71.IN3
AVS_Address[2] => Equal72.IN3
AVS_Address[2] => Equal73.IN7
AVS_Address[2] => Equal74.IN6
AVS_Address[2] => Equal75.IN6
AVS_Address[2] => Equal76.IN5
AVS_Address[2] => Equal77.IN2
AVS_Address[2] => Equal78.IN2
AVS_Address[2] => Equal79.IN2
AVS_Address[2] => Equal80.IN2
AVS_Address[2] => Equal81.IN7
AVS_Address[2] => Equal82.IN6
AVS_Address[2] => Equal83.IN6
AVS_Address[2] => Equal84.IN5
AVS_Address[2] => Equal85.IN3
AVS_Address[2] => Equal86.IN3
AVS_Address[2] => Equal87.IN3
AVS_Address[2] => Equal88.IN3
AVS_Address[2] => Equal89.IN7
AVS_Address[2] => Equal90.IN6
AVS_Address[2] => Equal91.IN6
AVS_Address[2] => Equal92.IN5
AVS_Address[2] => Equal93.IN2
AVS_Address[2] => Equal94.IN2
AVS_Address[2] => Equal95.IN2
AVS_Address[2] => Equal96.IN2
AVS_Address[2] => Equal97.IN7
AVS_Address[2] => Equal98.IN6
AVS_Address[2] => Equal99.IN6
AVS_Address[2] => Equal100.IN5
AVS_Address[2] => Equal101.IN2
AVS_Address[2] => Equal102.IN2
AVS_Address[2] => Equal103.IN2
AVS_Address[2] => Equal104.IN2
AVS_Address[2] => Equal105.IN7
AVS_Address[2] => Equal106.IN6
AVS_Address[2] => Equal107.IN6
AVS_Address[2] => Equal108.IN5
AVS_Address[2] => Equal109.IN1
AVS_Address[2] => Equal110.IN1
AVS_Address[2] => Equal111.IN1
AVS_Address[2] => Equal112.IN1
AVS_Address[2] => Equal113.IN7
AVS_Address[2] => Equal114.IN6
AVS_Address[2] => Equal115.IN6
AVS_Address[2] => Equal116.IN5
AVS_Address[2] => Equal117.IN3
AVS_Address[2] => Equal118.IN3
AVS_Address[2] => Equal119.IN3
AVS_Address[2] => Equal120.IN3
AVS_Address[2] => Equal121.IN7
AVS_Address[3] => Mux0.IN257
AVS_Address[3] => Mux1.IN257
AVS_Address[3] => Mux2.IN257
AVS_Address[3] => Mux3.IN257
AVS_Address[3] => Mux4.IN257
AVS_Address[3] => Mux5.IN257
AVS_Address[3] => Mux6.IN257
AVS_Address[3] => Mux7.IN257
AVS_Address[3] => Mux8.IN257
AVS_Address[3] => Mux9.IN257
AVS_Address[3] => Mux10.IN257
AVS_Address[3] => Mux11.IN257
AVS_Address[3] => Mux12.IN257
AVS_Address[3] => Mux13.IN257
AVS_Address[3] => Mux14.IN257
AVS_Address[3] => Mux15.IN256
AVS_Address[3] => Mux16.IN5
AVS_Address[3] => Mux17.IN4
AVS_Address[3] => Mux18.IN4
AVS_Address[3] => Mux19.IN4
AVS_Address[3] => Mux20.IN4
AVS_Address[3] => Mux21.IN4
AVS_Address[3] => Mux22.IN4
AVS_Address[3] => Mux23.IN4
AVS_Address[3] => Mux24.IN4
AVS_Address[3] => Mux25.IN4
AVS_Address[3] => Mux26.IN4
AVS_Address[3] => Mux27.IN4
AVS_Address[3] => Mux28.IN4
AVS_Address[3] => Mux29.IN4
AVS_Address[3] => Mux30.IN4
AVS_Address[3] => Mux31.IN4
AVS_Address[3] => Mux32.IN4
AVS_Address[3] => Mux33.IN4
AVS_Address[3] => Mux34.IN4
AVS_Address[3] => Mux35.IN4
AVS_Address[3] => Mux36.IN4
AVS_Address[3] => Mux37.IN4
AVS_Address[3] => Mux38.IN4
AVS_Address[3] => Mux39.IN4
AVS_Address[3] => Mux40.IN4
AVS_Address[3] => Mux41.IN4
AVS_Address[3] => Mux42.IN4
AVS_Address[3] => Mux43.IN4
AVS_Address[3] => Mux44.IN4
AVS_Address[3] => Mux45.IN4
AVS_Address[3] => Mux46.IN4
AVS_Address[3] => Mux47.IN4
AVS_Address[3] => Mux48.IN4
AVS_Address[3] => Mux49.IN4
AVS_Address[3] => Mux50.IN4
AVS_Address[3] => Mux51.IN4
AVS_Address[3] => Mux52.IN4
AVS_Address[3] => Mux53.IN4
AVS_Address[3] => Mux54.IN4
AVS_Address[3] => Mux55.IN4
AVS_Address[3] => Mux56.IN4
AVS_Address[3] => Mux57.IN4
AVS_Address[3] => Mux58.IN4
AVS_Address[3] => Mux59.IN4
AVS_Address[3] => Mux60.IN4
AVS_Address[3] => Mux61.IN4
AVS_Address[3] => Mux62.IN4
AVS_Address[3] => Mux63.IN4
AVS_Address[3] => Mux64.IN4
AVS_Address[3] => Mux65.IN67
AVS_Address[3] => Mux66.IN67
AVS_Address[3] => Mux67.IN67
AVS_Address[3] => Mux68.IN67
AVS_Address[3] => Mux69.IN67
AVS_Address[3] => Mux70.IN67
AVS_Address[3] => Mux71.IN67
AVS_Address[3] => Mux72.IN67
AVS_Address[3] => Mux73.IN67
AVS_Address[3] => Mux74.IN67
AVS_Address[3] => Mux75.IN67
AVS_Address[3] => Mux76.IN67
AVS_Address[3] => Mux77.IN67
AVS_Address[3] => Mux78.IN67
AVS_Address[3] => Mux79.IN67
AVS_Address[3] => Mux80.IN67
AVS_Address[3] => Mux81.IN67
AVS_Address[3] => Mux82.IN67
AVS_Address[3] => Mux83.IN67
AVS_Address[3] => Mux84.IN67
AVS_Address[3] => Mux85.IN67
AVS_Address[3] => Mux86.IN67
AVS_Address[3] => Mux87.IN67
AVS_Address[3] => Mux88.IN67
AVS_Address[3] => Mux89.IN67
AVS_Address[3] => Mux90.IN67
AVS_Address[3] => Mux91.IN67
AVS_Address[3] => Mux92.IN67
AVS_Address[3] => Mux93.IN67
AVS_Address[3] => Mux94.IN67
AVS_Address[3] => Mux95.IN67
AVS_Address[3] => Mux96.IN67
AVS_Address[3] => Mux97.IN67
AVS_Address[3] => Mux98.IN67
AVS_Address[3] => Mux99.IN67
AVS_Address[3] => Mux100.IN67
AVS_Address[3] => Mux101.IN67
AVS_Address[3] => Mux102.IN67
AVS_Address[3] => Mux103.IN67
AVS_Address[3] => Mux104.IN67
AVS_Address[3] => Mux105.IN67
AVS_Address[3] => Mux106.IN67
AVS_Address[3] => Mux107.IN67
AVS_Address[3] => Mux108.IN67
AVS_Address[3] => Mux109.IN67
AVS_Address[3] => Mux110.IN67
AVS_Address[3] => Mux111.IN67
AVS_Address[3] => Mux112.IN67
AVS_Address[3] => Mux113.IN67
AVS_Address[3] => Mux114.IN67
AVS_Address[3] => Mux115.IN67
AVS_Address[3] => Mux116.IN67
AVS_Address[3] => Mux117.IN67
AVS_Address[3] => Mux118.IN67
AVS_Address[3] => Mux119.IN67
AVS_Address[3] => Mux120.IN67
AVS_Address[3] => Mux121.IN67
AVS_Address[3] => Mux122.IN67
AVS_Address[3] => Mux123.IN67
AVS_Address[3] => Mux124.IN67
AVS_Address[3] => Mux125.IN67
AVS_Address[3] => Mux126.IN67
AVS_Address[3] => Mux127.IN67
AVS_Address[3] => Mux128.IN67
AVS_Address[3] => Mux129.IN67
AVS_Address[3] => Mux130.IN67
AVS_Address[3] => Mux131.IN67
AVS_Address[3] => Mux132.IN67
AVS_Address[3] => Mux133.IN67
AVS_Address[3] => Mux134.IN67
AVS_Address[3] => Mux135.IN67
AVS_Address[3] => Mux136.IN67
AVS_Address[3] => Mux137.IN67
AVS_Address[3] => Mux138.IN67
AVS_Address[3] => Mux139.IN67
AVS_Address[3] => Mux140.IN67
AVS_Address[3] => Mux141.IN67
AVS_Address[3] => Mux142.IN67
AVS_Address[3] => Mux143.IN67
AVS_Address[3] => Mux144.IN67
AVS_Address[3] => Mux145.IN67
AVS_Address[3] => Mux146.IN67
AVS_Address[3] => Mux147.IN67
AVS_Address[3] => Mux148.IN67
AVS_Address[3] => Mux149.IN67
AVS_Address[3] => Mux150.IN67
AVS_Address[3] => Mux151.IN67
AVS_Address[3] => Mux152.IN67
AVS_Address[3] => Mux153.IN67
AVS_Address[3] => Mux154.IN67
AVS_Address[3] => Mux155.IN67
AVS_Address[3] => Mux156.IN67
AVS_Address[3] => Mux157.IN67
AVS_Address[3] => Mux158.IN67
AVS_Address[3] => Mux159.IN67
AVS_Address[3] => Mux160.IN67
AVS_Address[3] => Mux161.IN67
AVS_Address[3] => Mux162.IN67
AVS_Address[3] => Mux163.IN67
AVS_Address[3] => Mux164.IN67
AVS_Address[3] => Mux165.IN67
AVS_Address[3] => Mux166.IN67
AVS_Address[3] => Mux167.IN67
AVS_Address[3] => Mux168.IN67
AVS_Address[3] => Mux169.IN67
AVS_Address[3] => Mux170.IN67
AVS_Address[3] => Mux171.IN67
AVS_Address[3] => Mux172.IN67
AVS_Address[3] => Mux173.IN67
AVS_Address[3] => Mux174.IN67
AVS_Address[3] => Mux175.IN67
AVS_Address[3] => Mux176.IN67
AVS_Address[3] => Mux177.IN67
AVS_Address[3] => Mux178.IN67
AVS_Address[3] => Mux179.IN67
AVS_Address[3] => Mux180.IN67
AVS_Address[3] => Mux181.IN67
AVS_Address[3] => Mux182.IN67
AVS_Address[3] => Mux183.IN67
AVS_Address[3] => Mux184.IN67
AVS_Address[3] => Mux185.IN67
AVS_Address[3] => Mux186.IN67
AVS_Address[3] => Mux187.IN67
AVS_Address[3] => Mux188.IN67
AVS_Address[3] => Mux189.IN67
AVS_Address[3] => Mux190.IN67
AVS_Address[3] => Mux191.IN67
AVS_Address[3] => Mux192.IN67
AVS_Address[3] => Mux193.IN67
AVS_Address[3] => Mux194.IN67
AVS_Address[3] => Mux195.IN67
AVS_Address[3] => Mux196.IN67
AVS_Address[3] => Mux197.IN67
AVS_Address[3] => Mux198.IN67
AVS_Address[3] => Mux199.IN67
AVS_Address[3] => Mux200.IN67
AVS_Address[3] => Mux201.IN67
AVS_Address[3] => Mux202.IN67
AVS_Address[3] => Mux203.IN67
AVS_Address[3] => Mux204.IN67
AVS_Address[3] => Mux205.IN67
AVS_Address[3] => Mux206.IN67
AVS_Address[3] => Mux207.IN67
AVS_Address[3] => Mux208.IN67
AVS_Address[3] => Mux209.IN67
AVS_Address[3] => Mux210.IN67
AVS_Address[3] => Mux211.IN67
AVS_Address[3] => Mux212.IN67
AVS_Address[3] => Mux213.IN67
AVS_Address[3] => Mux214.IN67
AVS_Address[3] => Mux215.IN67
AVS_Address[3] => Mux216.IN67
AVS_Address[3] => Mux217.IN67
AVS_Address[3] => Mux218.IN67
AVS_Address[3] => Mux219.IN67
AVS_Address[3] => Mux220.IN67
AVS_Address[3] => Mux221.IN67
AVS_Address[3] => Mux222.IN67
AVS_Address[3] => Mux223.IN67
AVS_Address[3] => Mux224.IN67
AVS_Address[3] => Mux225.IN67
AVS_Address[3] => Mux226.IN67
AVS_Address[3] => Mux227.IN67
AVS_Address[3] => Mux228.IN67
AVS_Address[3] => Mux229.IN67
AVS_Address[3] => Mux230.IN67
AVS_Address[3] => Mux231.IN67
AVS_Address[3] => Mux232.IN67
AVS_Address[3] => Mux233.IN67
AVS_Address[3] => Mux234.IN67
AVS_Address[3] => Mux235.IN67
AVS_Address[3] => Mux236.IN67
AVS_Address[3] => Mux237.IN67
AVS_Address[3] => Mux238.IN67
AVS_Address[3] => Mux239.IN67
AVS_Address[3] => Mux240.IN67
AVS_Address[3] => Mux241.IN67
AVS_Address[3] => Mux242.IN67
AVS_Address[3] => Mux243.IN67
AVS_Address[3] => Mux244.IN67
AVS_Address[3] => Mux245.IN67
AVS_Address[3] => Mux246.IN67
AVS_Address[3] => Mux247.IN67
AVS_Address[3] => Mux248.IN67
AVS_Address[3] => Mux249.IN67
AVS_Address[3] => Mux250.IN67
AVS_Address[3] => Mux251.IN67
AVS_Address[3] => Mux252.IN67
AVS_Address[3] => Mux253.IN67
AVS_Address[3] => Mux254.IN67
AVS_Address[3] => Mux255.IN67
AVS_Address[3] => Mux256.IN67
AVS_Address[3] => Mux257.IN67
AVS_Address[3] => Mux258.IN67
AVS_Address[3] => Mux259.IN67
AVS_Address[3] => Mux260.IN67
AVS_Address[3] => Mux261.IN67
AVS_Address[3] => Mux262.IN67
AVS_Address[3] => Mux263.IN67
AVS_Address[3] => Mux264.IN67
AVS_Address[3] => Mux265.IN67
AVS_Address[3] => Mux266.IN67
AVS_Address[3] => Mux267.IN67
AVS_Address[3] => Mux268.IN67
AVS_Address[3] => Mux269.IN67
AVS_Address[3] => Mux270.IN67
AVS_Address[3] => Mux271.IN67
AVS_Address[3] => Mux272.IN67
AVS_Address[3] => Mux273.IN67
AVS_Address[3] => Mux274.IN67
AVS_Address[3] => Mux275.IN67
AVS_Address[3] => Mux276.IN67
AVS_Address[3] => Mux277.IN67
AVS_Address[3] => Mux278.IN67
AVS_Address[3] => Mux279.IN67
AVS_Address[3] => Mux280.IN67
AVS_Address[3] => Mux281.IN67
AVS_Address[3] => Mux282.IN67
AVS_Address[3] => Mux283.IN67
AVS_Address[3] => Mux284.IN67
AVS_Address[3] => Mux285.IN67
AVS_Address[3] => Mux286.IN67
AVS_Address[3] => Mux287.IN67
AVS_Address[3] => Mux288.IN67
AVS_Address[3] => Mux289.IN67
AVS_Address[3] => Mux290.IN67
AVS_Address[3] => Mux291.IN67
AVS_Address[3] => Mux292.IN67
AVS_Address[3] => Mux293.IN67
AVS_Address[3] => Mux294.IN67
AVS_Address[3] => Mux295.IN67
AVS_Address[3] => Mux296.IN67
AVS_Address[3] => Mux297.IN67
AVS_Address[3] => Mux298.IN67
AVS_Address[3] => Mux299.IN67
AVS_Address[3] => Mux300.IN67
AVS_Address[3] => Mux301.IN67
AVS_Address[3] => Mux302.IN67
AVS_Address[3] => Mux303.IN67
AVS_Address[3] => Mux304.IN67
AVS_Address[3] => Mux305.IN67
AVS_Address[3] => Mux306.IN67
AVS_Address[3] => Mux307.IN67
AVS_Address[3] => Mux308.IN67
AVS_Address[3] => Mux309.IN67
AVS_Address[3] => Mux310.IN67
AVS_Address[3] => Mux311.IN67
AVS_Address[3] => Mux312.IN67
AVS_Address[3] => Mux313.IN67
AVS_Address[3] => Mux314.IN67
AVS_Address[3] => Mux315.IN67
AVS_Address[3] => Mux316.IN67
AVS_Address[3] => Mux317.IN67
AVS_Address[3] => Mux318.IN67
AVS_Address[3] => Mux319.IN67
AVS_Address[3] => Mux320.IN67
AVS_Address[3] => Mux321.IN67
AVS_Address[3] => Mux322.IN67
AVS_Address[3] => Mux323.IN67
AVS_Address[3] => Mux324.IN67
AVS_Address[3] => Mux325.IN67
AVS_Address[3] => Mux326.IN67
AVS_Address[3] => Mux327.IN67
AVS_Address[3] => Mux328.IN67
AVS_Address[3] => Mux329.IN67
AVS_Address[3] => Mux330.IN67
AVS_Address[3] => Mux331.IN67
AVS_Address[3] => Mux332.IN67
AVS_Address[3] => Mux333.IN67
AVS_Address[3] => Mux334.IN67
AVS_Address[3] => Mux335.IN67
AVS_Address[3] => Mux336.IN67
AVS_Address[3] => Mux337.IN67
AVS_Address[3] => Mux338.IN67
AVS_Address[3] => Mux339.IN67
AVS_Address[3] => Mux340.IN67
AVS_Address[3] => Mux341.IN67
AVS_Address[3] => Mux342.IN67
AVS_Address[3] => Mux343.IN67
AVS_Address[3] => Mux344.IN67
AVS_Address[3] => Mux345.IN67
AVS_Address[3] => Mux346.IN67
AVS_Address[3] => Mux347.IN67
AVS_Address[3] => Mux348.IN67
AVS_Address[3] => Mux349.IN67
AVS_Address[3] => Mux350.IN67
AVS_Address[3] => Mux351.IN67
AVS_Address[3] => Mux352.IN67
AVS_Address[3] => Mux353.IN67
AVS_Address[3] => Mux354.IN67
AVS_Address[3] => Mux355.IN67
AVS_Address[3] => Mux356.IN67
AVS_Address[3] => Mux357.IN67
AVS_Address[3] => Mux358.IN67
AVS_Address[3] => Mux359.IN67
AVS_Address[3] => Mux360.IN67
AVS_Address[3] => Mux361.IN67
AVS_Address[3] => Mux362.IN67
AVS_Address[3] => Mux363.IN67
AVS_Address[3] => Mux364.IN67
AVS_Address[3] => Mux365.IN67
AVS_Address[3] => Mux366.IN67
AVS_Address[3] => Mux367.IN67
AVS_Address[3] => Mux368.IN67
AVS_Address[3] => Mux369.IN67
AVS_Address[3] => Mux370.IN67
AVS_Address[3] => Mux371.IN67
AVS_Address[3] => Mux372.IN67
AVS_Address[3] => Mux373.IN67
AVS_Address[3] => Mux374.IN67
AVS_Address[3] => Mux375.IN67
AVS_Address[3] => Mux376.IN67
AVS_Address[3] => Mux377.IN67
AVS_Address[3] => Mux378.IN67
AVS_Address[3] => Mux379.IN67
AVS_Address[3] => Mux380.IN67
AVS_Address[3] => Mux381.IN67
AVS_Address[3] => Mux382.IN67
AVS_Address[3] => Mux383.IN67
AVS_Address[3] => Mux384.IN67
AVS_Address[3] => Mux385.IN67
AVS_Address[3] => Mux386.IN67
AVS_Address[3] => Mux387.IN67
AVS_Address[3] => Mux388.IN67
AVS_Address[3] => Mux389.IN67
AVS_Address[3] => Mux390.IN67
AVS_Address[3] => Mux391.IN67
AVS_Address[3] => Mux392.IN67
AVS_Address[3] => Mux393.IN67
AVS_Address[3] => Mux394.IN67
AVS_Address[3] => Mux395.IN67
AVS_Address[3] => Mux396.IN67
AVS_Address[3] => Mux397.IN67
AVS_Address[3] => Mux398.IN67
AVS_Address[3] => Mux399.IN67
AVS_Address[3] => Mux400.IN67
AVS_Address[3] => Mux401.IN67
AVS_Address[3] => Mux402.IN67
AVS_Address[3] => Mux403.IN67
AVS_Address[3] => Mux404.IN67
AVS_Address[3] => Mux405.IN67
AVS_Address[3] => Mux406.IN67
AVS_Address[3] => Mux407.IN67
AVS_Address[3] => Mux408.IN67
AVS_Address[3] => Mux409.IN67
AVS_Address[3] => Mux410.IN67
AVS_Address[3] => Mux411.IN67
AVS_Address[3] => Mux412.IN67
AVS_Address[3] => Mux413.IN67
AVS_Address[3] => Mux414.IN67
AVS_Address[3] => Mux415.IN67
AVS_Address[3] => Mux416.IN67
AVS_Address[3] => Mux417.IN67
AVS_Address[3] => Mux418.IN67
AVS_Address[3] => Mux419.IN67
AVS_Address[3] => Mux420.IN67
AVS_Address[3] => Mux421.IN67
AVS_Address[3] => Mux422.IN67
AVS_Address[3] => Mux423.IN67
AVS_Address[3] => Mux424.IN67
AVS_Address[3] => Mux425.IN67
AVS_Address[3] => Mux426.IN67
AVS_Address[3] => Mux427.IN67
AVS_Address[3] => Mux428.IN67
AVS_Address[3] => Mux429.IN67
AVS_Address[3] => Mux430.IN67
AVS_Address[3] => Mux431.IN67
AVS_Address[3] => Mux432.IN67
AVS_Address[3] => Mux433.IN67
AVS_Address[3] => Mux434.IN67
AVS_Address[3] => Mux435.IN67
AVS_Address[3] => Mux436.IN67
AVS_Address[3] => Mux437.IN67
AVS_Address[3] => Mux438.IN67
AVS_Address[3] => Mux439.IN67
AVS_Address[3] => Mux440.IN67
AVS_Address[3] => Mux441.IN67
AVS_Address[3] => Mux442.IN67
AVS_Address[3] => Mux443.IN67
AVS_Address[3] => Mux444.IN67
AVS_Address[3] => Mux445.IN67
AVS_Address[3] => Mux446.IN67
AVS_Address[3] => Mux447.IN67
AVS_Address[3] => Mux448.IN67
AVS_Address[3] => Mux449.IN67
AVS_Address[3] => Mux450.IN67
AVS_Address[3] => Mux451.IN67
AVS_Address[3] => Mux452.IN67
AVS_Address[3] => Mux453.IN67
AVS_Address[3] => Mux454.IN67
AVS_Address[3] => Mux455.IN67
AVS_Address[3] => Mux456.IN67
AVS_Address[3] => Mux457.IN67
AVS_Address[3] => Mux458.IN67
AVS_Address[3] => Mux459.IN67
AVS_Address[3] => Mux460.IN67
AVS_Address[3] => Mux461.IN67
AVS_Address[3] => Mux462.IN67
AVS_Address[3] => Mux463.IN67
AVS_Address[3] => Mux464.IN67
AVS_Address[3] => Mux465.IN67
AVS_Address[3] => Mux466.IN67
AVS_Address[3] => Mux467.IN67
AVS_Address[3] => Mux468.IN67
AVS_Address[3] => Mux469.IN67
AVS_Address[3] => Mux470.IN67
AVS_Address[3] => Mux471.IN67
AVS_Address[3] => Mux472.IN67
AVS_Address[3] => Mux473.IN67
AVS_Address[3] => Mux474.IN67
AVS_Address[3] => Mux475.IN67
AVS_Address[3] => Mux476.IN67
AVS_Address[3] => Mux477.IN67
AVS_Address[3] => Mux478.IN67
AVS_Address[3] => Mux479.IN67
AVS_Address[3] => Mux480.IN67
AVS_Address[3] => Mux481.IN67
AVS_Address[3] => Mux482.IN67
AVS_Address[3] => Mux483.IN67
AVS_Address[3] => Mux484.IN67
AVS_Address[3] => Mux485.IN67
AVS_Address[3] => Mux486.IN67
AVS_Address[3] => Mux487.IN67
AVS_Address[3] => Mux488.IN67
AVS_Address[3] => Mux489.IN67
AVS_Address[3] => Mux490.IN67
AVS_Address[3] => Mux491.IN67
AVS_Address[3] => Mux492.IN67
AVS_Address[3] => Mux493.IN67
AVS_Address[3] => Mux494.IN67
AVS_Address[3] => Mux495.IN67
AVS_Address[3] => Mux496.IN67
AVS_Address[3] => Mux497.IN67
AVS_Address[3] => Mux498.IN67
AVS_Address[3] => Mux499.IN67
AVS_Address[3] => Mux500.IN67
AVS_Address[3] => Mux501.IN67
AVS_Address[3] => Mux502.IN67
AVS_Address[3] => Mux503.IN67
AVS_Address[3] => Mux504.IN67
AVS_Address[3] => Mux505.IN67
AVS_Address[3] => Mux506.IN67
AVS_Address[3] => Mux507.IN67
AVS_Address[3] => Mux508.IN67
AVS_Address[3] => Mux509.IN67
AVS_Address[3] => Mux510.IN67
AVS_Address[3] => Mux511.IN67
AVS_Address[3] => Mux512.IN67
AVS_Address[3] => Mux513.IN67
AVS_Address[3] => Mux514.IN67
AVS_Address[3] => Mux515.IN67
AVS_Address[3] => Mux516.IN67
AVS_Address[3] => Mux517.IN67
AVS_Address[3] => Mux518.IN67
AVS_Address[3] => Mux519.IN67
AVS_Address[3] => Mux520.IN67
AVS_Address[3] => Mux521.IN67
AVS_Address[3] => Mux522.IN67
AVS_Address[3] => Mux523.IN67
AVS_Address[3] => Mux524.IN67
AVS_Address[3] => Mux525.IN67
AVS_Address[3] => Mux526.IN67
AVS_Address[3] => Mux527.IN67
AVS_Address[3] => Mux528.IN67
AVS_Address[3] => Mux529.IN67
AVS_Address[3] => Mux530.IN67
AVS_Address[3] => Mux531.IN67
AVS_Address[3] => Mux532.IN67
AVS_Address[3] => Mux533.IN67
AVS_Address[3] => Mux534.IN67
AVS_Address[3] => Mux535.IN67
AVS_Address[3] => Mux536.IN67
AVS_Address[3] => Mux537.IN67
AVS_Address[3] => Mux538.IN67
AVS_Address[3] => Mux539.IN67
AVS_Address[3] => Mux540.IN67
AVS_Address[3] => Mux541.IN67
AVS_Address[3] => Mux542.IN67
AVS_Address[3] => Mux543.IN67
AVS_Address[3] => Mux544.IN67
AVS_Address[3] => Mux545.IN67
AVS_Address[3] => Mux546.IN67
AVS_Address[3] => Mux547.IN67
AVS_Address[3] => Mux548.IN67
AVS_Address[3] => Mux549.IN67
AVS_Address[3] => Mux550.IN67
AVS_Address[3] => Mux551.IN67
AVS_Address[3] => Mux552.IN67
AVS_Address[3] => Mux553.IN67
AVS_Address[3] => Mux554.IN67
AVS_Address[3] => Mux555.IN67
AVS_Address[3] => Mux556.IN67
AVS_Address[3] => Mux557.IN67
AVS_Address[3] => Mux558.IN67
AVS_Address[3] => Mux559.IN67
AVS_Address[3] => Mux560.IN67
AVS_Address[3] => Mux561.IN67
AVS_Address[3] => Mux562.IN67
AVS_Address[3] => Mux563.IN67
AVS_Address[3] => Mux564.IN67
AVS_Address[3] => Mux565.IN67
AVS_Address[3] => Mux566.IN67
AVS_Address[3] => Mux567.IN67
AVS_Address[3] => Mux568.IN67
AVS_Address[3] => Mux569.IN67
AVS_Address[3] => Mux570.IN67
AVS_Address[3] => Mux571.IN67
AVS_Address[3] => Mux572.IN67
AVS_Address[3] => Mux573.IN67
AVS_Address[3] => Mux574.IN67
AVS_Address[3] => Mux575.IN67
AVS_Address[3] => Mux576.IN67
AVS_Address[3] => Mux577.IN67
AVS_Address[3] => Mux578.IN67
AVS_Address[3] => Mux579.IN67
AVS_Address[3] => Mux580.IN67
AVS_Address[3] => Mux581.IN67
AVS_Address[3] => Mux582.IN67
AVS_Address[3] => Mux583.IN67
AVS_Address[3] => Mux584.IN67
AVS_Address[3] => Mux585.IN67
AVS_Address[3] => Mux586.IN67
AVS_Address[3] => Mux587.IN67
AVS_Address[3] => Mux588.IN67
AVS_Address[3] => Mux589.IN67
AVS_Address[3] => Mux590.IN67
AVS_Address[3] => Mux591.IN67
AVS_Address[3] => Mux592.IN67
AVS_Address[3] => Mux593.IN67
AVS_Address[3] => Mux594.IN67
AVS_Address[3] => Mux595.IN67
AVS_Address[3] => Mux596.IN67
AVS_Address[3] => Mux597.IN67
AVS_Address[3] => Mux598.IN67
AVS_Address[3] => Mux599.IN67
AVS_Address[3] => Mux600.IN67
AVS_Address[3] => Mux601.IN67
AVS_Address[3] => Mux602.IN67
AVS_Address[3] => Mux603.IN67
AVS_Address[3] => Mux604.IN67
AVS_Address[3] => Mux605.IN67
AVS_Address[3] => Mux606.IN67
AVS_Address[3] => Mux607.IN67
AVS_Address[3] => Mux608.IN67
AVS_Address[3] => Mux609.IN67
AVS_Address[3] => Mux610.IN67
AVS_Address[3] => Mux611.IN67
AVS_Address[3] => Mux612.IN67
AVS_Address[3] => Mux613.IN67
AVS_Address[3] => Mux614.IN67
AVS_Address[3] => Mux615.IN67
AVS_Address[3] => Mux616.IN67
AVS_Address[3] => Mux617.IN67
AVS_Address[3] => Mux618.IN67
AVS_Address[3] => Mux619.IN67
AVS_Address[3] => Mux620.IN67
AVS_Address[3] => Mux621.IN67
AVS_Address[3] => Mux622.IN67
AVS_Address[3] => Mux623.IN67
AVS_Address[3] => Mux624.IN67
AVS_Address[3] => Mux625.IN67
AVS_Address[3] => Mux626.IN67
AVS_Address[3] => Mux627.IN67
AVS_Address[3] => Mux628.IN67
AVS_Address[3] => Mux629.IN67
AVS_Address[3] => Mux630.IN67
AVS_Address[3] => Mux631.IN67
AVS_Address[3] => Mux632.IN67
AVS_Address[3] => Mux633.IN67
AVS_Address[3] => Mux634.IN67
AVS_Address[3] => Mux635.IN67
AVS_Address[3] => Mux636.IN67
AVS_Address[3] => Mux637.IN67
AVS_Address[3] => Mux638.IN67
AVS_Address[3] => Mux639.IN67
AVS_Address[3] => Mux640.IN67
AVS_Address[3] => Mux641.IN67
AVS_Address[3] => Mux642.IN67
AVS_Address[3] => Mux643.IN67
AVS_Address[3] => Mux644.IN67
AVS_Address[3] => Mux645.IN67
AVS_Address[3] => Mux646.IN67
AVS_Address[3] => Mux647.IN67
AVS_Address[3] => Mux648.IN67
AVS_Address[3] => Mux649.IN67
AVS_Address[3] => Mux650.IN67
AVS_Address[3] => Mux651.IN67
AVS_Address[3] => Mux652.IN67
AVS_Address[3] => Mux653.IN67
AVS_Address[3] => Mux654.IN67
AVS_Address[3] => Mux655.IN67
AVS_Address[3] => Mux656.IN67
AVS_Address[3] => Mux657.IN67
AVS_Address[3] => Mux658.IN67
AVS_Address[3] => Mux659.IN67
AVS_Address[3] => Mux660.IN67
AVS_Address[3] => Mux661.IN67
AVS_Address[3] => Mux662.IN67
AVS_Address[3] => Mux663.IN67
AVS_Address[3] => Mux664.IN67
AVS_Address[3] => Mux665.IN67
AVS_Address[3] => Mux666.IN67
AVS_Address[3] => Mux667.IN67
AVS_Address[3] => Mux668.IN67
AVS_Address[3] => Mux669.IN67
AVS_Address[3] => Mux670.IN67
AVS_Address[3] => Mux671.IN67
AVS_Address[3] => Mux672.IN67
AVS_Address[3] => Mux673.IN67
AVS_Address[3] => Mux674.IN67
AVS_Address[3] => Mux675.IN67
AVS_Address[3] => Mux676.IN67
AVS_Address[3] => Mux677.IN67
AVS_Address[3] => Mux678.IN67
AVS_Address[3] => Mux679.IN67
AVS_Address[3] => Mux680.IN67
AVS_Address[3] => Mux681.IN67
AVS_Address[3] => Mux682.IN67
AVS_Address[3] => Mux683.IN67
AVS_Address[3] => Mux684.IN67
AVS_Address[3] => Mux685.IN67
AVS_Address[3] => Mux686.IN67
AVS_Address[3] => Mux687.IN67
AVS_Address[3] => Mux688.IN67
AVS_Address[3] => Mux689.IN67
AVS_Address[3] => Mux690.IN67
AVS_Address[3] => Mux691.IN67
AVS_Address[3] => Mux692.IN67
AVS_Address[3] => Mux693.IN67
AVS_Address[3] => Mux694.IN67
AVS_Address[3] => Mux695.IN67
AVS_Address[3] => Mux696.IN67
AVS_Address[3] => Mux697.IN67
AVS_Address[3] => Mux698.IN67
AVS_Address[3] => Mux699.IN67
AVS_Address[3] => Mux700.IN67
AVS_Address[3] => Mux701.IN67
AVS_Address[3] => Mux702.IN67
AVS_Address[3] => Mux703.IN67
AVS_Address[3] => Mux704.IN67
AVS_Address[3] => Mux705.IN67
AVS_Address[3] => Mux706.IN67
AVS_Address[3] => Mux707.IN67
AVS_Address[3] => Mux708.IN67
AVS_Address[3] => Mux709.IN67
AVS_Address[3] => Mux710.IN67
AVS_Address[3] => Mux711.IN67
AVS_Address[3] => Mux712.IN67
AVS_Address[3] => Mux713.IN67
AVS_Address[3] => Mux714.IN67
AVS_Address[3] => Mux715.IN67
AVS_Address[3] => Mux716.IN67
AVS_Address[3] => Mux717.IN67
AVS_Address[3] => Mux718.IN67
AVS_Address[3] => Mux719.IN67
AVS_Address[3] => Mux720.IN67
AVS_Address[3] => Mux721.IN67
AVS_Address[3] => Mux722.IN67
AVS_Address[3] => Mux723.IN67
AVS_Address[3] => Mux724.IN67
AVS_Address[3] => Mux725.IN67
AVS_Address[3] => Mux726.IN67
AVS_Address[3] => Mux727.IN67
AVS_Address[3] => Mux728.IN67
AVS_Address[3] => Mux729.IN67
AVS_Address[3] => Mux730.IN67
AVS_Address[3] => Mux731.IN67
AVS_Address[3] => Mux732.IN67
AVS_Address[3] => Mux733.IN67
AVS_Address[3] => Mux734.IN67
AVS_Address[3] => Mux735.IN67
AVS_Address[3] => Mux736.IN67
AVS_Address[3] => Mux737.IN67
AVS_Address[3] => Mux738.IN67
AVS_Address[3] => Mux739.IN67
AVS_Address[3] => Mux740.IN67
AVS_Address[3] => Mux741.IN67
AVS_Address[3] => Mux742.IN67
AVS_Address[3] => Mux743.IN67
AVS_Address[3] => Mux744.IN67
AVS_Address[3] => Mux745.IN67
AVS_Address[3] => Mux746.IN67
AVS_Address[3] => Mux747.IN67
AVS_Address[3] => Mux748.IN67
AVS_Address[3] => Mux749.IN67
AVS_Address[3] => Mux750.IN67
AVS_Address[3] => Mux751.IN67
AVS_Address[3] => Mux752.IN67
AVS_Address[3] => Mux753.IN67
AVS_Address[3] => Mux754.IN67
AVS_Address[3] => Mux755.IN67
AVS_Address[3] => Mux756.IN67
AVS_Address[3] => Mux757.IN67
AVS_Address[3] => Mux758.IN67
AVS_Address[3] => Mux759.IN67
AVS_Address[3] => Mux760.IN67
AVS_Address[3] => Mux761.IN67
AVS_Address[3] => Mux762.IN67
AVS_Address[3] => Mux763.IN67
AVS_Address[3] => Mux764.IN67
AVS_Address[3] => Mux765.IN67
AVS_Address[3] => Mux766.IN67
AVS_Address[3] => Mux767.IN67
AVS_Address[3] => Mux768.IN67
AVS_Address[3] => Mux769.IN67
AVS_Address[3] => Mux770.IN67
AVS_Address[3] => Mux771.IN67
AVS_Address[3] => Mux772.IN67
AVS_Address[3] => Mux773.IN67
AVS_Address[3] => Mux774.IN67
AVS_Address[3] => Mux775.IN67
AVS_Address[3] => Mux776.IN67
AVS_Address[3] => Mux777.IN67
AVS_Address[3] => Mux778.IN67
AVS_Address[3] => Mux779.IN67
AVS_Address[3] => Mux780.IN67
AVS_Address[3] => Mux781.IN67
AVS_Address[3] => Mux782.IN67
AVS_Address[3] => Mux783.IN67
AVS_Address[3] => Mux784.IN67
AVS_Address[3] => Mux785.IN67
AVS_Address[3] => Mux786.IN67
AVS_Address[3] => Mux787.IN67
AVS_Address[3] => Mux788.IN67
AVS_Address[3] => Mux789.IN67
AVS_Address[3] => Mux790.IN67
AVS_Address[3] => Mux791.IN67
AVS_Address[3] => Mux792.IN67
AVS_Address[3] => Mux793.IN67
AVS_Address[3] => Mux794.IN67
AVS_Address[3] => Mux795.IN67
AVS_Address[3] => Mux796.IN67
AVS_Address[3] => Mux797.IN67
AVS_Address[3] => Mux798.IN67
AVS_Address[3] => Mux799.IN67
AVS_Address[3] => Mux800.IN67
AVS_Address[3] => Mux801.IN67
AVS_Address[3] => Mux802.IN67
AVS_Address[3] => Mux803.IN67
AVS_Address[3] => Mux804.IN67
AVS_Address[3] => Mux805.IN67
AVS_Address[3] => Mux806.IN67
AVS_Address[3] => Mux807.IN67
AVS_Address[3] => Mux808.IN67
AVS_Address[3] => Mux809.IN67
AVS_Address[3] => Mux810.IN67
AVS_Address[3] => Mux811.IN67
AVS_Address[3] => Mux812.IN67
AVS_Address[3] => Mux813.IN67
AVS_Address[3] => Mux814.IN67
AVS_Address[3] => Mux815.IN67
AVS_Address[3] => Mux816.IN67
AVS_Address[3] => Mux817.IN67
AVS_Address[3] => Mux818.IN67
AVS_Address[3] => Mux819.IN67
AVS_Address[3] => Mux820.IN67
AVS_Address[3] => Mux821.IN67
AVS_Address[3] => Mux822.IN67
AVS_Address[3] => Mux823.IN67
AVS_Address[3] => Mux824.IN67
AVS_Address[3] => Mux825.IN67
AVS_Address[3] => Mux826.IN67
AVS_Address[3] => Mux827.IN67
AVS_Address[3] => Mux828.IN67
AVS_Address[3] => Mux829.IN67
AVS_Address[3] => Mux830.IN67
AVS_Address[3] => Mux831.IN67
AVS_Address[3] => Mux832.IN67
AVS_Address[3] => Mux833.IN67
AVS_Address[3] => Mux834.IN67
AVS_Address[3] => Mux835.IN67
AVS_Address[3] => Mux836.IN67
AVS_Address[3] => Mux837.IN67
AVS_Address[3] => Mux838.IN67
AVS_Address[3] => Mux839.IN67
AVS_Address[3] => Mux840.IN67
AVS_Address[3] => Mux841.IN67
AVS_Address[3] => Mux842.IN67
AVS_Address[3] => Mux843.IN67
AVS_Address[3] => Mux844.IN67
AVS_Address[3] => Mux845.IN67
AVS_Address[3] => Mux846.IN67
AVS_Address[3] => Mux847.IN67
AVS_Address[3] => Mux848.IN67
AVS_Address[3] => Mux849.IN67
AVS_Address[3] => Mux850.IN67
AVS_Address[3] => Mux851.IN67
AVS_Address[3] => Mux852.IN67
AVS_Address[3] => Mux853.IN67
AVS_Address[3] => Mux854.IN67
AVS_Address[3] => Mux855.IN67
AVS_Address[3] => Mux856.IN67
AVS_Address[3] => Mux857.IN67
AVS_Address[3] => Mux858.IN67
AVS_Address[3] => Mux859.IN67
AVS_Address[3] => Mux860.IN67
AVS_Address[3] => Mux861.IN67
AVS_Address[3] => Mux862.IN67
AVS_Address[3] => Mux863.IN67
AVS_Address[3] => Mux864.IN67
AVS_Address[3] => Mux865.IN67
AVS_Address[3] => Mux866.IN67
AVS_Address[3] => Mux867.IN67
AVS_Address[3] => Mux868.IN67
AVS_Address[3] => Mux869.IN67
AVS_Address[3] => Mux870.IN67
AVS_Address[3] => Mux871.IN67
AVS_Address[3] => Mux872.IN67
AVS_Address[3] => Mux873.IN67
AVS_Address[3] => Mux874.IN67
AVS_Address[3] => Mux875.IN67
AVS_Address[3] => Mux876.IN67
AVS_Address[3] => Mux877.IN67
AVS_Address[3] => Mux878.IN67
AVS_Address[3] => Mux879.IN67
AVS_Address[3] => Mux880.IN67
AVS_Address[3] => Mux881.IN67
AVS_Address[3] => Mux882.IN67
AVS_Address[3] => Mux883.IN67
AVS_Address[3] => Mux884.IN67
AVS_Address[3] => Mux885.IN67
AVS_Address[3] => Mux886.IN67
AVS_Address[3] => Mux887.IN67
AVS_Address[3] => Mux888.IN67
AVS_Address[3] => Mux889.IN67
AVS_Address[3] => Mux890.IN67
AVS_Address[3] => Mux891.IN67
AVS_Address[3] => Mux892.IN67
AVS_Address[3] => Mux893.IN67
AVS_Address[3] => Mux894.IN67
AVS_Address[3] => Mux895.IN67
AVS_Address[3] => Mux896.IN67
AVS_Address[3] => Mux897.IN67
AVS_Address[3] => Mux898.IN67
AVS_Address[3] => Mux899.IN67
AVS_Address[3] => Mux900.IN67
AVS_Address[3] => Mux901.IN67
AVS_Address[3] => Mux902.IN67
AVS_Address[3] => Mux903.IN67
AVS_Address[3] => Mux904.IN67
AVS_Address[3] => Mux905.IN67
AVS_Address[3] => Mux906.IN67
AVS_Address[3] => Mux907.IN67
AVS_Address[3] => Mux908.IN67
AVS_Address[3] => Mux909.IN67
AVS_Address[3] => Mux910.IN67
AVS_Address[3] => Mux911.IN67
AVS_Address[3] => Mux912.IN67
AVS_Address[3] => Mux913.IN67
AVS_Address[3] => Mux914.IN67
AVS_Address[3] => Mux915.IN67
AVS_Address[3] => Mux916.IN67
AVS_Address[3] => Mux917.IN67
AVS_Address[3] => Mux918.IN67
AVS_Address[3] => Mux919.IN67
AVS_Address[3] => Mux920.IN67
AVS_Address[3] => Mux921.IN67
AVS_Address[3] => Mux922.IN67
AVS_Address[3] => Mux923.IN67
AVS_Address[3] => Mux924.IN67
AVS_Address[3] => Mux925.IN67
AVS_Address[3] => Mux926.IN67
AVS_Address[3] => Mux927.IN67
AVS_Address[3] => Mux928.IN67
AVS_Address[3] => Mux929.IN67
AVS_Address[3] => Mux930.IN67
AVS_Address[3] => Mux931.IN67
AVS_Address[3] => Mux932.IN67
AVS_Address[3] => Mux933.IN67
AVS_Address[3] => Mux934.IN67
AVS_Address[3] => Mux935.IN67
AVS_Address[3] => Mux936.IN67
AVS_Address[3] => Mux937.IN67
AVS_Address[3] => Mux938.IN67
AVS_Address[3] => Mux939.IN67
AVS_Address[3] => Mux940.IN67
AVS_Address[3] => Mux941.IN67
AVS_Address[3] => Mux942.IN67
AVS_Address[3] => Mux943.IN67
AVS_Address[3] => Mux944.IN67
AVS_Address[3] => Mux945.IN67
AVS_Address[3] => Mux946.IN67
AVS_Address[3] => Mux947.IN67
AVS_Address[3] => Mux948.IN67
AVS_Address[3] => Mux949.IN67
AVS_Address[3] => Mux950.IN67
AVS_Address[3] => Mux951.IN67
AVS_Address[3] => Mux952.IN67
AVS_Address[3] => Mux953.IN67
AVS_Address[3] => Mux954.IN67
AVS_Address[3] => Mux955.IN67
AVS_Address[3] => Mux956.IN67
AVS_Address[3] => Mux957.IN67
AVS_Address[3] => Mux958.IN67
AVS_Address[3] => Mux959.IN67
AVS_Address[3] => Mux960.IN67
AVS_Address[3] => Mux961.IN67
AVS_Address[3] => Mux962.IN67
AVS_Address[3] => Mux963.IN67
AVS_Address[3] => Mux964.IN67
AVS_Address[3] => Mux965.IN67
AVS_Address[3] => Mux966.IN67
AVS_Address[3] => Mux967.IN67
AVS_Address[3] => Mux968.IN67
AVS_Address[3] => Mux969.IN67
AVS_Address[3] => Mux970.IN67
AVS_Address[3] => Mux971.IN67
AVS_Address[3] => Mux972.IN67
AVS_Address[3] => Mux973.IN67
AVS_Address[3] => Mux974.IN67
AVS_Address[3] => Mux975.IN67
AVS_Address[3] => Mux976.IN67
AVS_Address[3] => Mux977.IN67
AVS_Address[3] => Mux978.IN67
AVS_Address[3] => Mux979.IN67
AVS_Address[3] => Mux980.IN67
AVS_Address[3] => Mux981.IN67
AVS_Address[3] => Mux982.IN67
AVS_Address[3] => Mux983.IN67
AVS_Address[3] => Mux984.IN67
AVS_Address[3] => Mux985.IN67
AVS_Address[3] => Mux986.IN67
AVS_Address[3] => Mux987.IN67
AVS_Address[3] => Mux988.IN67
AVS_Address[3] => Mux989.IN67
AVS_Address[3] => Mux990.IN67
AVS_Address[3] => Mux991.IN67
AVS_Address[3] => Mux992.IN67
AVS_Address[3] => Mux993.IN67
AVS_Address[3] => Mux994.IN67
AVS_Address[3] => Mux995.IN67
AVS_Address[3] => Mux996.IN67
AVS_Address[3] => Mux997.IN67
AVS_Address[3] => Mux998.IN67
AVS_Address[3] => Mux999.IN67
AVS_Address[3] => Mux1000.IN67
AVS_Address[3] => Mux1001.IN67
AVS_Address[3] => Mux1002.IN67
AVS_Address[3] => Mux1003.IN67
AVS_Address[3] => Mux1004.IN67
AVS_Address[3] => Mux1005.IN67
AVS_Address[3] => Mux1006.IN67
AVS_Address[3] => Mux1007.IN67
AVS_Address[3] => Mux1008.IN67
AVS_Address[3] => Mux1009.IN67
AVS_Address[3] => Mux1010.IN67
AVS_Address[3] => Mux1011.IN67
AVS_Address[3] => Mux1012.IN67
AVS_Address[3] => Mux1013.IN67
AVS_Address[3] => Mux1014.IN67
AVS_Address[3] => Mux1015.IN67
AVS_Address[3] => Mux1016.IN67
AVS_Address[3] => Mux1017.IN67
AVS_Address[3] => Mux1018.IN67
AVS_Address[3] => Mux1019.IN67
AVS_Address[3] => Mux1020.IN67
AVS_Address[3] => Mux1021.IN67
AVS_Address[3] => Mux1022.IN67
AVS_Address[3] => Mux1023.IN67
AVS_Address[3] => Mux1024.IN67
AVS_Address[3] => Mux1025.IN67
AVS_Address[3] => Mux1026.IN67
AVS_Address[3] => Mux1027.IN67
AVS_Address[3] => Mux1028.IN67
AVS_Address[3] => Mux1029.IN67
AVS_Address[3] => Mux1030.IN67
AVS_Address[3] => Mux1031.IN67
AVS_Address[3] => Mux1032.IN67
AVS_Address[3] => Mux1033.IN67
AVS_Address[3] => Mux1034.IN67
AVS_Address[3] => Mux1035.IN67
AVS_Address[3] => Mux1036.IN67
AVS_Address[3] => Mux1037.IN67
AVS_Address[3] => Mux1038.IN67
AVS_Address[3] => Mux1039.IN67
AVS_Address[3] => Mux1040.IN67
AVS_Address[3] => Mux1041.IN68
AVS_Address[3] => Mux1042.IN67
AVS_Address[3] => Mux1043.IN67
AVS_Address[3] => Mux1044.IN67
AVS_Address[3] => Mux1045.IN67
AVS_Address[3] => Mux1046.IN67
AVS_Address[3] => Mux1047.IN67
AVS_Address[3] => Mux1048.IN67
AVS_Address[3] => Mux1049.IN67
AVS_Address[3] => Mux1050.IN67
AVS_Address[3] => Mux1051.IN67
AVS_Address[3] => Mux1052.IN67
AVS_Address[3] => Mux1053.IN67
AVS_Address[3] => Mux1054.IN67
AVS_Address[3] => Mux1055.IN67
AVS_Address[3] => Mux1056.IN67
AVS_Address[3] => Mux1057.IN67
AVS_Address[3] => Mux1058.IN67
AVS_Address[3] => Mux1059.IN67
AVS_Address[3] => Mux1060.IN67
AVS_Address[3] => Mux1061.IN67
AVS_Address[3] => Mux1062.IN67
AVS_Address[3] => Mux1063.IN67
AVS_Address[3] => Mux1064.IN67
AVS_Address[3] => Mux1065.IN67
AVS_Address[3] => Mux1066.IN67
AVS_Address[3] => Mux1067.IN67
AVS_Address[3] => Mux1068.IN67
AVS_Address[3] => Mux1069.IN67
AVS_Address[3] => Mux1070.IN67
AVS_Address[3] => Mux1071.IN67
AVS_Address[3] => Mux1072.IN67
AVS_Address[3] => Mux1073.IN67
AVS_Address[3] => Mux1074.IN67
AVS_Address[3] => Mux1075.IN67
AVS_Address[3] => Mux1076.IN67
AVS_Address[3] => Mux1077.IN67
AVS_Address[3] => Mux1078.IN67
AVS_Address[3] => Mux1079.IN67
AVS_Address[3] => Mux1080.IN67
AVS_Address[3] => Mux1081.IN67
AVS_Address[3] => Mux1082.IN67
AVS_Address[3] => Mux1083.IN67
AVS_Address[3] => Mux1084.IN67
AVS_Address[3] => Mux1085.IN67
AVS_Address[3] => Mux1086.IN67
AVS_Address[3] => Mux1087.IN67
AVS_Address[3] => Mux1088.IN67
AVS_Address[3] => Mux1089.IN67
AVS_Address[3] => Mux1090.IN67
AVS_Address[3] => Mux1091.IN67
AVS_Address[3] => Mux1092.IN67
AVS_Address[3] => Mux1093.IN67
AVS_Address[3] => Mux1094.IN67
AVS_Address[3] => Mux1095.IN67
AVS_Address[3] => Mux1096.IN67
AVS_Address[3] => Mux1097.IN67
AVS_Address[3] => Mux1098.IN67
AVS_Address[3] => Mux1099.IN67
AVS_Address[3] => Mux1100.IN67
AVS_Address[3] => Mux1101.IN67
AVS_Address[3] => Mux1102.IN67
AVS_Address[3] => Mux1103.IN67
AVS_Address[3] => Mux1104.IN67
AVS_Address[3] => Mux1105.IN67
AVS_Address[3] => Mux1106.IN67
AVS_Address[3] => Mux1107.IN67
AVS_Address[3] => Mux1108.IN67
AVS_Address[3] => Mux1109.IN67
AVS_Address[3] => Mux1110.IN67
AVS_Address[3] => Mux1111.IN67
AVS_Address[3] => Mux1112.IN67
AVS_Address[3] => Mux1113.IN67
AVS_Address[3] => Mux1114.IN67
AVS_Address[3] => Mux1115.IN67
AVS_Address[3] => Mux1116.IN67
AVS_Address[3] => Mux1117.IN67
AVS_Address[3] => Mux1118.IN67
AVS_Address[3] => Mux1119.IN67
AVS_Address[3] => Mux1120.IN67
AVS_Address[3] => Mux1121.IN67
AVS_Address[3] => Mux1122.IN67
AVS_Address[3] => Mux1123.IN67
AVS_Address[3] => Mux1124.IN67
AVS_Address[3] => Mux1125.IN67
AVS_Address[3] => Mux1126.IN67
AVS_Address[3] => Mux1127.IN67
AVS_Address[3] => Mux1128.IN67
AVS_Address[3] => Mux1129.IN67
AVS_Address[3] => Mux1130.IN67
AVS_Address[3] => Mux1131.IN67
AVS_Address[3] => Mux1132.IN67
AVS_Address[3] => Mux1133.IN67
AVS_Address[3] => Mux1134.IN67
AVS_Address[3] => Mux1135.IN67
AVS_Address[3] => Mux1136.IN67
AVS_Address[3] => Mux1137.IN67
AVS_Address[3] => Mux1138.IN67
AVS_Address[3] => Mux1139.IN67
AVS_Address[3] => Mux1140.IN67
AVS_Address[3] => Mux1141.IN67
AVS_Address[3] => Mux1142.IN67
AVS_Address[3] => Mux1143.IN67
AVS_Address[3] => Mux1144.IN67
AVS_Address[3] => Mux1145.IN67
AVS_Address[3] => Mux1146.IN67
AVS_Address[3] => Mux1147.IN67
AVS_Address[3] => Mux1148.IN67
AVS_Address[3] => Mux1149.IN67
AVS_Address[3] => Mux1150.IN67
AVS_Address[3] => Mux1151.IN67
AVS_Address[3] => Mux1152.IN67
AVS_Address[3] => Mux1153.IN67
AVS_Address[3] => Mux1154.IN67
AVS_Address[3] => Mux1155.IN67
AVS_Address[3] => Mux1156.IN67
AVS_Address[3] => Mux1157.IN67
AVS_Address[3] => Mux1158.IN67
AVS_Address[3] => Mux1159.IN67
AVS_Address[3] => Mux1160.IN67
AVS_Address[3] => Mux1161.IN67
AVS_Address[3] => Mux1162.IN67
AVS_Address[3] => Mux1163.IN67
AVS_Address[3] => Mux1164.IN67
AVS_Address[3] => Mux1165.IN67
AVS_Address[3] => Mux1166.IN67
AVS_Address[3] => Mux1167.IN67
AVS_Address[3] => Mux1168.IN67
AVS_Address[3] => Mux1169.IN67
AVS_Address[3] => Mux1170.IN67
AVS_Address[3] => Mux1171.IN67
AVS_Address[3] => Mux1172.IN67
AVS_Address[3] => Mux1173.IN67
AVS_Address[3] => Mux1174.IN67
AVS_Address[3] => Mux1175.IN67
AVS_Address[3] => Mux1176.IN67
AVS_Address[3] => Mux1177.IN67
AVS_Address[3] => Mux1178.IN67
AVS_Address[3] => Mux1179.IN67
AVS_Address[3] => Mux1180.IN67
AVS_Address[3] => Mux1181.IN67
AVS_Address[3] => Mux1182.IN67
AVS_Address[3] => Mux1183.IN67
AVS_Address[3] => Mux1184.IN67
AVS_Address[3] => Mux1185.IN67
AVS_Address[3] => Mux1186.IN67
AVS_Address[3] => Mux1187.IN67
AVS_Address[3] => Mux1188.IN67
AVS_Address[3] => Mux1189.IN67
AVS_Address[3] => Mux1190.IN67
AVS_Address[3] => Mux1191.IN67
AVS_Address[3] => Mux1192.IN67
AVS_Address[3] => Mux1193.IN67
AVS_Address[3] => Mux1194.IN67
AVS_Address[3] => Mux1195.IN67
AVS_Address[3] => Mux1196.IN67
AVS_Address[3] => Mux1197.IN67
AVS_Address[3] => Mux1198.IN67
AVS_Address[3] => Mux1199.IN67
AVS_Address[3] => Mux1200.IN67
AVS_Address[3] => Mux1201.IN67
AVS_Address[3] => Mux1202.IN67
AVS_Address[3] => Mux1203.IN67
AVS_Address[3] => Mux1204.IN67
AVS_Address[3] => Mux1205.IN67
AVS_Address[3] => Mux1206.IN67
AVS_Address[3] => Mux1207.IN67
AVS_Address[3] => Mux1208.IN67
AVS_Address[3] => Mux1209.IN67
AVS_Address[3] => Mux1210.IN67
AVS_Address[3] => Mux1211.IN67
AVS_Address[3] => Mux1212.IN67
AVS_Address[3] => Mux1213.IN67
AVS_Address[3] => Mux1214.IN67
AVS_Address[3] => Mux1215.IN67
AVS_Address[3] => Mux1216.IN67
AVS_Address[3] => Mux1217.IN67
AVS_Address[3] => Mux1218.IN67
AVS_Address[3] => Mux1219.IN67
AVS_Address[3] => Mux1220.IN67
AVS_Address[3] => Mux1221.IN67
AVS_Address[3] => Mux1222.IN67
AVS_Address[3] => Mux1223.IN67
AVS_Address[3] => Mux1224.IN67
AVS_Address[3] => Mux1225.IN67
AVS_Address[3] => Mux1226.IN67
AVS_Address[3] => Mux1227.IN67
AVS_Address[3] => Mux1228.IN67
AVS_Address[3] => Mux1229.IN67
AVS_Address[3] => Mux1230.IN67
AVS_Address[3] => Mux1231.IN67
AVS_Address[3] => Mux1232.IN67
AVS_Address[3] => Mux1233.IN67
AVS_Address[3] => Mux1234.IN67
AVS_Address[3] => Mux1235.IN67
AVS_Address[3] => Mux1236.IN67
AVS_Address[3] => Mux1237.IN67
AVS_Address[3] => Mux1238.IN67
AVS_Address[3] => Mux1239.IN67
AVS_Address[3] => Mux1240.IN67
AVS_Address[3] => Mux1241.IN67
AVS_Address[3] => Mux1242.IN67
AVS_Address[3] => Mux1243.IN67
AVS_Address[3] => Mux1244.IN67
AVS_Address[3] => Mux1245.IN67
AVS_Address[3] => Mux1246.IN67
AVS_Address[3] => Mux1247.IN67
AVS_Address[3] => Mux1248.IN67
AVS_Address[3] => Mux1249.IN67
AVS_Address[3] => Mux1250.IN67
AVS_Address[3] => Mux1251.IN67
AVS_Address[3] => Mux1252.IN67
AVS_Address[3] => Mux1253.IN67
AVS_Address[3] => Mux1254.IN67
AVS_Address[3] => Mux1255.IN67
AVS_Address[3] => Mux1256.IN67
AVS_Address[3] => Mux1257.IN67
AVS_Address[3] => Mux1258.IN67
AVS_Address[3] => Mux1259.IN67
AVS_Address[3] => Mux1260.IN67
AVS_Address[3] => Mux1261.IN67
AVS_Address[3] => Mux1262.IN67
AVS_Address[3] => Mux1263.IN67
AVS_Address[3] => Mux1264.IN67
AVS_Address[3] => Mux1265.IN67
AVS_Address[3] => Mux1266.IN67
AVS_Address[3] => Mux1267.IN67
AVS_Address[3] => Mux1268.IN67
AVS_Address[3] => Mux1269.IN67
AVS_Address[3] => Mux1270.IN67
AVS_Address[3] => Mux1271.IN67
AVS_Address[3] => Mux1272.IN67
AVS_Address[3] => Mux1273.IN67
AVS_Address[3] => Mux1274.IN67
AVS_Address[3] => Mux1275.IN67
AVS_Address[3] => Mux1276.IN67
AVS_Address[3] => Mux1277.IN67
AVS_Address[3] => Mux1278.IN67
AVS_Address[3] => Mux1279.IN67
AVS_Address[3] => Mux1280.IN67
AVS_Address[3] => Mux1281.IN67
AVS_Address[3] => Mux1282.IN67
AVS_Address[3] => Mux1283.IN67
AVS_Address[3] => Mux1284.IN67
AVS_Address[3] => Mux1285.IN67
AVS_Address[3] => Mux1286.IN67
AVS_Address[3] => Mux1287.IN67
AVS_Address[3] => Mux1288.IN67
AVS_Address[3] => Mux1289.IN67
AVS_Address[3] => Mux1290.IN67
AVS_Address[3] => Mux1291.IN67
AVS_Address[3] => Mux1292.IN67
AVS_Address[3] => Mux1293.IN67
AVS_Address[3] => Mux1294.IN67
AVS_Address[3] => Mux1295.IN67
AVS_Address[3] => Mux1296.IN67
AVS_Address[3] => Mux1297.IN67
AVS_Address[3] => Mux1298.IN67
AVS_Address[3] => Mux1299.IN67
AVS_Address[3] => Mux1300.IN67
AVS_Address[3] => Mux1301.IN67
AVS_Address[3] => Mux1302.IN67
AVS_Address[3] => Mux1303.IN67
AVS_Address[3] => Mux1304.IN67
AVS_Address[3] => Mux1305.IN67
AVS_Address[3] => Mux1306.IN67
AVS_Address[3] => Mux1307.IN67
AVS_Address[3] => Mux1308.IN67
AVS_Address[3] => Mux1309.IN67
AVS_Address[3] => Mux1310.IN67
AVS_Address[3] => Mux1311.IN67
AVS_Address[3] => Mux1312.IN67
AVS_Address[3] => Mux1313.IN67
AVS_Address[3] => Mux1314.IN67
AVS_Address[3] => Mux1315.IN67
AVS_Address[3] => Mux1316.IN67
AVS_Address[3] => Mux1317.IN67
AVS_Address[3] => Mux1318.IN67
AVS_Address[3] => Mux1319.IN67
AVS_Address[3] => Mux1320.IN67
AVS_Address[3] => Mux1321.IN67
AVS_Address[3] => Mux1322.IN67
AVS_Address[3] => Mux1323.IN67
AVS_Address[3] => Mux1324.IN67
AVS_Address[3] => Mux1325.IN67
AVS_Address[3] => Mux1326.IN67
AVS_Address[3] => Mux1327.IN67
AVS_Address[3] => Mux1328.IN67
AVS_Address[3] => Mux1329.IN67
AVS_Address[3] => Mux1330.IN67
AVS_Address[3] => Mux1331.IN67
AVS_Address[3] => Mux1332.IN67
AVS_Address[3] => Mux1333.IN67
AVS_Address[3] => Mux1334.IN67
AVS_Address[3] => Mux1335.IN67
AVS_Address[3] => Mux1336.IN67
AVS_Address[3] => Mux1337.IN67
AVS_Address[3] => Mux1338.IN67
AVS_Address[3] => Mux1339.IN67
AVS_Address[3] => Mux1340.IN67
AVS_Address[3] => Mux1341.IN67
AVS_Address[3] => Mux1342.IN67
AVS_Address[3] => Mux1343.IN67
AVS_Address[3] => Mux1344.IN67
AVS_Address[3] => Mux1345.IN67
AVS_Address[3] => Mux1346.IN67
AVS_Address[3] => Mux1347.IN67
AVS_Address[3] => Mux1348.IN67
AVS_Address[3] => Mux1349.IN67
AVS_Address[3] => Mux1350.IN67
AVS_Address[3] => Mux1351.IN67
AVS_Address[3] => Mux1352.IN67
AVS_Address[3] => Mux1353.IN67
AVS_Address[3] => Mux1354.IN67
AVS_Address[3] => Mux1355.IN67
AVS_Address[3] => Mux1356.IN67
AVS_Address[3] => Mux1357.IN67
AVS_Address[3] => Mux1358.IN67
AVS_Address[3] => Mux1359.IN67
AVS_Address[3] => Mux1360.IN67
AVS_Address[3] => Mux1361.IN67
AVS_Address[3] => Mux1362.IN67
AVS_Address[3] => Mux1363.IN67
AVS_Address[3] => Mux1364.IN67
AVS_Address[3] => Mux1365.IN67
AVS_Address[3] => Mux1366.IN67
AVS_Address[3] => Mux1367.IN67
AVS_Address[3] => Mux1368.IN67
AVS_Address[3] => Mux1369.IN67
AVS_Address[3] => Mux1370.IN67
AVS_Address[3] => Mux1371.IN67
AVS_Address[3] => Mux1372.IN67
AVS_Address[3] => Mux1373.IN67
AVS_Address[3] => Mux1374.IN67
AVS_Address[3] => Mux1375.IN67
AVS_Address[3] => Mux1376.IN67
AVS_Address[3] => Mux1377.IN67
AVS_Address[3] => Mux1378.IN67
AVS_Address[3] => Mux1379.IN67
AVS_Address[3] => Mux1380.IN67
AVS_Address[3] => Mux1381.IN67
AVS_Address[3] => Mux1382.IN67
AVS_Address[3] => Mux1383.IN67
AVS_Address[3] => Mux1384.IN67
AVS_Address[3] => Mux1385.IN67
AVS_Address[3] => Mux1386.IN67
AVS_Address[3] => Mux1387.IN67
AVS_Address[3] => Mux1388.IN67
AVS_Address[3] => Mux1389.IN67
AVS_Address[3] => Mux1390.IN67
AVS_Address[3] => Mux1391.IN67
AVS_Address[3] => Mux1392.IN67
AVS_Address[3] => Mux1393.IN67
AVS_Address[3] => Mux1394.IN67
AVS_Address[3] => Mux1395.IN67
AVS_Address[3] => Mux1396.IN67
AVS_Address[3] => Mux1397.IN67
AVS_Address[3] => Mux1398.IN67
AVS_Address[3] => Mux1399.IN67
AVS_Address[3] => Mux1400.IN67
AVS_Address[3] => Mux1401.IN67
AVS_Address[3] => Mux1402.IN67
AVS_Address[3] => Mux1403.IN67
AVS_Address[3] => Mux1404.IN67
AVS_Address[3] => Mux1405.IN67
AVS_Address[3] => Mux1406.IN67
AVS_Address[3] => Mux1407.IN67
AVS_Address[3] => Mux1408.IN67
AVS_Address[3] => Mux1409.IN67
AVS_Address[3] => Mux1410.IN67
AVS_Address[3] => Mux1411.IN67
AVS_Address[3] => Mux1412.IN67
AVS_Address[3] => Mux1413.IN67
AVS_Address[3] => Mux1414.IN67
AVS_Address[3] => Mux1415.IN67
AVS_Address[3] => Mux1416.IN67
AVS_Address[3] => Mux1417.IN67
AVS_Address[3] => Mux1418.IN67
AVS_Address[3] => Mux1419.IN67
AVS_Address[3] => Mux1420.IN67
AVS_Address[3] => Mux1421.IN67
AVS_Address[3] => Mux1422.IN67
AVS_Address[3] => Mux1423.IN67
AVS_Address[3] => Mux1424.IN67
AVS_Address[3] => Mux1425.IN67
AVS_Address[3] => Mux1426.IN67
AVS_Address[3] => Mux1427.IN67
AVS_Address[3] => Mux1428.IN67
AVS_Address[3] => Mux1429.IN67
AVS_Address[3] => Mux1430.IN67
AVS_Address[3] => Mux1431.IN67
AVS_Address[3] => Mux1432.IN67
AVS_Address[3] => Mux1433.IN67
AVS_Address[3] => Mux1434.IN67
AVS_Address[3] => Mux1435.IN67
AVS_Address[3] => Mux1436.IN67
AVS_Address[3] => Mux1437.IN67
AVS_Address[3] => Mux1438.IN67
AVS_Address[3] => Mux1439.IN67
AVS_Address[3] => Mux1440.IN67
AVS_Address[3] => Mux1441.IN67
AVS_Address[3] => Mux1442.IN67
AVS_Address[3] => Mux1443.IN67
AVS_Address[3] => Mux1444.IN67
AVS_Address[3] => Mux1445.IN67
AVS_Address[3] => Mux1446.IN67
AVS_Address[3] => Mux1447.IN67
AVS_Address[3] => Mux1448.IN67
AVS_Address[3] => Mux1449.IN67
AVS_Address[3] => Mux1450.IN67
AVS_Address[3] => Mux1451.IN67
AVS_Address[3] => Mux1452.IN67
AVS_Address[3] => Mux1453.IN67
AVS_Address[3] => Mux1454.IN67
AVS_Address[3] => Mux1455.IN67
AVS_Address[3] => Mux1456.IN67
AVS_Address[3] => Mux1457.IN67
AVS_Address[3] => Mux1458.IN67
AVS_Address[3] => Mux1459.IN67
AVS_Address[3] => Mux1460.IN67
AVS_Address[3] => Mux1461.IN67
AVS_Address[3] => Mux1462.IN67
AVS_Address[3] => Mux1463.IN67
AVS_Address[3] => Mux1464.IN67
AVS_Address[3] => Mux1465.IN67
AVS_Address[3] => Mux1466.IN67
AVS_Address[3] => Mux1467.IN67
AVS_Address[3] => Mux1468.IN67
AVS_Address[3] => Mux1469.IN67
AVS_Address[3] => Mux1470.IN67
AVS_Address[3] => Mux1471.IN67
AVS_Address[3] => Mux1472.IN67
AVS_Address[3] => Mux1473.IN67
AVS_Address[3] => Mux1474.IN67
AVS_Address[3] => Mux1475.IN67
AVS_Address[3] => Mux1476.IN67
AVS_Address[3] => Mux1477.IN67
AVS_Address[3] => Mux1478.IN67
AVS_Address[3] => Mux1479.IN67
AVS_Address[3] => Mux1480.IN67
AVS_Address[3] => Mux1481.IN67
AVS_Address[3] => Mux1482.IN67
AVS_Address[3] => Mux1483.IN67
AVS_Address[3] => Mux1484.IN67
AVS_Address[3] => Mux1485.IN67
AVS_Address[3] => Mux1486.IN67
AVS_Address[3] => Mux1487.IN67
AVS_Address[3] => Mux1488.IN67
AVS_Address[3] => Mux1489.IN67
AVS_Address[3] => Mux1490.IN67
AVS_Address[3] => Mux1491.IN67
AVS_Address[3] => Mux1492.IN67
AVS_Address[3] => Mux1493.IN67
AVS_Address[3] => Mux1494.IN67
AVS_Address[3] => Mux1495.IN67
AVS_Address[3] => Mux1496.IN67
AVS_Address[3] => Mux1497.IN67
AVS_Address[3] => Mux1498.IN67
AVS_Address[3] => Mux1499.IN67
AVS_Address[3] => Mux1500.IN67
AVS_Address[3] => Mux1501.IN67
AVS_Address[3] => Mux1502.IN67
AVS_Address[3] => Mux1503.IN67
AVS_Address[3] => Mux1504.IN67
AVS_Address[3] => Mux1505.IN67
AVS_Address[3] => Mux1506.IN67
AVS_Address[3] => Mux1507.IN67
AVS_Address[3] => Mux1508.IN67
AVS_Address[3] => Mux1509.IN67
AVS_Address[3] => Mux1510.IN67
AVS_Address[3] => Mux1511.IN67
AVS_Address[3] => Mux1512.IN67
AVS_Address[3] => Mux1513.IN67
AVS_Address[3] => Mux1514.IN67
AVS_Address[3] => Mux1515.IN67
AVS_Address[3] => Mux1516.IN67
AVS_Address[3] => Mux1517.IN67
AVS_Address[3] => Mux1518.IN67
AVS_Address[3] => Mux1519.IN67
AVS_Address[3] => Mux1520.IN67
AVS_Address[3] => Mux1521.IN67
AVS_Address[3] => Mux1522.IN67
AVS_Address[3] => Mux1523.IN67
AVS_Address[3] => Mux1524.IN67
AVS_Address[3] => Mux1525.IN67
AVS_Address[3] => Mux1526.IN67
AVS_Address[3] => Mux1527.IN67
AVS_Address[3] => Mux1528.IN67
AVS_Address[3] => Mux1529.IN67
AVS_Address[3] => Mux1530.IN67
AVS_Address[3] => Mux1531.IN67
AVS_Address[3] => Mux1532.IN67
AVS_Address[3] => Mux1533.IN67
AVS_Address[3] => Mux1534.IN67
AVS_Address[3] => Mux1535.IN67
AVS_Address[3] => Mux1536.IN67
AVS_Address[3] => Mux1537.IN67
AVS_Address[3] => Mux1538.IN67
AVS_Address[3] => Mux1539.IN67
AVS_Address[3] => Mux1540.IN67
AVS_Address[3] => Mux1541.IN67
AVS_Address[3] => Mux1542.IN67
AVS_Address[3] => Mux1543.IN67
AVS_Address[3] => Mux1544.IN67
AVS_Address[3] => Mux1545.IN67
AVS_Address[3] => Mux1546.IN67
AVS_Address[3] => Mux1547.IN67
AVS_Address[3] => Mux1548.IN67
AVS_Address[3] => Mux1549.IN67
AVS_Address[3] => Mux1550.IN67
AVS_Address[3] => Mux1551.IN67
AVS_Address[3] => Mux1552.IN67
AVS_Address[3] => Mux1553.IN67
AVS_Address[3] => Mux1554.IN67
AVS_Address[3] => Mux1555.IN67
AVS_Address[3] => Mux1556.IN67
AVS_Address[3] => Mux1557.IN67
AVS_Address[3] => Mux1558.IN67
AVS_Address[3] => Mux1559.IN67
AVS_Address[3] => Mux1560.IN67
AVS_Address[3] => Mux1561.IN67
AVS_Address[3] => Mux1562.IN67
AVS_Address[3] => Mux1563.IN67
AVS_Address[3] => Mux1564.IN67
AVS_Address[3] => Mux1565.IN67
AVS_Address[3] => Mux1566.IN67
AVS_Address[3] => Mux1567.IN67
AVS_Address[3] => Mux1568.IN67
AVS_Address[3] => Mux1569.IN67
AVS_Address[3] => Mux1570.IN67
AVS_Address[3] => Mux1571.IN67
AVS_Address[3] => Mux1572.IN67
AVS_Address[3] => Mux1573.IN67
AVS_Address[3] => Mux1574.IN67
AVS_Address[3] => Mux1575.IN67
AVS_Address[3] => Mux1576.IN67
AVS_Address[3] => Mux1577.IN67
AVS_Address[3] => Mux1578.IN67
AVS_Address[3] => Mux1579.IN67
AVS_Address[3] => Mux1580.IN67
AVS_Address[3] => Mux1581.IN67
AVS_Address[3] => Mux1582.IN67
AVS_Address[3] => Mux1583.IN67
AVS_Address[3] => Mux1584.IN67
AVS_Address[3] => Mux1585.IN67
AVS_Address[3] => Mux1586.IN67
AVS_Address[3] => Mux1587.IN67
AVS_Address[3] => Mux1588.IN67
AVS_Address[3] => Mux1589.IN67
AVS_Address[3] => Mux1590.IN67
AVS_Address[3] => Mux1591.IN67
AVS_Address[3] => Mux1592.IN67
AVS_Address[3] => Mux1593.IN67
AVS_Address[3] => Mux1594.IN67
AVS_Address[3] => Mux1595.IN67
AVS_Address[3] => Mux1596.IN67
AVS_Address[3] => Mux1597.IN67
AVS_Address[3] => Mux1598.IN67
AVS_Address[3] => Mux1599.IN67
AVS_Address[3] => Mux1600.IN67
AVS_Address[3] => Mux1601.IN67
AVS_Address[3] => Mux1602.IN67
AVS_Address[3] => Mux1603.IN67
AVS_Address[3] => Mux1604.IN67
AVS_Address[3] => Mux1605.IN67
AVS_Address[3] => Mux1606.IN67
AVS_Address[3] => Mux1607.IN67
AVS_Address[3] => Mux1608.IN67
AVS_Address[3] => Mux1609.IN67
AVS_Address[3] => Mux1610.IN67
AVS_Address[3] => Mux1611.IN67
AVS_Address[3] => Mux1612.IN67
AVS_Address[3] => Mux1613.IN67
AVS_Address[3] => Mux1614.IN67
AVS_Address[3] => Mux1615.IN67
AVS_Address[3] => Mux1616.IN67
AVS_Address[3] => Mux1617.IN67
AVS_Address[3] => Mux1618.IN67
AVS_Address[3] => Mux1619.IN67
AVS_Address[3] => Mux1620.IN67
AVS_Address[3] => Mux1621.IN67
AVS_Address[3] => Mux1622.IN67
AVS_Address[3] => Mux1623.IN67
AVS_Address[3] => Mux1624.IN67
AVS_Address[3] => Mux1625.IN67
AVS_Address[3] => Mux1626.IN67
AVS_Address[3] => Mux1627.IN67
AVS_Address[3] => Mux1628.IN67
AVS_Address[3] => Mux1629.IN67
AVS_Address[3] => Mux1630.IN67
AVS_Address[3] => Mux1631.IN67
AVS_Address[3] => Mux1632.IN67
AVS_Address[3] => Mux1633.IN67
AVS_Address[3] => Mux1634.IN67
AVS_Address[3] => Mux1635.IN67
AVS_Address[3] => Mux1636.IN67
AVS_Address[3] => Mux1637.IN67
AVS_Address[3] => Mux1638.IN67
AVS_Address[3] => Mux1639.IN67
AVS_Address[3] => Mux1640.IN67
AVS_Address[3] => Mux1641.IN67
AVS_Address[3] => Mux1642.IN67
AVS_Address[3] => Mux1643.IN67
AVS_Address[3] => Mux1644.IN67
AVS_Address[3] => Mux1645.IN67
AVS_Address[3] => Mux1646.IN67
AVS_Address[3] => Mux1647.IN67
AVS_Address[3] => Mux1648.IN67
AVS_Address[3] => Mux1649.IN67
AVS_Address[3] => Mux1650.IN67
AVS_Address[3] => Mux1651.IN67
AVS_Address[3] => Mux1652.IN67
AVS_Address[3] => Mux1653.IN67
AVS_Address[3] => Mux1654.IN67
AVS_Address[3] => Mux1655.IN67
AVS_Address[3] => Mux1656.IN67
AVS_Address[3] => Mux1657.IN67
AVS_Address[3] => Mux1658.IN67
AVS_Address[3] => Mux1659.IN67
AVS_Address[3] => Mux1660.IN67
AVS_Address[3] => Mux1661.IN67
AVS_Address[3] => Mux1662.IN67
AVS_Address[3] => Mux1663.IN67
AVS_Address[3] => Mux1664.IN67
AVS_Address[3] => Mux1665.IN67
AVS_Address[3] => Mux1666.IN67
AVS_Address[3] => Mux1667.IN67
AVS_Address[3] => Mux1668.IN67
AVS_Address[3] => Mux1669.IN67
AVS_Address[3] => Mux1670.IN67
AVS_Address[3] => Mux1671.IN67
AVS_Address[3] => Mux1672.IN67
AVS_Address[3] => Mux1673.IN67
AVS_Address[3] => Mux1674.IN67
AVS_Address[3] => Mux1675.IN67
AVS_Address[3] => Mux1676.IN67
AVS_Address[3] => Mux1677.IN67
AVS_Address[3] => Mux1678.IN67
AVS_Address[3] => Mux1679.IN67
AVS_Address[3] => Mux1680.IN67
AVS_Address[3] => Mux1681.IN67
AVS_Address[3] => Mux1682.IN67
AVS_Address[3] => Mux1683.IN67
AVS_Address[3] => Mux1684.IN67
AVS_Address[3] => Mux1685.IN67
AVS_Address[3] => Mux1686.IN67
AVS_Address[3] => Mux1687.IN67
AVS_Address[3] => Mux1688.IN67
AVS_Address[3] => Mux1689.IN67
AVS_Address[3] => Mux1690.IN67
AVS_Address[3] => Mux1691.IN67
AVS_Address[3] => Mux1692.IN67
AVS_Address[3] => Mux1693.IN67
AVS_Address[3] => Mux1694.IN67
AVS_Address[3] => Mux1695.IN67
AVS_Address[3] => Mux1696.IN67
AVS_Address[3] => Mux1697.IN67
AVS_Address[3] => Mux1698.IN67
AVS_Address[3] => Mux1699.IN67
AVS_Address[3] => Mux1700.IN67
AVS_Address[3] => Mux1701.IN67
AVS_Address[3] => Mux1702.IN67
AVS_Address[3] => Mux1703.IN67
AVS_Address[3] => Mux1704.IN67
AVS_Address[3] => Mux1705.IN67
AVS_Address[3] => Mux1706.IN67
AVS_Address[3] => Mux1707.IN67
AVS_Address[3] => Mux1708.IN67
AVS_Address[3] => Mux1709.IN67
AVS_Address[3] => Mux1710.IN67
AVS_Address[3] => Mux1711.IN67
AVS_Address[3] => Mux1712.IN67
AVS_Address[3] => Mux1713.IN67
AVS_Address[3] => Mux1714.IN67
AVS_Address[3] => Mux1715.IN67
AVS_Address[3] => Mux1716.IN67
AVS_Address[3] => Mux1717.IN67
AVS_Address[3] => Mux1718.IN67
AVS_Address[3] => Mux1719.IN67
AVS_Address[3] => Mux1720.IN67
AVS_Address[3] => Mux1721.IN67
AVS_Address[3] => Mux1722.IN67
AVS_Address[3] => Mux1723.IN67
AVS_Address[3] => Mux1724.IN67
AVS_Address[3] => Mux1725.IN67
AVS_Address[3] => Mux1726.IN67
AVS_Address[3] => Mux1727.IN67
AVS_Address[3] => Mux1728.IN67
AVS_Address[3] => Mux1729.IN67
AVS_Address[3] => Mux1730.IN67
AVS_Address[3] => Mux1731.IN67
AVS_Address[3] => Mux1732.IN67
AVS_Address[3] => Mux1733.IN67
AVS_Address[3] => Mux1734.IN67
AVS_Address[3] => Mux1735.IN67
AVS_Address[3] => Mux1736.IN67
AVS_Address[3] => Mux1737.IN67
AVS_Address[3] => Mux1738.IN67
AVS_Address[3] => Mux1739.IN67
AVS_Address[3] => Mux1740.IN67
AVS_Address[3] => Mux1741.IN67
AVS_Address[3] => Mux1742.IN67
AVS_Address[3] => Mux1743.IN67
AVS_Address[3] => Mux1744.IN67
AVS_Address[3] => Mux1745.IN67
AVS_Address[3] => Mux1746.IN67
AVS_Address[3] => Mux1747.IN67
AVS_Address[3] => Mux1748.IN67
AVS_Address[3] => Mux1749.IN67
AVS_Address[3] => Mux1750.IN67
AVS_Address[3] => Mux1751.IN67
AVS_Address[3] => Mux1752.IN67
AVS_Address[3] => Mux1753.IN67
AVS_Address[3] => Mux1754.IN67
AVS_Address[3] => Mux1755.IN67
AVS_Address[3] => Mux1756.IN67
AVS_Address[3] => Mux1757.IN67
AVS_Address[3] => Mux1758.IN67
AVS_Address[3] => Mux1759.IN67
AVS_Address[3] => Mux1760.IN67
AVS_Address[3] => Mux1761.IN67
AVS_Address[3] => Mux1762.IN67
AVS_Address[3] => Mux1763.IN67
AVS_Address[3] => Mux1764.IN67
AVS_Address[3] => Mux1765.IN67
AVS_Address[3] => Mux1766.IN67
AVS_Address[3] => Mux1767.IN67
AVS_Address[3] => Mux1768.IN67
AVS_Address[3] => Mux1769.IN67
AVS_Address[3] => Mux1770.IN67
AVS_Address[3] => Mux1771.IN67
AVS_Address[3] => Mux1772.IN67
AVS_Address[3] => Mux1773.IN67
AVS_Address[3] => Mux1774.IN67
AVS_Address[3] => Mux1775.IN67
AVS_Address[3] => Mux1776.IN67
AVS_Address[3] => Mux1777.IN67
AVS_Address[3] => Mux1778.IN67
AVS_Address[3] => Mux1779.IN67
AVS_Address[3] => Mux1780.IN67
AVS_Address[3] => Mux1781.IN67
AVS_Address[3] => Mux1782.IN67
AVS_Address[3] => Mux1783.IN67
AVS_Address[3] => Mux1784.IN67
AVS_Address[3] => Mux1785.IN67
AVS_Address[3] => Mux1786.IN67
AVS_Address[3] => Mux1787.IN67
AVS_Address[3] => Mux1788.IN67
AVS_Address[3] => Mux1789.IN67
AVS_Address[3] => Mux1790.IN67
AVS_Address[3] => Mux1791.IN67
AVS_Address[3] => Mux1792.IN67
AVS_Address[3] => Mux1793.IN67
AVS_Address[3] => Mux1794.IN67
AVS_Address[3] => Mux1795.IN67
AVS_Address[3] => Mux1796.IN67
AVS_Address[3] => Mux1797.IN67
AVS_Address[3] => Mux1798.IN67
AVS_Address[3] => Mux1799.IN67
AVS_Address[3] => Mux1800.IN67
AVS_Address[3] => Mux1801.IN67
AVS_Address[3] => Mux1802.IN67
AVS_Address[3] => Mux1803.IN67
AVS_Address[3] => Mux1804.IN67
AVS_Address[3] => Mux1805.IN67
AVS_Address[3] => Mux1806.IN67
AVS_Address[3] => Mux1807.IN67
AVS_Address[3] => Mux1808.IN67
AVS_Address[3] => Mux1809.IN67
AVS_Address[3] => Mux1810.IN67
AVS_Address[3] => Mux1811.IN67
AVS_Address[3] => Mux1812.IN67
AVS_Address[3] => Mux1813.IN67
AVS_Address[3] => Mux1814.IN67
AVS_Address[3] => Mux1815.IN67
AVS_Address[3] => Mux1816.IN67
AVS_Address[3] => Mux1817.IN67
AVS_Address[3] => Mux1818.IN67
AVS_Address[3] => Mux1819.IN67
AVS_Address[3] => Mux1820.IN67
AVS_Address[3] => Mux1821.IN67
AVS_Address[3] => Mux1822.IN67
AVS_Address[3] => Mux1823.IN67
AVS_Address[3] => Mux1824.IN67
AVS_Address[3] => Mux1825.IN67
AVS_Address[3] => Mux1826.IN67
AVS_Address[3] => Mux1827.IN67
AVS_Address[3] => Mux1828.IN67
AVS_Address[3] => Mux1829.IN67
AVS_Address[3] => Mux1830.IN67
AVS_Address[3] => Mux1831.IN67
AVS_Address[3] => Mux1832.IN67
AVS_Address[3] => Mux1833.IN67
AVS_Address[3] => Mux1834.IN67
AVS_Address[3] => Mux1835.IN67
AVS_Address[3] => Mux1836.IN67
AVS_Address[3] => Mux1837.IN67
AVS_Address[3] => Mux1838.IN67
AVS_Address[3] => Mux1839.IN67
AVS_Address[3] => Mux1840.IN67
AVS_Address[3] => Mux1841.IN67
AVS_Address[3] => Mux1842.IN67
AVS_Address[3] => Mux1843.IN67
AVS_Address[3] => Mux1844.IN67
AVS_Address[3] => Mux1845.IN67
AVS_Address[3] => Mux1846.IN67
AVS_Address[3] => Mux1847.IN67
AVS_Address[3] => Mux1848.IN67
AVS_Address[3] => Mux1849.IN67
AVS_Address[3] => Mux1850.IN67
AVS_Address[3] => Mux1851.IN67
AVS_Address[3] => Mux1852.IN67
AVS_Address[3] => Mux1853.IN67
AVS_Address[3] => Mux1854.IN67
AVS_Address[3] => Mux1855.IN67
AVS_Address[3] => Mux1856.IN67
AVS_Address[3] => Mux1857.IN67
AVS_Address[3] => Mux1858.IN67
AVS_Address[3] => Mux1859.IN67
AVS_Address[3] => Mux1860.IN67
AVS_Address[3] => Mux1861.IN67
AVS_Address[3] => Mux1862.IN67
AVS_Address[3] => Mux1863.IN67
AVS_Address[3] => Mux1864.IN67
AVS_Address[3] => Mux1865.IN67
AVS_Address[3] => Mux1866.IN67
AVS_Address[3] => Mux1867.IN67
AVS_Address[3] => Mux1868.IN67
AVS_Address[3] => Mux1869.IN67
AVS_Address[3] => Mux1870.IN67
AVS_Address[3] => Mux1871.IN67
AVS_Address[3] => Mux1872.IN67
AVS_Address[3] => Mux1873.IN67
AVS_Address[3] => Mux1874.IN67
AVS_Address[3] => Mux1875.IN67
AVS_Address[3] => Mux1876.IN67
AVS_Address[3] => Mux1877.IN67
AVS_Address[3] => Mux1878.IN67
AVS_Address[3] => Mux1879.IN67
AVS_Address[3] => Mux1880.IN67
AVS_Address[3] => Mux1881.IN67
AVS_Address[3] => Mux1882.IN67
AVS_Address[3] => Mux1883.IN67
AVS_Address[3] => Mux1884.IN67
AVS_Address[3] => Mux1885.IN67
AVS_Address[3] => Mux1886.IN67
AVS_Address[3] => Mux1887.IN67
AVS_Address[3] => Mux1888.IN67
AVS_Address[3] => Mux1889.IN67
AVS_Address[3] => Mux1890.IN67
AVS_Address[3] => Mux1891.IN67
AVS_Address[3] => Mux1892.IN67
AVS_Address[3] => Mux1893.IN67
AVS_Address[3] => Mux1894.IN67
AVS_Address[3] => Mux1895.IN67
AVS_Address[3] => Mux1896.IN67
AVS_Address[3] => Mux1897.IN67
AVS_Address[3] => Mux1898.IN67
AVS_Address[3] => Mux1899.IN67
AVS_Address[3] => Mux1900.IN67
AVS_Address[3] => Mux1901.IN67
AVS_Address[3] => Mux1902.IN67
AVS_Address[3] => Mux1903.IN67
AVS_Address[3] => Mux1904.IN67
AVS_Address[3] => Mux1905.IN67
AVS_Address[3] => Mux1906.IN67
AVS_Address[3] => Mux1907.IN67
AVS_Address[3] => Mux1908.IN67
AVS_Address[3] => Mux1909.IN67
AVS_Address[3] => Mux1910.IN67
AVS_Address[3] => Mux1911.IN67
AVS_Address[3] => Mux1912.IN67
AVS_Address[3] => Mux1913.IN67
AVS_Address[3] => Mux1914.IN67
AVS_Address[3] => Mux1915.IN67
AVS_Address[3] => Mux1916.IN67
AVS_Address[3] => Mux1917.IN67
AVS_Address[3] => Mux1918.IN67
AVS_Address[3] => Mux1919.IN67
AVS_Address[3] => Mux1920.IN67
AVS_Address[3] => Mux1921.IN67
AVS_Address[3] => Mux1922.IN67
AVS_Address[3] => Mux1923.IN67
AVS_Address[3] => Mux1924.IN67
AVS_Address[3] => Mux1925.IN67
AVS_Address[3] => Mux1926.IN67
AVS_Address[3] => Mux1927.IN67
AVS_Address[3] => Mux1928.IN67
AVS_Address[3] => Mux1929.IN67
AVS_Address[3] => Mux1930.IN67
AVS_Address[3] => Mux1931.IN67
AVS_Address[3] => Mux1932.IN67
AVS_Address[3] => Mux1933.IN67
AVS_Address[3] => Mux1934.IN67
AVS_Address[3] => Mux1935.IN67
AVS_Address[3] => Mux1936.IN67
AVS_Address[3] => Mux1937.IN67
AVS_Address[3] => Mux1938.IN67
AVS_Address[3] => Mux1939.IN67
AVS_Address[3] => Mux1940.IN67
AVS_Address[3] => Mux1941.IN67
AVS_Address[3] => Mux1942.IN67
AVS_Address[3] => Mux1943.IN67
AVS_Address[3] => Mux1944.IN67
AVS_Address[3] => Mux1945.IN67
AVS_Address[3] => Mux1946.IN67
AVS_Address[3] => Mux1947.IN67
AVS_Address[3] => Mux1948.IN67
AVS_Address[3] => Mux1949.IN67
AVS_Address[3] => Mux1950.IN67
AVS_Address[3] => Mux1951.IN67
AVS_Address[3] => Mux1952.IN67
AVS_Address[3] => Mux1953.IN67
AVS_Address[3] => Mux1954.IN67
AVS_Address[3] => Mux1955.IN67
AVS_Address[3] => Mux1956.IN67
AVS_Address[3] => Mux1957.IN67
AVS_Address[3] => Mux1958.IN67
AVS_Address[3] => Mux1959.IN67
AVS_Address[3] => Mux1960.IN67
AVS_Address[3] => Mux1961.IN67
AVS_Address[3] => Mux1962.IN67
AVS_Address[3] => Mux1963.IN67
AVS_Address[3] => Mux1964.IN67
AVS_Address[3] => Mux1965.IN67
AVS_Address[3] => Mux1966.IN67
AVS_Address[3] => Mux1967.IN67
AVS_Address[3] => Mux1968.IN67
AVS_Address[3] => Mux1969.IN67
AVS_Address[3] => Mux1970.IN67
AVS_Address[3] => Mux1971.IN67
AVS_Address[3] => Mux1972.IN67
AVS_Address[3] => Mux1973.IN67
AVS_Address[3] => Mux1974.IN67
AVS_Address[3] => Mux1975.IN67
AVS_Address[3] => Mux1976.IN67
AVS_Address[3] => Mux1977.IN67
AVS_Address[3] => Mux1978.IN67
AVS_Address[3] => Mux1979.IN67
AVS_Address[3] => Mux1980.IN67
AVS_Address[3] => Mux1981.IN67
AVS_Address[3] => Mux1982.IN67
AVS_Address[3] => Mux1983.IN67
AVS_Address[3] => Mux1984.IN67
AVS_Address[3] => Mux1985.IN67
AVS_Address[3] => Mux1986.IN67
AVS_Address[3] => Mux1987.IN67
AVS_Address[3] => Mux1988.IN67
AVS_Address[3] => Mux1989.IN67
AVS_Address[3] => Mux1990.IN67
AVS_Address[3] => Mux1991.IN67
AVS_Address[3] => Mux1992.IN67
AVS_Address[3] => Mux1993.IN67
AVS_Address[3] => Mux1994.IN67
AVS_Address[3] => Mux1995.IN67
AVS_Address[3] => Mux1996.IN67
AVS_Address[3] => Mux1997.IN67
AVS_Address[3] => Mux1998.IN67
AVS_Address[3] => Mux1999.IN67
AVS_Address[3] => Mux2000.IN67
AVS_Address[3] => Mux2001.IN67
AVS_Address[3] => Mux2002.IN67
AVS_Address[3] => Mux2003.IN67
AVS_Address[3] => Mux2004.IN67
AVS_Address[3] => Mux2005.IN67
AVS_Address[3] => Mux2006.IN67
AVS_Address[3] => Mux2007.IN67
AVS_Address[3] => Mux2008.IN67
AVS_Address[3] => Mux2009.IN67
AVS_Address[3] => Mux2010.IN67
AVS_Address[3] => Mux2011.IN67
AVS_Address[3] => Mux2012.IN67
AVS_Address[3] => Mux2013.IN67
AVS_Address[3] => Mux2014.IN67
AVS_Address[3] => Mux2015.IN67
AVS_Address[3] => Mux2016.IN67
AVS_Address[3] => Mux2017.IN67
AVS_Address[3] => Equal0.IN3
AVS_Address[3] => Equal1.IN3
AVS_Address[3] => Equal2.IN3
AVS_Address[3] => Equal3.IN3
AVS_Address[3] => Equal4.IN3
AVS_Address[3] => Equal5.IN3
AVS_Address[3] => Equal6.IN3
AVS_Address[3] => Equal7.IN3
AVS_Address[3] => Equal8.IN7
AVS_Address[3] => Equal9.IN6
AVS_Address[3] => Equal10.IN6
AVS_Address[3] => Equal11.IN5
AVS_Address[3] => Equal12.IN6
AVS_Address[3] => Equal13.IN5
AVS_Address[3] => Equal14.IN5
AVS_Address[3] => Equal15.IN4
AVS_Address[3] => Equal16.IN3
AVS_Address[3] => Equal17.IN3
AVS_Address[3] => Equal18.IN3
AVS_Address[3] => Equal19.IN3
AVS_Address[3] => Equal20.IN3
AVS_Address[3] => Equal21.IN3
AVS_Address[3] => Equal22.IN3
AVS_Address[3] => Equal23.IN3
AVS_Address[3] => Equal24.IN7
AVS_Address[3] => Equal25.IN6
AVS_Address[3] => Equal26.IN6
AVS_Address[3] => Equal27.IN5
AVS_Address[3] => Equal28.IN6
AVS_Address[3] => Equal29.IN5
AVS_Address[3] => Equal30.IN5
AVS_Address[3] => Equal31.IN4
AVS_Address[3] => Equal32.IN2
AVS_Address[3] => Equal33.IN2
AVS_Address[3] => Equal34.IN2
AVS_Address[3] => Equal35.IN2
AVS_Address[3] => Equal36.IN2
AVS_Address[3] => Equal37.IN2
AVS_Address[3] => Equal38.IN2
AVS_Address[3] => Equal39.IN2
AVS_Address[3] => Equal40.IN7
AVS_Address[3] => Equal41.IN6
AVS_Address[3] => Equal42.IN6
AVS_Address[3] => Equal43.IN5
AVS_Address[3] => Equal44.IN6
AVS_Address[3] => Equal45.IN5
AVS_Address[3] => Equal46.IN5
AVS_Address[3] => Equal47.IN4
AVS_Address[3] => Equal48.IN3
AVS_Address[3] => Equal49.IN3
AVS_Address[3] => Equal50.IN3
AVS_Address[3] => Equal51.IN3
AVS_Address[3] => Equal52.IN3
AVS_Address[3] => Equal53.IN3
AVS_Address[3] => Equal54.IN3
AVS_Address[3] => Equal55.IN3
AVS_Address[3] => Equal56.IN7
AVS_Address[3] => Equal57.IN6
AVS_Address[3] => Equal58.IN6
AVS_Address[3] => Equal59.IN5
AVS_Address[3] => Equal60.IN6
AVS_Address[3] => Equal61.IN7
AVS_Address[3] => Equal62.IN6
AVS_Address[3] => Equal63.IN6
AVS_Address[3] => Equal64.IN5
AVS_Address[3] => Equal65.IN6
AVS_Address[3] => Equal66.IN5
AVS_Address[3] => Equal67.IN5
AVS_Address[3] => Equal68.IN4
AVS_Address[3] => Equal69.IN2
AVS_Address[3] => Equal70.IN2
AVS_Address[3] => Equal71.IN2
AVS_Address[3] => Equal72.IN2
AVS_Address[3] => Equal73.IN2
AVS_Address[3] => Equal74.IN2
AVS_Address[3] => Equal75.IN2
AVS_Address[3] => Equal76.IN2
AVS_Address[3] => Equal77.IN7
AVS_Address[3] => Equal78.IN6
AVS_Address[3] => Equal79.IN6
AVS_Address[3] => Equal80.IN5
AVS_Address[3] => Equal81.IN6
AVS_Address[3] => Equal82.IN5
AVS_Address[3] => Equal83.IN5
AVS_Address[3] => Equal84.IN4
AVS_Address[3] => Equal85.IN2
AVS_Address[3] => Equal86.IN2
AVS_Address[3] => Equal87.IN2
AVS_Address[3] => Equal88.IN2
AVS_Address[3] => Equal89.IN2
AVS_Address[3] => Equal90.IN2
AVS_Address[3] => Equal91.IN2
AVS_Address[3] => Equal92.IN2
AVS_Address[3] => Equal93.IN7
AVS_Address[3] => Equal94.IN6
AVS_Address[3] => Equal95.IN6
AVS_Address[3] => Equal96.IN5
AVS_Address[3] => Equal97.IN6
AVS_Address[3] => Equal98.IN5
AVS_Address[3] => Equal99.IN5
AVS_Address[3] => Equal100.IN4
AVS_Address[3] => Equal101.IN1
AVS_Address[3] => Equal102.IN1
AVS_Address[3] => Equal103.IN1
AVS_Address[3] => Equal104.IN1
AVS_Address[3] => Equal105.IN1
AVS_Address[3] => Equal106.IN1
AVS_Address[3] => Equal107.IN1
AVS_Address[3] => Equal108.IN1
AVS_Address[3] => Equal109.IN7
AVS_Address[3] => Equal110.IN6
AVS_Address[3] => Equal111.IN6
AVS_Address[3] => Equal112.IN5
AVS_Address[3] => Equal113.IN6
AVS_Address[3] => Equal114.IN5
AVS_Address[3] => Equal115.IN5
AVS_Address[3] => Equal116.IN4
AVS_Address[3] => Equal117.IN2
AVS_Address[3] => Equal118.IN2
AVS_Address[3] => Equal119.IN2
AVS_Address[3] => Equal120.IN2
AVS_Address[3] => Equal121.IN2
AVS_Address[4] => Mux0.IN256
AVS_Address[4] => Mux1.IN256
AVS_Address[4] => Mux2.IN256
AVS_Address[4] => Mux3.IN256
AVS_Address[4] => Mux4.IN256
AVS_Address[4] => Mux5.IN256
AVS_Address[4] => Mux6.IN256
AVS_Address[4] => Mux7.IN256
AVS_Address[4] => Mux8.IN256
AVS_Address[4] => Mux9.IN256
AVS_Address[4] => Mux10.IN256
AVS_Address[4] => Mux11.IN256
AVS_Address[4] => Mux12.IN256
AVS_Address[4] => Mux13.IN256
AVS_Address[4] => Mux14.IN256
AVS_Address[4] => Mux15.IN255
AVS_Address[4] => Mux16.IN4
AVS_Address[4] => Mux17.IN3
AVS_Address[4] => Mux18.IN3
AVS_Address[4] => Mux19.IN3
AVS_Address[4] => Mux20.IN3
AVS_Address[4] => Mux21.IN3
AVS_Address[4] => Mux22.IN3
AVS_Address[4] => Mux23.IN3
AVS_Address[4] => Mux24.IN3
AVS_Address[4] => Mux25.IN3
AVS_Address[4] => Mux26.IN3
AVS_Address[4] => Mux27.IN3
AVS_Address[4] => Mux28.IN3
AVS_Address[4] => Mux29.IN3
AVS_Address[4] => Mux30.IN3
AVS_Address[4] => Mux31.IN3
AVS_Address[4] => Mux32.IN3
AVS_Address[4] => Mux33.IN3
AVS_Address[4] => Mux34.IN3
AVS_Address[4] => Mux35.IN3
AVS_Address[4] => Mux36.IN3
AVS_Address[4] => Mux37.IN3
AVS_Address[4] => Mux38.IN3
AVS_Address[4] => Mux39.IN3
AVS_Address[4] => Mux40.IN3
AVS_Address[4] => Mux41.IN3
AVS_Address[4] => Mux42.IN3
AVS_Address[4] => Mux43.IN3
AVS_Address[4] => Mux44.IN3
AVS_Address[4] => Mux45.IN3
AVS_Address[4] => Mux46.IN3
AVS_Address[4] => Mux47.IN3
AVS_Address[4] => Mux48.IN3
AVS_Address[4] => Mux49.IN3
AVS_Address[4] => Mux50.IN3
AVS_Address[4] => Mux51.IN3
AVS_Address[4] => Mux52.IN3
AVS_Address[4] => Mux53.IN3
AVS_Address[4] => Mux54.IN3
AVS_Address[4] => Mux55.IN3
AVS_Address[4] => Mux56.IN3
AVS_Address[4] => Mux57.IN3
AVS_Address[4] => Mux58.IN3
AVS_Address[4] => Mux59.IN3
AVS_Address[4] => Mux60.IN3
AVS_Address[4] => Mux61.IN3
AVS_Address[4] => Mux62.IN3
AVS_Address[4] => Mux63.IN3
AVS_Address[4] => Mux64.IN3
AVS_Address[4] => Mux65.IN66
AVS_Address[4] => Mux66.IN66
AVS_Address[4] => Mux67.IN66
AVS_Address[4] => Mux68.IN66
AVS_Address[4] => Mux69.IN66
AVS_Address[4] => Mux70.IN66
AVS_Address[4] => Mux71.IN66
AVS_Address[4] => Mux72.IN66
AVS_Address[4] => Mux73.IN66
AVS_Address[4] => Mux74.IN66
AVS_Address[4] => Mux75.IN66
AVS_Address[4] => Mux76.IN66
AVS_Address[4] => Mux77.IN66
AVS_Address[4] => Mux78.IN66
AVS_Address[4] => Mux79.IN66
AVS_Address[4] => Mux80.IN66
AVS_Address[4] => Mux81.IN66
AVS_Address[4] => Mux82.IN66
AVS_Address[4] => Mux83.IN66
AVS_Address[4] => Mux84.IN66
AVS_Address[4] => Mux85.IN66
AVS_Address[4] => Mux86.IN66
AVS_Address[4] => Mux87.IN66
AVS_Address[4] => Mux88.IN66
AVS_Address[4] => Mux89.IN66
AVS_Address[4] => Mux90.IN66
AVS_Address[4] => Mux91.IN66
AVS_Address[4] => Mux92.IN66
AVS_Address[4] => Mux93.IN66
AVS_Address[4] => Mux94.IN66
AVS_Address[4] => Mux95.IN66
AVS_Address[4] => Mux96.IN66
AVS_Address[4] => Mux97.IN66
AVS_Address[4] => Mux98.IN66
AVS_Address[4] => Mux99.IN66
AVS_Address[4] => Mux100.IN66
AVS_Address[4] => Mux101.IN66
AVS_Address[4] => Mux102.IN66
AVS_Address[4] => Mux103.IN66
AVS_Address[4] => Mux104.IN66
AVS_Address[4] => Mux105.IN66
AVS_Address[4] => Mux106.IN66
AVS_Address[4] => Mux107.IN66
AVS_Address[4] => Mux108.IN66
AVS_Address[4] => Mux109.IN66
AVS_Address[4] => Mux110.IN66
AVS_Address[4] => Mux111.IN66
AVS_Address[4] => Mux112.IN66
AVS_Address[4] => Mux113.IN66
AVS_Address[4] => Mux114.IN66
AVS_Address[4] => Mux115.IN66
AVS_Address[4] => Mux116.IN66
AVS_Address[4] => Mux117.IN66
AVS_Address[4] => Mux118.IN66
AVS_Address[4] => Mux119.IN66
AVS_Address[4] => Mux120.IN66
AVS_Address[4] => Mux121.IN66
AVS_Address[4] => Mux122.IN66
AVS_Address[4] => Mux123.IN66
AVS_Address[4] => Mux124.IN66
AVS_Address[4] => Mux125.IN66
AVS_Address[4] => Mux126.IN66
AVS_Address[4] => Mux127.IN66
AVS_Address[4] => Mux128.IN66
AVS_Address[4] => Mux129.IN66
AVS_Address[4] => Mux130.IN66
AVS_Address[4] => Mux131.IN66
AVS_Address[4] => Mux132.IN66
AVS_Address[4] => Mux133.IN66
AVS_Address[4] => Mux134.IN66
AVS_Address[4] => Mux135.IN66
AVS_Address[4] => Mux136.IN66
AVS_Address[4] => Mux137.IN66
AVS_Address[4] => Mux138.IN66
AVS_Address[4] => Mux139.IN66
AVS_Address[4] => Mux140.IN66
AVS_Address[4] => Mux141.IN66
AVS_Address[4] => Mux142.IN66
AVS_Address[4] => Mux143.IN66
AVS_Address[4] => Mux144.IN66
AVS_Address[4] => Mux145.IN66
AVS_Address[4] => Mux146.IN66
AVS_Address[4] => Mux147.IN66
AVS_Address[4] => Mux148.IN66
AVS_Address[4] => Mux149.IN66
AVS_Address[4] => Mux150.IN66
AVS_Address[4] => Mux151.IN66
AVS_Address[4] => Mux152.IN66
AVS_Address[4] => Mux153.IN66
AVS_Address[4] => Mux154.IN66
AVS_Address[4] => Mux155.IN66
AVS_Address[4] => Mux156.IN66
AVS_Address[4] => Mux157.IN66
AVS_Address[4] => Mux158.IN66
AVS_Address[4] => Mux159.IN66
AVS_Address[4] => Mux160.IN66
AVS_Address[4] => Mux161.IN66
AVS_Address[4] => Mux162.IN66
AVS_Address[4] => Mux163.IN66
AVS_Address[4] => Mux164.IN66
AVS_Address[4] => Mux165.IN66
AVS_Address[4] => Mux166.IN66
AVS_Address[4] => Mux167.IN66
AVS_Address[4] => Mux168.IN66
AVS_Address[4] => Mux169.IN66
AVS_Address[4] => Mux170.IN66
AVS_Address[4] => Mux171.IN66
AVS_Address[4] => Mux172.IN66
AVS_Address[4] => Mux173.IN66
AVS_Address[4] => Mux174.IN66
AVS_Address[4] => Mux175.IN66
AVS_Address[4] => Mux176.IN66
AVS_Address[4] => Mux177.IN66
AVS_Address[4] => Mux178.IN66
AVS_Address[4] => Mux179.IN66
AVS_Address[4] => Mux180.IN66
AVS_Address[4] => Mux181.IN66
AVS_Address[4] => Mux182.IN66
AVS_Address[4] => Mux183.IN66
AVS_Address[4] => Mux184.IN66
AVS_Address[4] => Mux185.IN66
AVS_Address[4] => Mux186.IN66
AVS_Address[4] => Mux187.IN66
AVS_Address[4] => Mux188.IN66
AVS_Address[4] => Mux189.IN66
AVS_Address[4] => Mux190.IN66
AVS_Address[4] => Mux191.IN66
AVS_Address[4] => Mux192.IN66
AVS_Address[4] => Mux193.IN66
AVS_Address[4] => Mux194.IN66
AVS_Address[4] => Mux195.IN66
AVS_Address[4] => Mux196.IN66
AVS_Address[4] => Mux197.IN66
AVS_Address[4] => Mux198.IN66
AVS_Address[4] => Mux199.IN66
AVS_Address[4] => Mux200.IN66
AVS_Address[4] => Mux201.IN66
AVS_Address[4] => Mux202.IN66
AVS_Address[4] => Mux203.IN66
AVS_Address[4] => Mux204.IN66
AVS_Address[4] => Mux205.IN66
AVS_Address[4] => Mux206.IN66
AVS_Address[4] => Mux207.IN66
AVS_Address[4] => Mux208.IN66
AVS_Address[4] => Mux209.IN66
AVS_Address[4] => Mux210.IN66
AVS_Address[4] => Mux211.IN66
AVS_Address[4] => Mux212.IN66
AVS_Address[4] => Mux213.IN66
AVS_Address[4] => Mux214.IN66
AVS_Address[4] => Mux215.IN66
AVS_Address[4] => Mux216.IN66
AVS_Address[4] => Mux217.IN66
AVS_Address[4] => Mux218.IN66
AVS_Address[4] => Mux219.IN66
AVS_Address[4] => Mux220.IN66
AVS_Address[4] => Mux221.IN66
AVS_Address[4] => Mux222.IN66
AVS_Address[4] => Mux223.IN66
AVS_Address[4] => Mux224.IN66
AVS_Address[4] => Mux225.IN66
AVS_Address[4] => Mux226.IN66
AVS_Address[4] => Mux227.IN66
AVS_Address[4] => Mux228.IN66
AVS_Address[4] => Mux229.IN66
AVS_Address[4] => Mux230.IN66
AVS_Address[4] => Mux231.IN66
AVS_Address[4] => Mux232.IN66
AVS_Address[4] => Mux233.IN66
AVS_Address[4] => Mux234.IN66
AVS_Address[4] => Mux235.IN66
AVS_Address[4] => Mux236.IN66
AVS_Address[4] => Mux237.IN66
AVS_Address[4] => Mux238.IN66
AVS_Address[4] => Mux239.IN66
AVS_Address[4] => Mux240.IN66
AVS_Address[4] => Mux241.IN66
AVS_Address[4] => Mux242.IN66
AVS_Address[4] => Mux243.IN66
AVS_Address[4] => Mux244.IN66
AVS_Address[4] => Mux245.IN66
AVS_Address[4] => Mux246.IN66
AVS_Address[4] => Mux247.IN66
AVS_Address[4] => Mux248.IN66
AVS_Address[4] => Mux249.IN66
AVS_Address[4] => Mux250.IN66
AVS_Address[4] => Mux251.IN66
AVS_Address[4] => Mux252.IN66
AVS_Address[4] => Mux253.IN66
AVS_Address[4] => Mux254.IN66
AVS_Address[4] => Mux255.IN66
AVS_Address[4] => Mux256.IN66
AVS_Address[4] => Mux257.IN66
AVS_Address[4] => Mux258.IN66
AVS_Address[4] => Mux259.IN66
AVS_Address[4] => Mux260.IN66
AVS_Address[4] => Mux261.IN66
AVS_Address[4] => Mux262.IN66
AVS_Address[4] => Mux263.IN66
AVS_Address[4] => Mux264.IN66
AVS_Address[4] => Mux265.IN66
AVS_Address[4] => Mux266.IN66
AVS_Address[4] => Mux267.IN66
AVS_Address[4] => Mux268.IN66
AVS_Address[4] => Mux269.IN66
AVS_Address[4] => Mux270.IN66
AVS_Address[4] => Mux271.IN66
AVS_Address[4] => Mux272.IN66
AVS_Address[4] => Mux273.IN66
AVS_Address[4] => Mux274.IN66
AVS_Address[4] => Mux275.IN66
AVS_Address[4] => Mux276.IN66
AVS_Address[4] => Mux277.IN66
AVS_Address[4] => Mux278.IN66
AVS_Address[4] => Mux279.IN66
AVS_Address[4] => Mux280.IN66
AVS_Address[4] => Mux281.IN66
AVS_Address[4] => Mux282.IN66
AVS_Address[4] => Mux283.IN66
AVS_Address[4] => Mux284.IN66
AVS_Address[4] => Mux285.IN66
AVS_Address[4] => Mux286.IN66
AVS_Address[4] => Mux287.IN66
AVS_Address[4] => Mux288.IN66
AVS_Address[4] => Mux289.IN66
AVS_Address[4] => Mux290.IN66
AVS_Address[4] => Mux291.IN66
AVS_Address[4] => Mux292.IN66
AVS_Address[4] => Mux293.IN66
AVS_Address[4] => Mux294.IN66
AVS_Address[4] => Mux295.IN66
AVS_Address[4] => Mux296.IN66
AVS_Address[4] => Mux297.IN66
AVS_Address[4] => Mux298.IN66
AVS_Address[4] => Mux299.IN66
AVS_Address[4] => Mux300.IN66
AVS_Address[4] => Mux301.IN66
AVS_Address[4] => Mux302.IN66
AVS_Address[4] => Mux303.IN66
AVS_Address[4] => Mux304.IN66
AVS_Address[4] => Mux305.IN66
AVS_Address[4] => Mux306.IN66
AVS_Address[4] => Mux307.IN66
AVS_Address[4] => Mux308.IN66
AVS_Address[4] => Mux309.IN66
AVS_Address[4] => Mux310.IN66
AVS_Address[4] => Mux311.IN66
AVS_Address[4] => Mux312.IN66
AVS_Address[4] => Mux313.IN66
AVS_Address[4] => Mux314.IN66
AVS_Address[4] => Mux315.IN66
AVS_Address[4] => Mux316.IN66
AVS_Address[4] => Mux317.IN66
AVS_Address[4] => Mux318.IN66
AVS_Address[4] => Mux319.IN66
AVS_Address[4] => Mux320.IN66
AVS_Address[4] => Mux321.IN66
AVS_Address[4] => Mux322.IN66
AVS_Address[4] => Mux323.IN66
AVS_Address[4] => Mux324.IN66
AVS_Address[4] => Mux325.IN66
AVS_Address[4] => Mux326.IN66
AVS_Address[4] => Mux327.IN66
AVS_Address[4] => Mux328.IN66
AVS_Address[4] => Mux329.IN66
AVS_Address[4] => Mux330.IN66
AVS_Address[4] => Mux331.IN66
AVS_Address[4] => Mux332.IN66
AVS_Address[4] => Mux333.IN66
AVS_Address[4] => Mux334.IN66
AVS_Address[4] => Mux335.IN66
AVS_Address[4] => Mux336.IN66
AVS_Address[4] => Mux337.IN66
AVS_Address[4] => Mux338.IN66
AVS_Address[4] => Mux339.IN66
AVS_Address[4] => Mux340.IN66
AVS_Address[4] => Mux341.IN66
AVS_Address[4] => Mux342.IN66
AVS_Address[4] => Mux343.IN66
AVS_Address[4] => Mux344.IN66
AVS_Address[4] => Mux345.IN66
AVS_Address[4] => Mux346.IN66
AVS_Address[4] => Mux347.IN66
AVS_Address[4] => Mux348.IN66
AVS_Address[4] => Mux349.IN66
AVS_Address[4] => Mux350.IN66
AVS_Address[4] => Mux351.IN66
AVS_Address[4] => Mux352.IN66
AVS_Address[4] => Mux353.IN66
AVS_Address[4] => Mux354.IN66
AVS_Address[4] => Mux355.IN66
AVS_Address[4] => Mux356.IN66
AVS_Address[4] => Mux357.IN66
AVS_Address[4] => Mux358.IN66
AVS_Address[4] => Mux359.IN66
AVS_Address[4] => Mux360.IN66
AVS_Address[4] => Mux361.IN66
AVS_Address[4] => Mux362.IN66
AVS_Address[4] => Mux363.IN66
AVS_Address[4] => Mux364.IN66
AVS_Address[4] => Mux365.IN66
AVS_Address[4] => Mux366.IN66
AVS_Address[4] => Mux367.IN66
AVS_Address[4] => Mux368.IN66
AVS_Address[4] => Mux369.IN66
AVS_Address[4] => Mux370.IN66
AVS_Address[4] => Mux371.IN66
AVS_Address[4] => Mux372.IN66
AVS_Address[4] => Mux373.IN66
AVS_Address[4] => Mux374.IN66
AVS_Address[4] => Mux375.IN66
AVS_Address[4] => Mux376.IN66
AVS_Address[4] => Mux377.IN66
AVS_Address[4] => Mux378.IN66
AVS_Address[4] => Mux379.IN66
AVS_Address[4] => Mux380.IN66
AVS_Address[4] => Mux381.IN66
AVS_Address[4] => Mux382.IN66
AVS_Address[4] => Mux383.IN66
AVS_Address[4] => Mux384.IN66
AVS_Address[4] => Mux385.IN66
AVS_Address[4] => Mux386.IN66
AVS_Address[4] => Mux387.IN66
AVS_Address[4] => Mux388.IN66
AVS_Address[4] => Mux389.IN66
AVS_Address[4] => Mux390.IN66
AVS_Address[4] => Mux391.IN66
AVS_Address[4] => Mux392.IN66
AVS_Address[4] => Mux393.IN66
AVS_Address[4] => Mux394.IN66
AVS_Address[4] => Mux395.IN66
AVS_Address[4] => Mux396.IN66
AVS_Address[4] => Mux397.IN66
AVS_Address[4] => Mux398.IN66
AVS_Address[4] => Mux399.IN66
AVS_Address[4] => Mux400.IN66
AVS_Address[4] => Mux401.IN66
AVS_Address[4] => Mux402.IN66
AVS_Address[4] => Mux403.IN66
AVS_Address[4] => Mux404.IN66
AVS_Address[4] => Mux405.IN66
AVS_Address[4] => Mux406.IN66
AVS_Address[4] => Mux407.IN66
AVS_Address[4] => Mux408.IN66
AVS_Address[4] => Mux409.IN66
AVS_Address[4] => Mux410.IN66
AVS_Address[4] => Mux411.IN66
AVS_Address[4] => Mux412.IN66
AVS_Address[4] => Mux413.IN66
AVS_Address[4] => Mux414.IN66
AVS_Address[4] => Mux415.IN66
AVS_Address[4] => Mux416.IN66
AVS_Address[4] => Mux417.IN66
AVS_Address[4] => Mux418.IN66
AVS_Address[4] => Mux419.IN66
AVS_Address[4] => Mux420.IN66
AVS_Address[4] => Mux421.IN66
AVS_Address[4] => Mux422.IN66
AVS_Address[4] => Mux423.IN66
AVS_Address[4] => Mux424.IN66
AVS_Address[4] => Mux425.IN66
AVS_Address[4] => Mux426.IN66
AVS_Address[4] => Mux427.IN66
AVS_Address[4] => Mux428.IN66
AVS_Address[4] => Mux429.IN66
AVS_Address[4] => Mux430.IN66
AVS_Address[4] => Mux431.IN66
AVS_Address[4] => Mux432.IN66
AVS_Address[4] => Mux433.IN66
AVS_Address[4] => Mux434.IN66
AVS_Address[4] => Mux435.IN66
AVS_Address[4] => Mux436.IN66
AVS_Address[4] => Mux437.IN66
AVS_Address[4] => Mux438.IN66
AVS_Address[4] => Mux439.IN66
AVS_Address[4] => Mux440.IN66
AVS_Address[4] => Mux441.IN66
AVS_Address[4] => Mux442.IN66
AVS_Address[4] => Mux443.IN66
AVS_Address[4] => Mux444.IN66
AVS_Address[4] => Mux445.IN66
AVS_Address[4] => Mux446.IN66
AVS_Address[4] => Mux447.IN66
AVS_Address[4] => Mux448.IN66
AVS_Address[4] => Mux449.IN66
AVS_Address[4] => Mux450.IN66
AVS_Address[4] => Mux451.IN66
AVS_Address[4] => Mux452.IN66
AVS_Address[4] => Mux453.IN66
AVS_Address[4] => Mux454.IN66
AVS_Address[4] => Mux455.IN66
AVS_Address[4] => Mux456.IN66
AVS_Address[4] => Mux457.IN66
AVS_Address[4] => Mux458.IN66
AVS_Address[4] => Mux459.IN66
AVS_Address[4] => Mux460.IN66
AVS_Address[4] => Mux461.IN66
AVS_Address[4] => Mux462.IN66
AVS_Address[4] => Mux463.IN66
AVS_Address[4] => Mux464.IN66
AVS_Address[4] => Mux465.IN66
AVS_Address[4] => Mux466.IN66
AVS_Address[4] => Mux467.IN66
AVS_Address[4] => Mux468.IN66
AVS_Address[4] => Mux469.IN66
AVS_Address[4] => Mux470.IN66
AVS_Address[4] => Mux471.IN66
AVS_Address[4] => Mux472.IN66
AVS_Address[4] => Mux473.IN66
AVS_Address[4] => Mux474.IN66
AVS_Address[4] => Mux475.IN66
AVS_Address[4] => Mux476.IN66
AVS_Address[4] => Mux477.IN66
AVS_Address[4] => Mux478.IN66
AVS_Address[4] => Mux479.IN66
AVS_Address[4] => Mux480.IN66
AVS_Address[4] => Mux481.IN66
AVS_Address[4] => Mux482.IN66
AVS_Address[4] => Mux483.IN66
AVS_Address[4] => Mux484.IN66
AVS_Address[4] => Mux485.IN66
AVS_Address[4] => Mux486.IN66
AVS_Address[4] => Mux487.IN66
AVS_Address[4] => Mux488.IN66
AVS_Address[4] => Mux489.IN66
AVS_Address[4] => Mux490.IN66
AVS_Address[4] => Mux491.IN66
AVS_Address[4] => Mux492.IN66
AVS_Address[4] => Mux493.IN66
AVS_Address[4] => Mux494.IN66
AVS_Address[4] => Mux495.IN66
AVS_Address[4] => Mux496.IN66
AVS_Address[4] => Mux497.IN66
AVS_Address[4] => Mux498.IN66
AVS_Address[4] => Mux499.IN66
AVS_Address[4] => Mux500.IN66
AVS_Address[4] => Mux501.IN66
AVS_Address[4] => Mux502.IN66
AVS_Address[4] => Mux503.IN66
AVS_Address[4] => Mux504.IN66
AVS_Address[4] => Mux505.IN66
AVS_Address[4] => Mux506.IN66
AVS_Address[4] => Mux507.IN66
AVS_Address[4] => Mux508.IN66
AVS_Address[4] => Mux509.IN66
AVS_Address[4] => Mux510.IN66
AVS_Address[4] => Mux511.IN66
AVS_Address[4] => Mux512.IN66
AVS_Address[4] => Mux513.IN66
AVS_Address[4] => Mux514.IN66
AVS_Address[4] => Mux515.IN66
AVS_Address[4] => Mux516.IN66
AVS_Address[4] => Mux517.IN66
AVS_Address[4] => Mux518.IN66
AVS_Address[4] => Mux519.IN66
AVS_Address[4] => Mux520.IN66
AVS_Address[4] => Mux521.IN66
AVS_Address[4] => Mux522.IN66
AVS_Address[4] => Mux523.IN66
AVS_Address[4] => Mux524.IN66
AVS_Address[4] => Mux525.IN66
AVS_Address[4] => Mux526.IN66
AVS_Address[4] => Mux527.IN66
AVS_Address[4] => Mux528.IN66
AVS_Address[4] => Mux529.IN66
AVS_Address[4] => Mux530.IN66
AVS_Address[4] => Mux531.IN66
AVS_Address[4] => Mux532.IN66
AVS_Address[4] => Mux533.IN66
AVS_Address[4] => Mux534.IN66
AVS_Address[4] => Mux535.IN66
AVS_Address[4] => Mux536.IN66
AVS_Address[4] => Mux537.IN66
AVS_Address[4] => Mux538.IN66
AVS_Address[4] => Mux539.IN66
AVS_Address[4] => Mux540.IN66
AVS_Address[4] => Mux541.IN66
AVS_Address[4] => Mux542.IN66
AVS_Address[4] => Mux543.IN66
AVS_Address[4] => Mux544.IN66
AVS_Address[4] => Mux545.IN66
AVS_Address[4] => Mux546.IN66
AVS_Address[4] => Mux547.IN66
AVS_Address[4] => Mux548.IN66
AVS_Address[4] => Mux549.IN66
AVS_Address[4] => Mux550.IN66
AVS_Address[4] => Mux551.IN66
AVS_Address[4] => Mux552.IN66
AVS_Address[4] => Mux553.IN66
AVS_Address[4] => Mux554.IN66
AVS_Address[4] => Mux555.IN66
AVS_Address[4] => Mux556.IN66
AVS_Address[4] => Mux557.IN66
AVS_Address[4] => Mux558.IN66
AVS_Address[4] => Mux559.IN66
AVS_Address[4] => Mux560.IN66
AVS_Address[4] => Mux561.IN66
AVS_Address[4] => Mux562.IN66
AVS_Address[4] => Mux563.IN66
AVS_Address[4] => Mux564.IN66
AVS_Address[4] => Mux565.IN66
AVS_Address[4] => Mux566.IN66
AVS_Address[4] => Mux567.IN66
AVS_Address[4] => Mux568.IN66
AVS_Address[4] => Mux569.IN66
AVS_Address[4] => Mux570.IN66
AVS_Address[4] => Mux571.IN66
AVS_Address[4] => Mux572.IN66
AVS_Address[4] => Mux573.IN66
AVS_Address[4] => Mux574.IN66
AVS_Address[4] => Mux575.IN66
AVS_Address[4] => Mux576.IN66
AVS_Address[4] => Mux577.IN66
AVS_Address[4] => Mux578.IN66
AVS_Address[4] => Mux579.IN66
AVS_Address[4] => Mux580.IN66
AVS_Address[4] => Mux581.IN66
AVS_Address[4] => Mux582.IN66
AVS_Address[4] => Mux583.IN66
AVS_Address[4] => Mux584.IN66
AVS_Address[4] => Mux585.IN66
AVS_Address[4] => Mux586.IN66
AVS_Address[4] => Mux587.IN66
AVS_Address[4] => Mux588.IN66
AVS_Address[4] => Mux589.IN66
AVS_Address[4] => Mux590.IN66
AVS_Address[4] => Mux591.IN66
AVS_Address[4] => Mux592.IN66
AVS_Address[4] => Mux593.IN66
AVS_Address[4] => Mux594.IN66
AVS_Address[4] => Mux595.IN66
AVS_Address[4] => Mux596.IN66
AVS_Address[4] => Mux597.IN66
AVS_Address[4] => Mux598.IN66
AVS_Address[4] => Mux599.IN66
AVS_Address[4] => Mux600.IN66
AVS_Address[4] => Mux601.IN66
AVS_Address[4] => Mux602.IN66
AVS_Address[4] => Mux603.IN66
AVS_Address[4] => Mux604.IN66
AVS_Address[4] => Mux605.IN66
AVS_Address[4] => Mux606.IN66
AVS_Address[4] => Mux607.IN66
AVS_Address[4] => Mux608.IN66
AVS_Address[4] => Mux609.IN66
AVS_Address[4] => Mux610.IN66
AVS_Address[4] => Mux611.IN66
AVS_Address[4] => Mux612.IN66
AVS_Address[4] => Mux613.IN66
AVS_Address[4] => Mux614.IN66
AVS_Address[4] => Mux615.IN66
AVS_Address[4] => Mux616.IN66
AVS_Address[4] => Mux617.IN66
AVS_Address[4] => Mux618.IN66
AVS_Address[4] => Mux619.IN66
AVS_Address[4] => Mux620.IN66
AVS_Address[4] => Mux621.IN66
AVS_Address[4] => Mux622.IN66
AVS_Address[4] => Mux623.IN66
AVS_Address[4] => Mux624.IN66
AVS_Address[4] => Mux625.IN66
AVS_Address[4] => Mux626.IN66
AVS_Address[4] => Mux627.IN66
AVS_Address[4] => Mux628.IN66
AVS_Address[4] => Mux629.IN66
AVS_Address[4] => Mux630.IN66
AVS_Address[4] => Mux631.IN66
AVS_Address[4] => Mux632.IN66
AVS_Address[4] => Mux633.IN66
AVS_Address[4] => Mux634.IN66
AVS_Address[4] => Mux635.IN66
AVS_Address[4] => Mux636.IN66
AVS_Address[4] => Mux637.IN66
AVS_Address[4] => Mux638.IN66
AVS_Address[4] => Mux639.IN66
AVS_Address[4] => Mux640.IN66
AVS_Address[4] => Mux641.IN66
AVS_Address[4] => Mux642.IN66
AVS_Address[4] => Mux643.IN66
AVS_Address[4] => Mux644.IN66
AVS_Address[4] => Mux645.IN66
AVS_Address[4] => Mux646.IN66
AVS_Address[4] => Mux647.IN66
AVS_Address[4] => Mux648.IN66
AVS_Address[4] => Mux649.IN66
AVS_Address[4] => Mux650.IN66
AVS_Address[4] => Mux651.IN66
AVS_Address[4] => Mux652.IN66
AVS_Address[4] => Mux653.IN66
AVS_Address[4] => Mux654.IN66
AVS_Address[4] => Mux655.IN66
AVS_Address[4] => Mux656.IN66
AVS_Address[4] => Mux657.IN66
AVS_Address[4] => Mux658.IN66
AVS_Address[4] => Mux659.IN66
AVS_Address[4] => Mux660.IN66
AVS_Address[4] => Mux661.IN66
AVS_Address[4] => Mux662.IN66
AVS_Address[4] => Mux663.IN66
AVS_Address[4] => Mux664.IN66
AVS_Address[4] => Mux665.IN66
AVS_Address[4] => Mux666.IN66
AVS_Address[4] => Mux667.IN66
AVS_Address[4] => Mux668.IN66
AVS_Address[4] => Mux669.IN66
AVS_Address[4] => Mux670.IN66
AVS_Address[4] => Mux671.IN66
AVS_Address[4] => Mux672.IN66
AVS_Address[4] => Mux673.IN66
AVS_Address[4] => Mux674.IN66
AVS_Address[4] => Mux675.IN66
AVS_Address[4] => Mux676.IN66
AVS_Address[4] => Mux677.IN66
AVS_Address[4] => Mux678.IN66
AVS_Address[4] => Mux679.IN66
AVS_Address[4] => Mux680.IN66
AVS_Address[4] => Mux681.IN66
AVS_Address[4] => Mux682.IN66
AVS_Address[4] => Mux683.IN66
AVS_Address[4] => Mux684.IN66
AVS_Address[4] => Mux685.IN66
AVS_Address[4] => Mux686.IN66
AVS_Address[4] => Mux687.IN66
AVS_Address[4] => Mux688.IN66
AVS_Address[4] => Mux689.IN66
AVS_Address[4] => Mux690.IN66
AVS_Address[4] => Mux691.IN66
AVS_Address[4] => Mux692.IN66
AVS_Address[4] => Mux693.IN66
AVS_Address[4] => Mux694.IN66
AVS_Address[4] => Mux695.IN66
AVS_Address[4] => Mux696.IN66
AVS_Address[4] => Mux697.IN66
AVS_Address[4] => Mux698.IN66
AVS_Address[4] => Mux699.IN66
AVS_Address[4] => Mux700.IN66
AVS_Address[4] => Mux701.IN66
AVS_Address[4] => Mux702.IN66
AVS_Address[4] => Mux703.IN66
AVS_Address[4] => Mux704.IN66
AVS_Address[4] => Mux705.IN66
AVS_Address[4] => Mux706.IN66
AVS_Address[4] => Mux707.IN66
AVS_Address[4] => Mux708.IN66
AVS_Address[4] => Mux709.IN66
AVS_Address[4] => Mux710.IN66
AVS_Address[4] => Mux711.IN66
AVS_Address[4] => Mux712.IN66
AVS_Address[4] => Mux713.IN66
AVS_Address[4] => Mux714.IN66
AVS_Address[4] => Mux715.IN66
AVS_Address[4] => Mux716.IN66
AVS_Address[4] => Mux717.IN66
AVS_Address[4] => Mux718.IN66
AVS_Address[4] => Mux719.IN66
AVS_Address[4] => Mux720.IN66
AVS_Address[4] => Mux721.IN66
AVS_Address[4] => Mux722.IN66
AVS_Address[4] => Mux723.IN66
AVS_Address[4] => Mux724.IN66
AVS_Address[4] => Mux725.IN66
AVS_Address[4] => Mux726.IN66
AVS_Address[4] => Mux727.IN66
AVS_Address[4] => Mux728.IN66
AVS_Address[4] => Mux729.IN66
AVS_Address[4] => Mux730.IN66
AVS_Address[4] => Mux731.IN66
AVS_Address[4] => Mux732.IN66
AVS_Address[4] => Mux733.IN66
AVS_Address[4] => Mux734.IN66
AVS_Address[4] => Mux735.IN66
AVS_Address[4] => Mux736.IN66
AVS_Address[4] => Mux737.IN66
AVS_Address[4] => Mux738.IN66
AVS_Address[4] => Mux739.IN66
AVS_Address[4] => Mux740.IN66
AVS_Address[4] => Mux741.IN66
AVS_Address[4] => Mux742.IN66
AVS_Address[4] => Mux743.IN66
AVS_Address[4] => Mux744.IN66
AVS_Address[4] => Mux745.IN66
AVS_Address[4] => Mux746.IN66
AVS_Address[4] => Mux747.IN66
AVS_Address[4] => Mux748.IN66
AVS_Address[4] => Mux749.IN66
AVS_Address[4] => Mux750.IN66
AVS_Address[4] => Mux751.IN66
AVS_Address[4] => Mux752.IN66
AVS_Address[4] => Mux753.IN66
AVS_Address[4] => Mux754.IN66
AVS_Address[4] => Mux755.IN66
AVS_Address[4] => Mux756.IN66
AVS_Address[4] => Mux757.IN66
AVS_Address[4] => Mux758.IN66
AVS_Address[4] => Mux759.IN66
AVS_Address[4] => Mux760.IN66
AVS_Address[4] => Mux761.IN66
AVS_Address[4] => Mux762.IN66
AVS_Address[4] => Mux763.IN66
AVS_Address[4] => Mux764.IN66
AVS_Address[4] => Mux765.IN66
AVS_Address[4] => Mux766.IN66
AVS_Address[4] => Mux767.IN66
AVS_Address[4] => Mux768.IN66
AVS_Address[4] => Mux769.IN66
AVS_Address[4] => Mux770.IN66
AVS_Address[4] => Mux771.IN66
AVS_Address[4] => Mux772.IN66
AVS_Address[4] => Mux773.IN66
AVS_Address[4] => Mux774.IN66
AVS_Address[4] => Mux775.IN66
AVS_Address[4] => Mux776.IN66
AVS_Address[4] => Mux777.IN66
AVS_Address[4] => Mux778.IN66
AVS_Address[4] => Mux779.IN66
AVS_Address[4] => Mux780.IN66
AVS_Address[4] => Mux781.IN66
AVS_Address[4] => Mux782.IN66
AVS_Address[4] => Mux783.IN66
AVS_Address[4] => Mux784.IN66
AVS_Address[4] => Mux785.IN66
AVS_Address[4] => Mux786.IN66
AVS_Address[4] => Mux787.IN66
AVS_Address[4] => Mux788.IN66
AVS_Address[4] => Mux789.IN66
AVS_Address[4] => Mux790.IN66
AVS_Address[4] => Mux791.IN66
AVS_Address[4] => Mux792.IN66
AVS_Address[4] => Mux793.IN66
AVS_Address[4] => Mux794.IN66
AVS_Address[4] => Mux795.IN66
AVS_Address[4] => Mux796.IN66
AVS_Address[4] => Mux797.IN66
AVS_Address[4] => Mux798.IN66
AVS_Address[4] => Mux799.IN66
AVS_Address[4] => Mux800.IN66
AVS_Address[4] => Mux801.IN66
AVS_Address[4] => Mux802.IN66
AVS_Address[4] => Mux803.IN66
AVS_Address[4] => Mux804.IN66
AVS_Address[4] => Mux805.IN66
AVS_Address[4] => Mux806.IN66
AVS_Address[4] => Mux807.IN66
AVS_Address[4] => Mux808.IN66
AVS_Address[4] => Mux809.IN66
AVS_Address[4] => Mux810.IN66
AVS_Address[4] => Mux811.IN66
AVS_Address[4] => Mux812.IN66
AVS_Address[4] => Mux813.IN66
AVS_Address[4] => Mux814.IN66
AVS_Address[4] => Mux815.IN66
AVS_Address[4] => Mux816.IN66
AVS_Address[4] => Mux817.IN66
AVS_Address[4] => Mux818.IN66
AVS_Address[4] => Mux819.IN66
AVS_Address[4] => Mux820.IN66
AVS_Address[4] => Mux821.IN66
AVS_Address[4] => Mux822.IN66
AVS_Address[4] => Mux823.IN66
AVS_Address[4] => Mux824.IN66
AVS_Address[4] => Mux825.IN66
AVS_Address[4] => Mux826.IN66
AVS_Address[4] => Mux827.IN66
AVS_Address[4] => Mux828.IN66
AVS_Address[4] => Mux829.IN66
AVS_Address[4] => Mux830.IN66
AVS_Address[4] => Mux831.IN66
AVS_Address[4] => Mux832.IN66
AVS_Address[4] => Mux833.IN66
AVS_Address[4] => Mux834.IN66
AVS_Address[4] => Mux835.IN66
AVS_Address[4] => Mux836.IN66
AVS_Address[4] => Mux837.IN66
AVS_Address[4] => Mux838.IN66
AVS_Address[4] => Mux839.IN66
AVS_Address[4] => Mux840.IN66
AVS_Address[4] => Mux841.IN66
AVS_Address[4] => Mux842.IN66
AVS_Address[4] => Mux843.IN66
AVS_Address[4] => Mux844.IN66
AVS_Address[4] => Mux845.IN66
AVS_Address[4] => Mux846.IN66
AVS_Address[4] => Mux847.IN66
AVS_Address[4] => Mux848.IN66
AVS_Address[4] => Mux849.IN66
AVS_Address[4] => Mux850.IN66
AVS_Address[4] => Mux851.IN66
AVS_Address[4] => Mux852.IN66
AVS_Address[4] => Mux853.IN66
AVS_Address[4] => Mux854.IN66
AVS_Address[4] => Mux855.IN66
AVS_Address[4] => Mux856.IN66
AVS_Address[4] => Mux857.IN66
AVS_Address[4] => Mux858.IN66
AVS_Address[4] => Mux859.IN66
AVS_Address[4] => Mux860.IN66
AVS_Address[4] => Mux861.IN66
AVS_Address[4] => Mux862.IN66
AVS_Address[4] => Mux863.IN66
AVS_Address[4] => Mux864.IN66
AVS_Address[4] => Mux865.IN66
AVS_Address[4] => Mux866.IN66
AVS_Address[4] => Mux867.IN66
AVS_Address[4] => Mux868.IN66
AVS_Address[4] => Mux869.IN66
AVS_Address[4] => Mux870.IN66
AVS_Address[4] => Mux871.IN66
AVS_Address[4] => Mux872.IN66
AVS_Address[4] => Mux873.IN66
AVS_Address[4] => Mux874.IN66
AVS_Address[4] => Mux875.IN66
AVS_Address[4] => Mux876.IN66
AVS_Address[4] => Mux877.IN66
AVS_Address[4] => Mux878.IN66
AVS_Address[4] => Mux879.IN66
AVS_Address[4] => Mux880.IN66
AVS_Address[4] => Mux881.IN66
AVS_Address[4] => Mux882.IN66
AVS_Address[4] => Mux883.IN66
AVS_Address[4] => Mux884.IN66
AVS_Address[4] => Mux885.IN66
AVS_Address[4] => Mux886.IN66
AVS_Address[4] => Mux887.IN66
AVS_Address[4] => Mux888.IN66
AVS_Address[4] => Mux889.IN66
AVS_Address[4] => Mux890.IN66
AVS_Address[4] => Mux891.IN66
AVS_Address[4] => Mux892.IN66
AVS_Address[4] => Mux893.IN66
AVS_Address[4] => Mux894.IN66
AVS_Address[4] => Mux895.IN66
AVS_Address[4] => Mux896.IN66
AVS_Address[4] => Mux897.IN66
AVS_Address[4] => Mux898.IN66
AVS_Address[4] => Mux899.IN66
AVS_Address[4] => Mux900.IN66
AVS_Address[4] => Mux901.IN66
AVS_Address[4] => Mux902.IN66
AVS_Address[4] => Mux903.IN66
AVS_Address[4] => Mux904.IN66
AVS_Address[4] => Mux905.IN66
AVS_Address[4] => Mux906.IN66
AVS_Address[4] => Mux907.IN66
AVS_Address[4] => Mux908.IN66
AVS_Address[4] => Mux909.IN66
AVS_Address[4] => Mux910.IN66
AVS_Address[4] => Mux911.IN66
AVS_Address[4] => Mux912.IN66
AVS_Address[4] => Mux913.IN66
AVS_Address[4] => Mux914.IN66
AVS_Address[4] => Mux915.IN66
AVS_Address[4] => Mux916.IN66
AVS_Address[4] => Mux917.IN66
AVS_Address[4] => Mux918.IN66
AVS_Address[4] => Mux919.IN66
AVS_Address[4] => Mux920.IN66
AVS_Address[4] => Mux921.IN66
AVS_Address[4] => Mux922.IN66
AVS_Address[4] => Mux923.IN66
AVS_Address[4] => Mux924.IN66
AVS_Address[4] => Mux925.IN66
AVS_Address[4] => Mux926.IN66
AVS_Address[4] => Mux927.IN66
AVS_Address[4] => Mux928.IN66
AVS_Address[4] => Mux929.IN66
AVS_Address[4] => Mux930.IN66
AVS_Address[4] => Mux931.IN66
AVS_Address[4] => Mux932.IN66
AVS_Address[4] => Mux933.IN66
AVS_Address[4] => Mux934.IN66
AVS_Address[4] => Mux935.IN66
AVS_Address[4] => Mux936.IN66
AVS_Address[4] => Mux937.IN66
AVS_Address[4] => Mux938.IN66
AVS_Address[4] => Mux939.IN66
AVS_Address[4] => Mux940.IN66
AVS_Address[4] => Mux941.IN66
AVS_Address[4] => Mux942.IN66
AVS_Address[4] => Mux943.IN66
AVS_Address[4] => Mux944.IN66
AVS_Address[4] => Mux945.IN66
AVS_Address[4] => Mux946.IN66
AVS_Address[4] => Mux947.IN66
AVS_Address[4] => Mux948.IN66
AVS_Address[4] => Mux949.IN66
AVS_Address[4] => Mux950.IN66
AVS_Address[4] => Mux951.IN66
AVS_Address[4] => Mux952.IN66
AVS_Address[4] => Mux953.IN66
AVS_Address[4] => Mux954.IN66
AVS_Address[4] => Mux955.IN66
AVS_Address[4] => Mux956.IN66
AVS_Address[4] => Mux957.IN66
AVS_Address[4] => Mux958.IN66
AVS_Address[4] => Mux959.IN66
AVS_Address[4] => Mux960.IN66
AVS_Address[4] => Mux961.IN66
AVS_Address[4] => Mux962.IN66
AVS_Address[4] => Mux963.IN66
AVS_Address[4] => Mux964.IN66
AVS_Address[4] => Mux965.IN66
AVS_Address[4] => Mux966.IN66
AVS_Address[4] => Mux967.IN66
AVS_Address[4] => Mux968.IN66
AVS_Address[4] => Mux969.IN66
AVS_Address[4] => Mux970.IN66
AVS_Address[4] => Mux971.IN66
AVS_Address[4] => Mux972.IN66
AVS_Address[4] => Mux973.IN66
AVS_Address[4] => Mux974.IN66
AVS_Address[4] => Mux975.IN66
AVS_Address[4] => Mux976.IN66
AVS_Address[4] => Mux977.IN66
AVS_Address[4] => Mux978.IN66
AVS_Address[4] => Mux979.IN66
AVS_Address[4] => Mux980.IN66
AVS_Address[4] => Mux981.IN66
AVS_Address[4] => Mux982.IN66
AVS_Address[4] => Mux983.IN66
AVS_Address[4] => Mux984.IN66
AVS_Address[4] => Mux985.IN66
AVS_Address[4] => Mux986.IN66
AVS_Address[4] => Mux987.IN66
AVS_Address[4] => Mux988.IN66
AVS_Address[4] => Mux989.IN66
AVS_Address[4] => Mux990.IN66
AVS_Address[4] => Mux991.IN66
AVS_Address[4] => Mux992.IN66
AVS_Address[4] => Mux993.IN66
AVS_Address[4] => Mux994.IN66
AVS_Address[4] => Mux995.IN66
AVS_Address[4] => Mux996.IN66
AVS_Address[4] => Mux997.IN66
AVS_Address[4] => Mux998.IN66
AVS_Address[4] => Mux999.IN66
AVS_Address[4] => Mux1000.IN66
AVS_Address[4] => Mux1001.IN66
AVS_Address[4] => Mux1002.IN66
AVS_Address[4] => Mux1003.IN66
AVS_Address[4] => Mux1004.IN66
AVS_Address[4] => Mux1005.IN66
AVS_Address[4] => Mux1006.IN66
AVS_Address[4] => Mux1007.IN66
AVS_Address[4] => Mux1008.IN66
AVS_Address[4] => Mux1009.IN66
AVS_Address[4] => Mux1010.IN66
AVS_Address[4] => Mux1011.IN66
AVS_Address[4] => Mux1012.IN66
AVS_Address[4] => Mux1013.IN66
AVS_Address[4] => Mux1014.IN66
AVS_Address[4] => Mux1015.IN66
AVS_Address[4] => Mux1016.IN66
AVS_Address[4] => Mux1017.IN66
AVS_Address[4] => Mux1018.IN66
AVS_Address[4] => Mux1019.IN66
AVS_Address[4] => Mux1020.IN66
AVS_Address[4] => Mux1021.IN66
AVS_Address[4] => Mux1022.IN66
AVS_Address[4] => Mux1023.IN66
AVS_Address[4] => Mux1024.IN66
AVS_Address[4] => Mux1025.IN66
AVS_Address[4] => Mux1026.IN66
AVS_Address[4] => Mux1027.IN66
AVS_Address[4] => Mux1028.IN66
AVS_Address[4] => Mux1029.IN66
AVS_Address[4] => Mux1030.IN66
AVS_Address[4] => Mux1031.IN66
AVS_Address[4] => Mux1032.IN66
AVS_Address[4] => Mux1033.IN66
AVS_Address[4] => Mux1034.IN66
AVS_Address[4] => Mux1035.IN66
AVS_Address[4] => Mux1036.IN66
AVS_Address[4] => Mux1037.IN66
AVS_Address[4] => Mux1038.IN66
AVS_Address[4] => Mux1039.IN66
AVS_Address[4] => Mux1040.IN66
AVS_Address[4] => Mux1041.IN67
AVS_Address[4] => Mux1042.IN66
AVS_Address[4] => Mux1043.IN66
AVS_Address[4] => Mux1044.IN66
AVS_Address[4] => Mux1045.IN66
AVS_Address[4] => Mux1046.IN66
AVS_Address[4] => Mux1047.IN66
AVS_Address[4] => Mux1048.IN66
AVS_Address[4] => Mux1049.IN66
AVS_Address[4] => Mux1050.IN66
AVS_Address[4] => Mux1051.IN66
AVS_Address[4] => Mux1052.IN66
AVS_Address[4] => Mux1053.IN66
AVS_Address[4] => Mux1054.IN66
AVS_Address[4] => Mux1055.IN66
AVS_Address[4] => Mux1056.IN66
AVS_Address[4] => Mux1057.IN66
AVS_Address[4] => Mux1058.IN66
AVS_Address[4] => Mux1059.IN66
AVS_Address[4] => Mux1060.IN66
AVS_Address[4] => Mux1061.IN66
AVS_Address[4] => Mux1062.IN66
AVS_Address[4] => Mux1063.IN66
AVS_Address[4] => Mux1064.IN66
AVS_Address[4] => Mux1065.IN66
AVS_Address[4] => Mux1066.IN66
AVS_Address[4] => Mux1067.IN66
AVS_Address[4] => Mux1068.IN66
AVS_Address[4] => Mux1069.IN66
AVS_Address[4] => Mux1070.IN66
AVS_Address[4] => Mux1071.IN66
AVS_Address[4] => Mux1072.IN66
AVS_Address[4] => Mux1073.IN66
AVS_Address[4] => Mux1074.IN66
AVS_Address[4] => Mux1075.IN66
AVS_Address[4] => Mux1076.IN66
AVS_Address[4] => Mux1077.IN66
AVS_Address[4] => Mux1078.IN66
AVS_Address[4] => Mux1079.IN66
AVS_Address[4] => Mux1080.IN66
AVS_Address[4] => Mux1081.IN66
AVS_Address[4] => Mux1082.IN66
AVS_Address[4] => Mux1083.IN66
AVS_Address[4] => Mux1084.IN66
AVS_Address[4] => Mux1085.IN66
AVS_Address[4] => Mux1086.IN66
AVS_Address[4] => Mux1087.IN66
AVS_Address[4] => Mux1088.IN66
AVS_Address[4] => Mux1089.IN66
AVS_Address[4] => Mux1090.IN66
AVS_Address[4] => Mux1091.IN66
AVS_Address[4] => Mux1092.IN66
AVS_Address[4] => Mux1093.IN66
AVS_Address[4] => Mux1094.IN66
AVS_Address[4] => Mux1095.IN66
AVS_Address[4] => Mux1096.IN66
AVS_Address[4] => Mux1097.IN66
AVS_Address[4] => Mux1098.IN66
AVS_Address[4] => Mux1099.IN66
AVS_Address[4] => Mux1100.IN66
AVS_Address[4] => Mux1101.IN66
AVS_Address[4] => Mux1102.IN66
AVS_Address[4] => Mux1103.IN66
AVS_Address[4] => Mux1104.IN66
AVS_Address[4] => Mux1105.IN66
AVS_Address[4] => Mux1106.IN66
AVS_Address[4] => Mux1107.IN66
AVS_Address[4] => Mux1108.IN66
AVS_Address[4] => Mux1109.IN66
AVS_Address[4] => Mux1110.IN66
AVS_Address[4] => Mux1111.IN66
AVS_Address[4] => Mux1112.IN66
AVS_Address[4] => Mux1113.IN66
AVS_Address[4] => Mux1114.IN66
AVS_Address[4] => Mux1115.IN66
AVS_Address[4] => Mux1116.IN66
AVS_Address[4] => Mux1117.IN66
AVS_Address[4] => Mux1118.IN66
AVS_Address[4] => Mux1119.IN66
AVS_Address[4] => Mux1120.IN66
AVS_Address[4] => Mux1121.IN66
AVS_Address[4] => Mux1122.IN66
AVS_Address[4] => Mux1123.IN66
AVS_Address[4] => Mux1124.IN66
AVS_Address[4] => Mux1125.IN66
AVS_Address[4] => Mux1126.IN66
AVS_Address[4] => Mux1127.IN66
AVS_Address[4] => Mux1128.IN66
AVS_Address[4] => Mux1129.IN66
AVS_Address[4] => Mux1130.IN66
AVS_Address[4] => Mux1131.IN66
AVS_Address[4] => Mux1132.IN66
AVS_Address[4] => Mux1133.IN66
AVS_Address[4] => Mux1134.IN66
AVS_Address[4] => Mux1135.IN66
AVS_Address[4] => Mux1136.IN66
AVS_Address[4] => Mux1137.IN66
AVS_Address[4] => Mux1138.IN66
AVS_Address[4] => Mux1139.IN66
AVS_Address[4] => Mux1140.IN66
AVS_Address[4] => Mux1141.IN66
AVS_Address[4] => Mux1142.IN66
AVS_Address[4] => Mux1143.IN66
AVS_Address[4] => Mux1144.IN66
AVS_Address[4] => Mux1145.IN66
AVS_Address[4] => Mux1146.IN66
AVS_Address[4] => Mux1147.IN66
AVS_Address[4] => Mux1148.IN66
AVS_Address[4] => Mux1149.IN66
AVS_Address[4] => Mux1150.IN66
AVS_Address[4] => Mux1151.IN66
AVS_Address[4] => Mux1152.IN66
AVS_Address[4] => Mux1153.IN66
AVS_Address[4] => Mux1154.IN66
AVS_Address[4] => Mux1155.IN66
AVS_Address[4] => Mux1156.IN66
AVS_Address[4] => Mux1157.IN66
AVS_Address[4] => Mux1158.IN66
AVS_Address[4] => Mux1159.IN66
AVS_Address[4] => Mux1160.IN66
AVS_Address[4] => Mux1161.IN66
AVS_Address[4] => Mux1162.IN66
AVS_Address[4] => Mux1163.IN66
AVS_Address[4] => Mux1164.IN66
AVS_Address[4] => Mux1165.IN66
AVS_Address[4] => Mux1166.IN66
AVS_Address[4] => Mux1167.IN66
AVS_Address[4] => Mux1168.IN66
AVS_Address[4] => Mux1169.IN66
AVS_Address[4] => Mux1170.IN66
AVS_Address[4] => Mux1171.IN66
AVS_Address[4] => Mux1172.IN66
AVS_Address[4] => Mux1173.IN66
AVS_Address[4] => Mux1174.IN66
AVS_Address[4] => Mux1175.IN66
AVS_Address[4] => Mux1176.IN66
AVS_Address[4] => Mux1177.IN66
AVS_Address[4] => Mux1178.IN66
AVS_Address[4] => Mux1179.IN66
AVS_Address[4] => Mux1180.IN66
AVS_Address[4] => Mux1181.IN66
AVS_Address[4] => Mux1182.IN66
AVS_Address[4] => Mux1183.IN66
AVS_Address[4] => Mux1184.IN66
AVS_Address[4] => Mux1185.IN66
AVS_Address[4] => Mux1186.IN66
AVS_Address[4] => Mux1187.IN66
AVS_Address[4] => Mux1188.IN66
AVS_Address[4] => Mux1189.IN66
AVS_Address[4] => Mux1190.IN66
AVS_Address[4] => Mux1191.IN66
AVS_Address[4] => Mux1192.IN66
AVS_Address[4] => Mux1193.IN66
AVS_Address[4] => Mux1194.IN66
AVS_Address[4] => Mux1195.IN66
AVS_Address[4] => Mux1196.IN66
AVS_Address[4] => Mux1197.IN66
AVS_Address[4] => Mux1198.IN66
AVS_Address[4] => Mux1199.IN66
AVS_Address[4] => Mux1200.IN66
AVS_Address[4] => Mux1201.IN66
AVS_Address[4] => Mux1202.IN66
AVS_Address[4] => Mux1203.IN66
AVS_Address[4] => Mux1204.IN66
AVS_Address[4] => Mux1205.IN66
AVS_Address[4] => Mux1206.IN66
AVS_Address[4] => Mux1207.IN66
AVS_Address[4] => Mux1208.IN66
AVS_Address[4] => Mux1209.IN66
AVS_Address[4] => Mux1210.IN66
AVS_Address[4] => Mux1211.IN66
AVS_Address[4] => Mux1212.IN66
AVS_Address[4] => Mux1213.IN66
AVS_Address[4] => Mux1214.IN66
AVS_Address[4] => Mux1215.IN66
AVS_Address[4] => Mux1216.IN66
AVS_Address[4] => Mux1217.IN66
AVS_Address[4] => Mux1218.IN66
AVS_Address[4] => Mux1219.IN66
AVS_Address[4] => Mux1220.IN66
AVS_Address[4] => Mux1221.IN66
AVS_Address[4] => Mux1222.IN66
AVS_Address[4] => Mux1223.IN66
AVS_Address[4] => Mux1224.IN66
AVS_Address[4] => Mux1225.IN66
AVS_Address[4] => Mux1226.IN66
AVS_Address[4] => Mux1227.IN66
AVS_Address[4] => Mux1228.IN66
AVS_Address[4] => Mux1229.IN66
AVS_Address[4] => Mux1230.IN66
AVS_Address[4] => Mux1231.IN66
AVS_Address[4] => Mux1232.IN66
AVS_Address[4] => Mux1233.IN66
AVS_Address[4] => Mux1234.IN66
AVS_Address[4] => Mux1235.IN66
AVS_Address[4] => Mux1236.IN66
AVS_Address[4] => Mux1237.IN66
AVS_Address[4] => Mux1238.IN66
AVS_Address[4] => Mux1239.IN66
AVS_Address[4] => Mux1240.IN66
AVS_Address[4] => Mux1241.IN66
AVS_Address[4] => Mux1242.IN66
AVS_Address[4] => Mux1243.IN66
AVS_Address[4] => Mux1244.IN66
AVS_Address[4] => Mux1245.IN66
AVS_Address[4] => Mux1246.IN66
AVS_Address[4] => Mux1247.IN66
AVS_Address[4] => Mux1248.IN66
AVS_Address[4] => Mux1249.IN66
AVS_Address[4] => Mux1250.IN66
AVS_Address[4] => Mux1251.IN66
AVS_Address[4] => Mux1252.IN66
AVS_Address[4] => Mux1253.IN66
AVS_Address[4] => Mux1254.IN66
AVS_Address[4] => Mux1255.IN66
AVS_Address[4] => Mux1256.IN66
AVS_Address[4] => Mux1257.IN66
AVS_Address[4] => Mux1258.IN66
AVS_Address[4] => Mux1259.IN66
AVS_Address[4] => Mux1260.IN66
AVS_Address[4] => Mux1261.IN66
AVS_Address[4] => Mux1262.IN66
AVS_Address[4] => Mux1263.IN66
AVS_Address[4] => Mux1264.IN66
AVS_Address[4] => Mux1265.IN66
AVS_Address[4] => Mux1266.IN66
AVS_Address[4] => Mux1267.IN66
AVS_Address[4] => Mux1268.IN66
AVS_Address[4] => Mux1269.IN66
AVS_Address[4] => Mux1270.IN66
AVS_Address[4] => Mux1271.IN66
AVS_Address[4] => Mux1272.IN66
AVS_Address[4] => Mux1273.IN66
AVS_Address[4] => Mux1274.IN66
AVS_Address[4] => Mux1275.IN66
AVS_Address[4] => Mux1276.IN66
AVS_Address[4] => Mux1277.IN66
AVS_Address[4] => Mux1278.IN66
AVS_Address[4] => Mux1279.IN66
AVS_Address[4] => Mux1280.IN66
AVS_Address[4] => Mux1281.IN66
AVS_Address[4] => Mux1282.IN66
AVS_Address[4] => Mux1283.IN66
AVS_Address[4] => Mux1284.IN66
AVS_Address[4] => Mux1285.IN66
AVS_Address[4] => Mux1286.IN66
AVS_Address[4] => Mux1287.IN66
AVS_Address[4] => Mux1288.IN66
AVS_Address[4] => Mux1289.IN66
AVS_Address[4] => Mux1290.IN66
AVS_Address[4] => Mux1291.IN66
AVS_Address[4] => Mux1292.IN66
AVS_Address[4] => Mux1293.IN66
AVS_Address[4] => Mux1294.IN66
AVS_Address[4] => Mux1295.IN66
AVS_Address[4] => Mux1296.IN66
AVS_Address[4] => Mux1297.IN66
AVS_Address[4] => Mux1298.IN66
AVS_Address[4] => Mux1299.IN66
AVS_Address[4] => Mux1300.IN66
AVS_Address[4] => Mux1301.IN66
AVS_Address[4] => Mux1302.IN66
AVS_Address[4] => Mux1303.IN66
AVS_Address[4] => Mux1304.IN66
AVS_Address[4] => Mux1305.IN66
AVS_Address[4] => Mux1306.IN66
AVS_Address[4] => Mux1307.IN66
AVS_Address[4] => Mux1308.IN66
AVS_Address[4] => Mux1309.IN66
AVS_Address[4] => Mux1310.IN66
AVS_Address[4] => Mux1311.IN66
AVS_Address[4] => Mux1312.IN66
AVS_Address[4] => Mux1313.IN66
AVS_Address[4] => Mux1314.IN66
AVS_Address[4] => Mux1315.IN66
AVS_Address[4] => Mux1316.IN66
AVS_Address[4] => Mux1317.IN66
AVS_Address[4] => Mux1318.IN66
AVS_Address[4] => Mux1319.IN66
AVS_Address[4] => Mux1320.IN66
AVS_Address[4] => Mux1321.IN66
AVS_Address[4] => Mux1322.IN66
AVS_Address[4] => Mux1323.IN66
AVS_Address[4] => Mux1324.IN66
AVS_Address[4] => Mux1325.IN66
AVS_Address[4] => Mux1326.IN66
AVS_Address[4] => Mux1327.IN66
AVS_Address[4] => Mux1328.IN66
AVS_Address[4] => Mux1329.IN66
AVS_Address[4] => Mux1330.IN66
AVS_Address[4] => Mux1331.IN66
AVS_Address[4] => Mux1332.IN66
AVS_Address[4] => Mux1333.IN66
AVS_Address[4] => Mux1334.IN66
AVS_Address[4] => Mux1335.IN66
AVS_Address[4] => Mux1336.IN66
AVS_Address[4] => Mux1337.IN66
AVS_Address[4] => Mux1338.IN66
AVS_Address[4] => Mux1339.IN66
AVS_Address[4] => Mux1340.IN66
AVS_Address[4] => Mux1341.IN66
AVS_Address[4] => Mux1342.IN66
AVS_Address[4] => Mux1343.IN66
AVS_Address[4] => Mux1344.IN66
AVS_Address[4] => Mux1345.IN66
AVS_Address[4] => Mux1346.IN66
AVS_Address[4] => Mux1347.IN66
AVS_Address[4] => Mux1348.IN66
AVS_Address[4] => Mux1349.IN66
AVS_Address[4] => Mux1350.IN66
AVS_Address[4] => Mux1351.IN66
AVS_Address[4] => Mux1352.IN66
AVS_Address[4] => Mux1353.IN66
AVS_Address[4] => Mux1354.IN66
AVS_Address[4] => Mux1355.IN66
AVS_Address[4] => Mux1356.IN66
AVS_Address[4] => Mux1357.IN66
AVS_Address[4] => Mux1358.IN66
AVS_Address[4] => Mux1359.IN66
AVS_Address[4] => Mux1360.IN66
AVS_Address[4] => Mux1361.IN66
AVS_Address[4] => Mux1362.IN66
AVS_Address[4] => Mux1363.IN66
AVS_Address[4] => Mux1364.IN66
AVS_Address[4] => Mux1365.IN66
AVS_Address[4] => Mux1366.IN66
AVS_Address[4] => Mux1367.IN66
AVS_Address[4] => Mux1368.IN66
AVS_Address[4] => Mux1369.IN66
AVS_Address[4] => Mux1370.IN66
AVS_Address[4] => Mux1371.IN66
AVS_Address[4] => Mux1372.IN66
AVS_Address[4] => Mux1373.IN66
AVS_Address[4] => Mux1374.IN66
AVS_Address[4] => Mux1375.IN66
AVS_Address[4] => Mux1376.IN66
AVS_Address[4] => Mux1377.IN66
AVS_Address[4] => Mux1378.IN66
AVS_Address[4] => Mux1379.IN66
AVS_Address[4] => Mux1380.IN66
AVS_Address[4] => Mux1381.IN66
AVS_Address[4] => Mux1382.IN66
AVS_Address[4] => Mux1383.IN66
AVS_Address[4] => Mux1384.IN66
AVS_Address[4] => Mux1385.IN66
AVS_Address[4] => Mux1386.IN66
AVS_Address[4] => Mux1387.IN66
AVS_Address[4] => Mux1388.IN66
AVS_Address[4] => Mux1389.IN66
AVS_Address[4] => Mux1390.IN66
AVS_Address[4] => Mux1391.IN66
AVS_Address[4] => Mux1392.IN66
AVS_Address[4] => Mux1393.IN66
AVS_Address[4] => Mux1394.IN66
AVS_Address[4] => Mux1395.IN66
AVS_Address[4] => Mux1396.IN66
AVS_Address[4] => Mux1397.IN66
AVS_Address[4] => Mux1398.IN66
AVS_Address[4] => Mux1399.IN66
AVS_Address[4] => Mux1400.IN66
AVS_Address[4] => Mux1401.IN66
AVS_Address[4] => Mux1402.IN66
AVS_Address[4] => Mux1403.IN66
AVS_Address[4] => Mux1404.IN66
AVS_Address[4] => Mux1405.IN66
AVS_Address[4] => Mux1406.IN66
AVS_Address[4] => Mux1407.IN66
AVS_Address[4] => Mux1408.IN66
AVS_Address[4] => Mux1409.IN66
AVS_Address[4] => Mux1410.IN66
AVS_Address[4] => Mux1411.IN66
AVS_Address[4] => Mux1412.IN66
AVS_Address[4] => Mux1413.IN66
AVS_Address[4] => Mux1414.IN66
AVS_Address[4] => Mux1415.IN66
AVS_Address[4] => Mux1416.IN66
AVS_Address[4] => Mux1417.IN66
AVS_Address[4] => Mux1418.IN66
AVS_Address[4] => Mux1419.IN66
AVS_Address[4] => Mux1420.IN66
AVS_Address[4] => Mux1421.IN66
AVS_Address[4] => Mux1422.IN66
AVS_Address[4] => Mux1423.IN66
AVS_Address[4] => Mux1424.IN66
AVS_Address[4] => Mux1425.IN66
AVS_Address[4] => Mux1426.IN66
AVS_Address[4] => Mux1427.IN66
AVS_Address[4] => Mux1428.IN66
AVS_Address[4] => Mux1429.IN66
AVS_Address[4] => Mux1430.IN66
AVS_Address[4] => Mux1431.IN66
AVS_Address[4] => Mux1432.IN66
AVS_Address[4] => Mux1433.IN66
AVS_Address[4] => Mux1434.IN66
AVS_Address[4] => Mux1435.IN66
AVS_Address[4] => Mux1436.IN66
AVS_Address[4] => Mux1437.IN66
AVS_Address[4] => Mux1438.IN66
AVS_Address[4] => Mux1439.IN66
AVS_Address[4] => Mux1440.IN66
AVS_Address[4] => Mux1441.IN66
AVS_Address[4] => Mux1442.IN66
AVS_Address[4] => Mux1443.IN66
AVS_Address[4] => Mux1444.IN66
AVS_Address[4] => Mux1445.IN66
AVS_Address[4] => Mux1446.IN66
AVS_Address[4] => Mux1447.IN66
AVS_Address[4] => Mux1448.IN66
AVS_Address[4] => Mux1449.IN66
AVS_Address[4] => Mux1450.IN66
AVS_Address[4] => Mux1451.IN66
AVS_Address[4] => Mux1452.IN66
AVS_Address[4] => Mux1453.IN66
AVS_Address[4] => Mux1454.IN66
AVS_Address[4] => Mux1455.IN66
AVS_Address[4] => Mux1456.IN66
AVS_Address[4] => Mux1457.IN66
AVS_Address[4] => Mux1458.IN66
AVS_Address[4] => Mux1459.IN66
AVS_Address[4] => Mux1460.IN66
AVS_Address[4] => Mux1461.IN66
AVS_Address[4] => Mux1462.IN66
AVS_Address[4] => Mux1463.IN66
AVS_Address[4] => Mux1464.IN66
AVS_Address[4] => Mux1465.IN66
AVS_Address[4] => Mux1466.IN66
AVS_Address[4] => Mux1467.IN66
AVS_Address[4] => Mux1468.IN66
AVS_Address[4] => Mux1469.IN66
AVS_Address[4] => Mux1470.IN66
AVS_Address[4] => Mux1471.IN66
AVS_Address[4] => Mux1472.IN66
AVS_Address[4] => Mux1473.IN66
AVS_Address[4] => Mux1474.IN66
AVS_Address[4] => Mux1475.IN66
AVS_Address[4] => Mux1476.IN66
AVS_Address[4] => Mux1477.IN66
AVS_Address[4] => Mux1478.IN66
AVS_Address[4] => Mux1479.IN66
AVS_Address[4] => Mux1480.IN66
AVS_Address[4] => Mux1481.IN66
AVS_Address[4] => Mux1482.IN66
AVS_Address[4] => Mux1483.IN66
AVS_Address[4] => Mux1484.IN66
AVS_Address[4] => Mux1485.IN66
AVS_Address[4] => Mux1486.IN66
AVS_Address[4] => Mux1487.IN66
AVS_Address[4] => Mux1488.IN66
AVS_Address[4] => Mux1489.IN66
AVS_Address[4] => Mux1490.IN66
AVS_Address[4] => Mux1491.IN66
AVS_Address[4] => Mux1492.IN66
AVS_Address[4] => Mux1493.IN66
AVS_Address[4] => Mux1494.IN66
AVS_Address[4] => Mux1495.IN66
AVS_Address[4] => Mux1496.IN66
AVS_Address[4] => Mux1497.IN66
AVS_Address[4] => Mux1498.IN66
AVS_Address[4] => Mux1499.IN66
AVS_Address[4] => Mux1500.IN66
AVS_Address[4] => Mux1501.IN66
AVS_Address[4] => Mux1502.IN66
AVS_Address[4] => Mux1503.IN66
AVS_Address[4] => Mux1504.IN66
AVS_Address[4] => Mux1505.IN66
AVS_Address[4] => Mux1506.IN66
AVS_Address[4] => Mux1507.IN66
AVS_Address[4] => Mux1508.IN66
AVS_Address[4] => Mux1509.IN66
AVS_Address[4] => Mux1510.IN66
AVS_Address[4] => Mux1511.IN66
AVS_Address[4] => Mux1512.IN66
AVS_Address[4] => Mux1513.IN66
AVS_Address[4] => Mux1514.IN66
AVS_Address[4] => Mux1515.IN66
AVS_Address[4] => Mux1516.IN66
AVS_Address[4] => Mux1517.IN66
AVS_Address[4] => Mux1518.IN66
AVS_Address[4] => Mux1519.IN66
AVS_Address[4] => Mux1520.IN66
AVS_Address[4] => Mux1521.IN66
AVS_Address[4] => Mux1522.IN66
AVS_Address[4] => Mux1523.IN66
AVS_Address[4] => Mux1524.IN66
AVS_Address[4] => Mux1525.IN66
AVS_Address[4] => Mux1526.IN66
AVS_Address[4] => Mux1527.IN66
AVS_Address[4] => Mux1528.IN66
AVS_Address[4] => Mux1529.IN66
AVS_Address[4] => Mux1530.IN66
AVS_Address[4] => Mux1531.IN66
AVS_Address[4] => Mux1532.IN66
AVS_Address[4] => Mux1533.IN66
AVS_Address[4] => Mux1534.IN66
AVS_Address[4] => Mux1535.IN66
AVS_Address[4] => Mux1536.IN66
AVS_Address[4] => Mux1537.IN66
AVS_Address[4] => Mux1538.IN66
AVS_Address[4] => Mux1539.IN66
AVS_Address[4] => Mux1540.IN66
AVS_Address[4] => Mux1541.IN66
AVS_Address[4] => Mux1542.IN66
AVS_Address[4] => Mux1543.IN66
AVS_Address[4] => Mux1544.IN66
AVS_Address[4] => Mux1545.IN66
AVS_Address[4] => Mux1546.IN66
AVS_Address[4] => Mux1547.IN66
AVS_Address[4] => Mux1548.IN66
AVS_Address[4] => Mux1549.IN66
AVS_Address[4] => Mux1550.IN66
AVS_Address[4] => Mux1551.IN66
AVS_Address[4] => Mux1552.IN66
AVS_Address[4] => Mux1553.IN66
AVS_Address[4] => Mux1554.IN66
AVS_Address[4] => Mux1555.IN66
AVS_Address[4] => Mux1556.IN66
AVS_Address[4] => Mux1557.IN66
AVS_Address[4] => Mux1558.IN66
AVS_Address[4] => Mux1559.IN66
AVS_Address[4] => Mux1560.IN66
AVS_Address[4] => Mux1561.IN66
AVS_Address[4] => Mux1562.IN66
AVS_Address[4] => Mux1563.IN66
AVS_Address[4] => Mux1564.IN66
AVS_Address[4] => Mux1565.IN66
AVS_Address[4] => Mux1566.IN66
AVS_Address[4] => Mux1567.IN66
AVS_Address[4] => Mux1568.IN66
AVS_Address[4] => Mux1569.IN66
AVS_Address[4] => Mux1570.IN66
AVS_Address[4] => Mux1571.IN66
AVS_Address[4] => Mux1572.IN66
AVS_Address[4] => Mux1573.IN66
AVS_Address[4] => Mux1574.IN66
AVS_Address[4] => Mux1575.IN66
AVS_Address[4] => Mux1576.IN66
AVS_Address[4] => Mux1577.IN66
AVS_Address[4] => Mux1578.IN66
AVS_Address[4] => Mux1579.IN66
AVS_Address[4] => Mux1580.IN66
AVS_Address[4] => Mux1581.IN66
AVS_Address[4] => Mux1582.IN66
AVS_Address[4] => Mux1583.IN66
AVS_Address[4] => Mux1584.IN66
AVS_Address[4] => Mux1585.IN66
AVS_Address[4] => Mux1586.IN66
AVS_Address[4] => Mux1587.IN66
AVS_Address[4] => Mux1588.IN66
AVS_Address[4] => Mux1589.IN66
AVS_Address[4] => Mux1590.IN66
AVS_Address[4] => Mux1591.IN66
AVS_Address[4] => Mux1592.IN66
AVS_Address[4] => Mux1593.IN66
AVS_Address[4] => Mux1594.IN66
AVS_Address[4] => Mux1595.IN66
AVS_Address[4] => Mux1596.IN66
AVS_Address[4] => Mux1597.IN66
AVS_Address[4] => Mux1598.IN66
AVS_Address[4] => Mux1599.IN66
AVS_Address[4] => Mux1600.IN66
AVS_Address[4] => Mux1601.IN66
AVS_Address[4] => Mux1602.IN66
AVS_Address[4] => Mux1603.IN66
AVS_Address[4] => Mux1604.IN66
AVS_Address[4] => Mux1605.IN66
AVS_Address[4] => Mux1606.IN66
AVS_Address[4] => Mux1607.IN66
AVS_Address[4] => Mux1608.IN66
AVS_Address[4] => Mux1609.IN66
AVS_Address[4] => Mux1610.IN66
AVS_Address[4] => Mux1611.IN66
AVS_Address[4] => Mux1612.IN66
AVS_Address[4] => Mux1613.IN66
AVS_Address[4] => Mux1614.IN66
AVS_Address[4] => Mux1615.IN66
AVS_Address[4] => Mux1616.IN66
AVS_Address[4] => Mux1617.IN66
AVS_Address[4] => Mux1618.IN66
AVS_Address[4] => Mux1619.IN66
AVS_Address[4] => Mux1620.IN66
AVS_Address[4] => Mux1621.IN66
AVS_Address[4] => Mux1622.IN66
AVS_Address[4] => Mux1623.IN66
AVS_Address[4] => Mux1624.IN66
AVS_Address[4] => Mux1625.IN66
AVS_Address[4] => Mux1626.IN66
AVS_Address[4] => Mux1627.IN66
AVS_Address[4] => Mux1628.IN66
AVS_Address[4] => Mux1629.IN66
AVS_Address[4] => Mux1630.IN66
AVS_Address[4] => Mux1631.IN66
AVS_Address[4] => Mux1632.IN66
AVS_Address[4] => Mux1633.IN66
AVS_Address[4] => Mux1634.IN66
AVS_Address[4] => Mux1635.IN66
AVS_Address[4] => Mux1636.IN66
AVS_Address[4] => Mux1637.IN66
AVS_Address[4] => Mux1638.IN66
AVS_Address[4] => Mux1639.IN66
AVS_Address[4] => Mux1640.IN66
AVS_Address[4] => Mux1641.IN66
AVS_Address[4] => Mux1642.IN66
AVS_Address[4] => Mux1643.IN66
AVS_Address[4] => Mux1644.IN66
AVS_Address[4] => Mux1645.IN66
AVS_Address[4] => Mux1646.IN66
AVS_Address[4] => Mux1647.IN66
AVS_Address[4] => Mux1648.IN66
AVS_Address[4] => Mux1649.IN66
AVS_Address[4] => Mux1650.IN66
AVS_Address[4] => Mux1651.IN66
AVS_Address[4] => Mux1652.IN66
AVS_Address[4] => Mux1653.IN66
AVS_Address[4] => Mux1654.IN66
AVS_Address[4] => Mux1655.IN66
AVS_Address[4] => Mux1656.IN66
AVS_Address[4] => Mux1657.IN66
AVS_Address[4] => Mux1658.IN66
AVS_Address[4] => Mux1659.IN66
AVS_Address[4] => Mux1660.IN66
AVS_Address[4] => Mux1661.IN66
AVS_Address[4] => Mux1662.IN66
AVS_Address[4] => Mux1663.IN66
AVS_Address[4] => Mux1664.IN66
AVS_Address[4] => Mux1665.IN66
AVS_Address[4] => Mux1666.IN66
AVS_Address[4] => Mux1667.IN66
AVS_Address[4] => Mux1668.IN66
AVS_Address[4] => Mux1669.IN66
AVS_Address[4] => Mux1670.IN66
AVS_Address[4] => Mux1671.IN66
AVS_Address[4] => Mux1672.IN66
AVS_Address[4] => Mux1673.IN66
AVS_Address[4] => Mux1674.IN66
AVS_Address[4] => Mux1675.IN66
AVS_Address[4] => Mux1676.IN66
AVS_Address[4] => Mux1677.IN66
AVS_Address[4] => Mux1678.IN66
AVS_Address[4] => Mux1679.IN66
AVS_Address[4] => Mux1680.IN66
AVS_Address[4] => Mux1681.IN66
AVS_Address[4] => Mux1682.IN66
AVS_Address[4] => Mux1683.IN66
AVS_Address[4] => Mux1684.IN66
AVS_Address[4] => Mux1685.IN66
AVS_Address[4] => Mux1686.IN66
AVS_Address[4] => Mux1687.IN66
AVS_Address[4] => Mux1688.IN66
AVS_Address[4] => Mux1689.IN66
AVS_Address[4] => Mux1690.IN66
AVS_Address[4] => Mux1691.IN66
AVS_Address[4] => Mux1692.IN66
AVS_Address[4] => Mux1693.IN66
AVS_Address[4] => Mux1694.IN66
AVS_Address[4] => Mux1695.IN66
AVS_Address[4] => Mux1696.IN66
AVS_Address[4] => Mux1697.IN66
AVS_Address[4] => Mux1698.IN66
AVS_Address[4] => Mux1699.IN66
AVS_Address[4] => Mux1700.IN66
AVS_Address[4] => Mux1701.IN66
AVS_Address[4] => Mux1702.IN66
AVS_Address[4] => Mux1703.IN66
AVS_Address[4] => Mux1704.IN66
AVS_Address[4] => Mux1705.IN66
AVS_Address[4] => Mux1706.IN66
AVS_Address[4] => Mux1707.IN66
AVS_Address[4] => Mux1708.IN66
AVS_Address[4] => Mux1709.IN66
AVS_Address[4] => Mux1710.IN66
AVS_Address[4] => Mux1711.IN66
AVS_Address[4] => Mux1712.IN66
AVS_Address[4] => Mux1713.IN66
AVS_Address[4] => Mux1714.IN66
AVS_Address[4] => Mux1715.IN66
AVS_Address[4] => Mux1716.IN66
AVS_Address[4] => Mux1717.IN66
AVS_Address[4] => Mux1718.IN66
AVS_Address[4] => Mux1719.IN66
AVS_Address[4] => Mux1720.IN66
AVS_Address[4] => Mux1721.IN66
AVS_Address[4] => Mux1722.IN66
AVS_Address[4] => Mux1723.IN66
AVS_Address[4] => Mux1724.IN66
AVS_Address[4] => Mux1725.IN66
AVS_Address[4] => Mux1726.IN66
AVS_Address[4] => Mux1727.IN66
AVS_Address[4] => Mux1728.IN66
AVS_Address[4] => Mux1729.IN66
AVS_Address[4] => Mux1730.IN66
AVS_Address[4] => Mux1731.IN66
AVS_Address[4] => Mux1732.IN66
AVS_Address[4] => Mux1733.IN66
AVS_Address[4] => Mux1734.IN66
AVS_Address[4] => Mux1735.IN66
AVS_Address[4] => Mux1736.IN66
AVS_Address[4] => Mux1737.IN66
AVS_Address[4] => Mux1738.IN66
AVS_Address[4] => Mux1739.IN66
AVS_Address[4] => Mux1740.IN66
AVS_Address[4] => Mux1741.IN66
AVS_Address[4] => Mux1742.IN66
AVS_Address[4] => Mux1743.IN66
AVS_Address[4] => Mux1744.IN66
AVS_Address[4] => Mux1745.IN66
AVS_Address[4] => Mux1746.IN66
AVS_Address[4] => Mux1747.IN66
AVS_Address[4] => Mux1748.IN66
AVS_Address[4] => Mux1749.IN66
AVS_Address[4] => Mux1750.IN66
AVS_Address[4] => Mux1751.IN66
AVS_Address[4] => Mux1752.IN66
AVS_Address[4] => Mux1753.IN66
AVS_Address[4] => Mux1754.IN66
AVS_Address[4] => Mux1755.IN66
AVS_Address[4] => Mux1756.IN66
AVS_Address[4] => Mux1757.IN66
AVS_Address[4] => Mux1758.IN66
AVS_Address[4] => Mux1759.IN66
AVS_Address[4] => Mux1760.IN66
AVS_Address[4] => Mux1761.IN66
AVS_Address[4] => Mux1762.IN66
AVS_Address[4] => Mux1763.IN66
AVS_Address[4] => Mux1764.IN66
AVS_Address[4] => Mux1765.IN66
AVS_Address[4] => Mux1766.IN66
AVS_Address[4] => Mux1767.IN66
AVS_Address[4] => Mux1768.IN66
AVS_Address[4] => Mux1769.IN66
AVS_Address[4] => Mux1770.IN66
AVS_Address[4] => Mux1771.IN66
AVS_Address[4] => Mux1772.IN66
AVS_Address[4] => Mux1773.IN66
AVS_Address[4] => Mux1774.IN66
AVS_Address[4] => Mux1775.IN66
AVS_Address[4] => Mux1776.IN66
AVS_Address[4] => Mux1777.IN66
AVS_Address[4] => Mux1778.IN66
AVS_Address[4] => Mux1779.IN66
AVS_Address[4] => Mux1780.IN66
AVS_Address[4] => Mux1781.IN66
AVS_Address[4] => Mux1782.IN66
AVS_Address[4] => Mux1783.IN66
AVS_Address[4] => Mux1784.IN66
AVS_Address[4] => Mux1785.IN66
AVS_Address[4] => Mux1786.IN66
AVS_Address[4] => Mux1787.IN66
AVS_Address[4] => Mux1788.IN66
AVS_Address[4] => Mux1789.IN66
AVS_Address[4] => Mux1790.IN66
AVS_Address[4] => Mux1791.IN66
AVS_Address[4] => Mux1792.IN66
AVS_Address[4] => Mux1793.IN66
AVS_Address[4] => Mux1794.IN66
AVS_Address[4] => Mux1795.IN66
AVS_Address[4] => Mux1796.IN66
AVS_Address[4] => Mux1797.IN66
AVS_Address[4] => Mux1798.IN66
AVS_Address[4] => Mux1799.IN66
AVS_Address[4] => Mux1800.IN66
AVS_Address[4] => Mux1801.IN66
AVS_Address[4] => Mux1802.IN66
AVS_Address[4] => Mux1803.IN66
AVS_Address[4] => Mux1804.IN66
AVS_Address[4] => Mux1805.IN66
AVS_Address[4] => Mux1806.IN66
AVS_Address[4] => Mux1807.IN66
AVS_Address[4] => Mux1808.IN66
AVS_Address[4] => Mux1809.IN66
AVS_Address[4] => Mux1810.IN66
AVS_Address[4] => Mux1811.IN66
AVS_Address[4] => Mux1812.IN66
AVS_Address[4] => Mux1813.IN66
AVS_Address[4] => Mux1814.IN66
AVS_Address[4] => Mux1815.IN66
AVS_Address[4] => Mux1816.IN66
AVS_Address[4] => Mux1817.IN66
AVS_Address[4] => Mux1818.IN66
AVS_Address[4] => Mux1819.IN66
AVS_Address[4] => Mux1820.IN66
AVS_Address[4] => Mux1821.IN66
AVS_Address[4] => Mux1822.IN66
AVS_Address[4] => Mux1823.IN66
AVS_Address[4] => Mux1824.IN66
AVS_Address[4] => Mux1825.IN66
AVS_Address[4] => Mux1826.IN66
AVS_Address[4] => Mux1827.IN66
AVS_Address[4] => Mux1828.IN66
AVS_Address[4] => Mux1829.IN66
AVS_Address[4] => Mux1830.IN66
AVS_Address[4] => Mux1831.IN66
AVS_Address[4] => Mux1832.IN66
AVS_Address[4] => Mux1833.IN66
AVS_Address[4] => Mux1834.IN66
AVS_Address[4] => Mux1835.IN66
AVS_Address[4] => Mux1836.IN66
AVS_Address[4] => Mux1837.IN66
AVS_Address[4] => Mux1838.IN66
AVS_Address[4] => Mux1839.IN66
AVS_Address[4] => Mux1840.IN66
AVS_Address[4] => Mux1841.IN66
AVS_Address[4] => Mux1842.IN66
AVS_Address[4] => Mux1843.IN66
AVS_Address[4] => Mux1844.IN66
AVS_Address[4] => Mux1845.IN66
AVS_Address[4] => Mux1846.IN66
AVS_Address[4] => Mux1847.IN66
AVS_Address[4] => Mux1848.IN66
AVS_Address[4] => Mux1849.IN66
AVS_Address[4] => Mux1850.IN66
AVS_Address[4] => Mux1851.IN66
AVS_Address[4] => Mux1852.IN66
AVS_Address[4] => Mux1853.IN66
AVS_Address[4] => Mux1854.IN66
AVS_Address[4] => Mux1855.IN66
AVS_Address[4] => Mux1856.IN66
AVS_Address[4] => Mux1857.IN66
AVS_Address[4] => Mux1858.IN66
AVS_Address[4] => Mux1859.IN66
AVS_Address[4] => Mux1860.IN66
AVS_Address[4] => Mux1861.IN66
AVS_Address[4] => Mux1862.IN66
AVS_Address[4] => Mux1863.IN66
AVS_Address[4] => Mux1864.IN66
AVS_Address[4] => Mux1865.IN66
AVS_Address[4] => Mux1866.IN66
AVS_Address[4] => Mux1867.IN66
AVS_Address[4] => Mux1868.IN66
AVS_Address[4] => Mux1869.IN66
AVS_Address[4] => Mux1870.IN66
AVS_Address[4] => Mux1871.IN66
AVS_Address[4] => Mux1872.IN66
AVS_Address[4] => Mux1873.IN66
AVS_Address[4] => Mux1874.IN66
AVS_Address[4] => Mux1875.IN66
AVS_Address[4] => Mux1876.IN66
AVS_Address[4] => Mux1877.IN66
AVS_Address[4] => Mux1878.IN66
AVS_Address[4] => Mux1879.IN66
AVS_Address[4] => Mux1880.IN66
AVS_Address[4] => Mux1881.IN66
AVS_Address[4] => Mux1882.IN66
AVS_Address[4] => Mux1883.IN66
AVS_Address[4] => Mux1884.IN66
AVS_Address[4] => Mux1885.IN66
AVS_Address[4] => Mux1886.IN66
AVS_Address[4] => Mux1887.IN66
AVS_Address[4] => Mux1888.IN66
AVS_Address[4] => Mux1889.IN66
AVS_Address[4] => Mux1890.IN66
AVS_Address[4] => Mux1891.IN66
AVS_Address[4] => Mux1892.IN66
AVS_Address[4] => Mux1893.IN66
AVS_Address[4] => Mux1894.IN66
AVS_Address[4] => Mux1895.IN66
AVS_Address[4] => Mux1896.IN66
AVS_Address[4] => Mux1897.IN66
AVS_Address[4] => Mux1898.IN66
AVS_Address[4] => Mux1899.IN66
AVS_Address[4] => Mux1900.IN66
AVS_Address[4] => Mux1901.IN66
AVS_Address[4] => Mux1902.IN66
AVS_Address[4] => Mux1903.IN66
AVS_Address[4] => Mux1904.IN66
AVS_Address[4] => Mux1905.IN66
AVS_Address[4] => Mux1906.IN66
AVS_Address[4] => Mux1907.IN66
AVS_Address[4] => Mux1908.IN66
AVS_Address[4] => Mux1909.IN66
AVS_Address[4] => Mux1910.IN66
AVS_Address[4] => Mux1911.IN66
AVS_Address[4] => Mux1912.IN66
AVS_Address[4] => Mux1913.IN66
AVS_Address[4] => Mux1914.IN66
AVS_Address[4] => Mux1915.IN66
AVS_Address[4] => Mux1916.IN66
AVS_Address[4] => Mux1917.IN66
AVS_Address[4] => Mux1918.IN66
AVS_Address[4] => Mux1919.IN66
AVS_Address[4] => Mux1920.IN66
AVS_Address[4] => Mux1921.IN66
AVS_Address[4] => Mux1922.IN66
AVS_Address[4] => Mux1923.IN66
AVS_Address[4] => Mux1924.IN66
AVS_Address[4] => Mux1925.IN66
AVS_Address[4] => Mux1926.IN66
AVS_Address[4] => Mux1927.IN66
AVS_Address[4] => Mux1928.IN66
AVS_Address[4] => Mux1929.IN66
AVS_Address[4] => Mux1930.IN66
AVS_Address[4] => Mux1931.IN66
AVS_Address[4] => Mux1932.IN66
AVS_Address[4] => Mux1933.IN66
AVS_Address[4] => Mux1934.IN66
AVS_Address[4] => Mux1935.IN66
AVS_Address[4] => Mux1936.IN66
AVS_Address[4] => Mux1937.IN66
AVS_Address[4] => Mux1938.IN66
AVS_Address[4] => Mux1939.IN66
AVS_Address[4] => Mux1940.IN66
AVS_Address[4] => Mux1941.IN66
AVS_Address[4] => Mux1942.IN66
AVS_Address[4] => Mux1943.IN66
AVS_Address[4] => Mux1944.IN66
AVS_Address[4] => Mux1945.IN66
AVS_Address[4] => Mux1946.IN66
AVS_Address[4] => Mux1947.IN66
AVS_Address[4] => Mux1948.IN66
AVS_Address[4] => Mux1949.IN66
AVS_Address[4] => Mux1950.IN66
AVS_Address[4] => Mux1951.IN66
AVS_Address[4] => Mux1952.IN66
AVS_Address[4] => Mux1953.IN66
AVS_Address[4] => Mux1954.IN66
AVS_Address[4] => Mux1955.IN66
AVS_Address[4] => Mux1956.IN66
AVS_Address[4] => Mux1957.IN66
AVS_Address[4] => Mux1958.IN66
AVS_Address[4] => Mux1959.IN66
AVS_Address[4] => Mux1960.IN66
AVS_Address[4] => Mux1961.IN66
AVS_Address[4] => Mux1962.IN66
AVS_Address[4] => Mux1963.IN66
AVS_Address[4] => Mux1964.IN66
AVS_Address[4] => Mux1965.IN66
AVS_Address[4] => Mux1966.IN66
AVS_Address[4] => Mux1967.IN66
AVS_Address[4] => Mux1968.IN66
AVS_Address[4] => Mux1969.IN66
AVS_Address[4] => Mux1970.IN66
AVS_Address[4] => Mux1971.IN66
AVS_Address[4] => Mux1972.IN66
AVS_Address[4] => Mux1973.IN66
AVS_Address[4] => Mux1974.IN66
AVS_Address[4] => Mux1975.IN66
AVS_Address[4] => Mux1976.IN66
AVS_Address[4] => Mux1977.IN66
AVS_Address[4] => Mux1978.IN66
AVS_Address[4] => Mux1979.IN66
AVS_Address[4] => Mux1980.IN66
AVS_Address[4] => Mux1981.IN66
AVS_Address[4] => Mux1982.IN66
AVS_Address[4] => Mux1983.IN66
AVS_Address[4] => Mux1984.IN66
AVS_Address[4] => Mux1985.IN66
AVS_Address[4] => Mux1986.IN66
AVS_Address[4] => Mux1987.IN66
AVS_Address[4] => Mux1988.IN66
AVS_Address[4] => Mux1989.IN66
AVS_Address[4] => Mux1990.IN66
AVS_Address[4] => Mux1991.IN66
AVS_Address[4] => Mux1992.IN66
AVS_Address[4] => Mux1993.IN66
AVS_Address[4] => Mux1994.IN66
AVS_Address[4] => Mux1995.IN66
AVS_Address[4] => Mux1996.IN66
AVS_Address[4] => Mux1997.IN66
AVS_Address[4] => Mux1998.IN66
AVS_Address[4] => Mux1999.IN66
AVS_Address[4] => Mux2000.IN66
AVS_Address[4] => Mux2001.IN66
AVS_Address[4] => Mux2002.IN66
AVS_Address[4] => Mux2003.IN66
AVS_Address[4] => Mux2004.IN66
AVS_Address[4] => Mux2005.IN66
AVS_Address[4] => Mux2006.IN66
AVS_Address[4] => Mux2007.IN66
AVS_Address[4] => Mux2008.IN66
AVS_Address[4] => Mux2009.IN66
AVS_Address[4] => Mux2010.IN66
AVS_Address[4] => Mux2011.IN66
AVS_Address[4] => Mux2012.IN66
AVS_Address[4] => Mux2013.IN66
AVS_Address[4] => Mux2014.IN66
AVS_Address[4] => Mux2015.IN66
AVS_Address[4] => Mux2016.IN66
AVS_Address[4] => Mux2017.IN66
AVS_Address[4] => Equal0.IN7
AVS_Address[4] => Equal1.IN6
AVS_Address[4] => Equal2.IN6
AVS_Address[4] => Equal3.IN5
AVS_Address[4] => Equal4.IN6
AVS_Address[4] => Equal5.IN5
AVS_Address[4] => Equal6.IN5
AVS_Address[4] => Equal7.IN4
AVS_Address[4] => Equal8.IN6
AVS_Address[4] => Equal9.IN5
AVS_Address[4] => Equal10.IN5
AVS_Address[4] => Equal11.IN4
AVS_Address[4] => Equal12.IN5
AVS_Address[4] => Equal13.IN4
AVS_Address[4] => Equal14.IN4
AVS_Address[4] => Equal15.IN3
AVS_Address[4] => Equal16.IN2
AVS_Address[4] => Equal17.IN2
AVS_Address[4] => Equal18.IN2
AVS_Address[4] => Equal19.IN2
AVS_Address[4] => Equal20.IN2
AVS_Address[4] => Equal21.IN2
AVS_Address[4] => Equal22.IN2
AVS_Address[4] => Equal23.IN2
AVS_Address[4] => Equal24.IN2
AVS_Address[4] => Equal25.IN2
AVS_Address[4] => Equal26.IN2
AVS_Address[4] => Equal27.IN2
AVS_Address[4] => Equal28.IN2
AVS_Address[4] => Equal29.IN2
AVS_Address[4] => Equal30.IN2
AVS_Address[4] => Equal31.IN2
AVS_Address[4] => Equal32.IN7
AVS_Address[4] => Equal33.IN6
AVS_Address[4] => Equal34.IN6
AVS_Address[4] => Equal35.IN5
AVS_Address[4] => Equal36.IN6
AVS_Address[4] => Equal37.IN5
AVS_Address[4] => Equal38.IN5
AVS_Address[4] => Equal39.IN4
AVS_Address[4] => Equal40.IN6
AVS_Address[4] => Equal41.IN5
AVS_Address[4] => Equal42.IN5
AVS_Address[4] => Equal43.IN4
AVS_Address[4] => Equal44.IN5
AVS_Address[4] => Equal45.IN4
AVS_Address[4] => Equal46.IN4
AVS_Address[4] => Equal47.IN3
AVS_Address[4] => Equal48.IN2
AVS_Address[4] => Equal49.IN2
AVS_Address[4] => Equal50.IN2
AVS_Address[4] => Equal51.IN2
AVS_Address[4] => Equal52.IN2
AVS_Address[4] => Equal53.IN2
AVS_Address[4] => Equal54.IN2
AVS_Address[4] => Equal55.IN2
AVS_Address[4] => Equal56.IN2
AVS_Address[4] => Equal57.IN2
AVS_Address[4] => Equal58.IN2
AVS_Address[4] => Equal59.IN2
AVS_Address[4] => Equal60.IN2
AVS_Address[4] => Equal61.IN2
AVS_Address[4] => Equal62.IN2
AVS_Address[4] => Equal63.IN2
AVS_Address[4] => Equal64.IN2
AVS_Address[4] => Equal65.IN2
AVS_Address[4] => Equal66.IN2
AVS_Address[4] => Equal67.IN2
AVS_Address[4] => Equal68.IN2
AVS_Address[4] => Equal69.IN7
AVS_Address[4] => Equal70.IN6
AVS_Address[4] => Equal71.IN6
AVS_Address[4] => Equal72.IN5
AVS_Address[4] => Equal73.IN6
AVS_Address[4] => Equal74.IN5
AVS_Address[4] => Equal75.IN5
AVS_Address[4] => Equal76.IN4
AVS_Address[4] => Equal77.IN6
AVS_Address[4] => Equal78.IN5
AVS_Address[4] => Equal79.IN5
AVS_Address[4] => Equal80.IN4
AVS_Address[4] => Equal81.IN5
AVS_Address[4] => Equal82.IN4
AVS_Address[4] => Equal83.IN4
AVS_Address[4] => Equal84.IN3
AVS_Address[4] => Equal85.IN1
AVS_Address[4] => Equal86.IN1
AVS_Address[4] => Equal87.IN1
AVS_Address[4] => Equal88.IN1
AVS_Address[4] => Equal89.IN1
AVS_Address[4] => Equal90.IN1
AVS_Address[4] => Equal91.IN1
AVS_Address[4] => Equal92.IN1
AVS_Address[4] => Equal93.IN1
AVS_Address[4] => Equal94.IN1
AVS_Address[4] => Equal95.IN1
AVS_Address[4] => Equal96.IN1
AVS_Address[4] => Equal97.IN1
AVS_Address[4] => Equal98.IN1
AVS_Address[4] => Equal99.IN1
AVS_Address[4] => Equal100.IN1
AVS_Address[4] => Equal101.IN7
AVS_Address[4] => Equal102.IN6
AVS_Address[4] => Equal103.IN6
AVS_Address[4] => Equal104.IN5
AVS_Address[4] => Equal105.IN6
AVS_Address[4] => Equal106.IN5
AVS_Address[4] => Equal107.IN5
AVS_Address[4] => Equal108.IN4
AVS_Address[4] => Equal109.IN6
AVS_Address[4] => Equal110.IN5
AVS_Address[4] => Equal111.IN5
AVS_Address[4] => Equal112.IN4
AVS_Address[4] => Equal113.IN5
AVS_Address[4] => Equal114.IN4
AVS_Address[4] => Equal115.IN4
AVS_Address[4] => Equal116.IN3
AVS_Address[4] => Equal117.IN1
AVS_Address[4] => Equal118.IN1
AVS_Address[4] => Equal119.IN1
AVS_Address[4] => Equal120.IN1
AVS_Address[4] => Equal121.IN1
AVS_Address[5] => Mux0.IN255
AVS_Address[5] => Mux1.IN255
AVS_Address[5] => Mux2.IN255
AVS_Address[5] => Mux3.IN255
AVS_Address[5] => Mux4.IN255
AVS_Address[5] => Mux5.IN255
AVS_Address[5] => Mux6.IN255
AVS_Address[5] => Mux7.IN255
AVS_Address[5] => Mux8.IN255
AVS_Address[5] => Mux9.IN255
AVS_Address[5] => Mux10.IN255
AVS_Address[5] => Mux11.IN255
AVS_Address[5] => Mux12.IN255
AVS_Address[5] => Mux13.IN255
AVS_Address[5] => Mux14.IN255
AVS_Address[5] => Mux15.IN254
AVS_Address[5] => Mux16.IN3
AVS_Address[5] => Mux17.IN2
AVS_Address[5] => Mux18.IN2
AVS_Address[5] => Mux19.IN2
AVS_Address[5] => Mux20.IN2
AVS_Address[5] => Mux21.IN2
AVS_Address[5] => Mux22.IN2
AVS_Address[5] => Mux23.IN2
AVS_Address[5] => Mux24.IN2
AVS_Address[5] => Mux25.IN2
AVS_Address[5] => Mux26.IN2
AVS_Address[5] => Mux27.IN2
AVS_Address[5] => Mux28.IN2
AVS_Address[5] => Mux29.IN2
AVS_Address[5] => Mux30.IN2
AVS_Address[5] => Mux31.IN2
AVS_Address[5] => Mux32.IN2
AVS_Address[5] => Mux33.IN2
AVS_Address[5] => Mux34.IN2
AVS_Address[5] => Mux35.IN2
AVS_Address[5] => Mux36.IN2
AVS_Address[5] => Mux37.IN2
AVS_Address[5] => Mux38.IN2
AVS_Address[5] => Mux39.IN2
AVS_Address[5] => Mux40.IN2
AVS_Address[5] => Mux41.IN2
AVS_Address[5] => Mux42.IN2
AVS_Address[5] => Mux43.IN2
AVS_Address[5] => Mux44.IN2
AVS_Address[5] => Mux45.IN2
AVS_Address[5] => Mux46.IN2
AVS_Address[5] => Mux47.IN2
AVS_Address[5] => Mux48.IN2
AVS_Address[5] => Mux49.IN2
AVS_Address[5] => Mux50.IN2
AVS_Address[5] => Mux51.IN2
AVS_Address[5] => Mux52.IN2
AVS_Address[5] => Mux53.IN2
AVS_Address[5] => Mux54.IN2
AVS_Address[5] => Mux55.IN2
AVS_Address[5] => Mux56.IN2
AVS_Address[5] => Mux57.IN2
AVS_Address[5] => Mux58.IN2
AVS_Address[5] => Mux59.IN2
AVS_Address[5] => Mux60.IN2
AVS_Address[5] => Mux61.IN2
AVS_Address[5] => Mux62.IN2
AVS_Address[5] => Mux63.IN2
AVS_Address[5] => Mux64.IN2
AVS_Address[5] => Mux65.IN65
AVS_Address[5] => Mux66.IN65
AVS_Address[5] => Mux67.IN65
AVS_Address[5] => Mux68.IN65
AVS_Address[5] => Mux69.IN65
AVS_Address[5] => Mux70.IN65
AVS_Address[5] => Mux71.IN65
AVS_Address[5] => Mux72.IN65
AVS_Address[5] => Mux73.IN65
AVS_Address[5] => Mux74.IN65
AVS_Address[5] => Mux75.IN65
AVS_Address[5] => Mux76.IN65
AVS_Address[5] => Mux77.IN65
AVS_Address[5] => Mux78.IN65
AVS_Address[5] => Mux79.IN65
AVS_Address[5] => Mux80.IN65
AVS_Address[5] => Mux81.IN65
AVS_Address[5] => Mux82.IN65
AVS_Address[5] => Mux83.IN65
AVS_Address[5] => Mux84.IN65
AVS_Address[5] => Mux85.IN65
AVS_Address[5] => Mux86.IN65
AVS_Address[5] => Mux87.IN65
AVS_Address[5] => Mux88.IN65
AVS_Address[5] => Mux89.IN65
AVS_Address[5] => Mux90.IN65
AVS_Address[5] => Mux91.IN65
AVS_Address[5] => Mux92.IN65
AVS_Address[5] => Mux93.IN65
AVS_Address[5] => Mux94.IN65
AVS_Address[5] => Mux95.IN65
AVS_Address[5] => Mux96.IN65
AVS_Address[5] => Mux97.IN65
AVS_Address[5] => Mux98.IN65
AVS_Address[5] => Mux99.IN65
AVS_Address[5] => Mux100.IN65
AVS_Address[5] => Mux101.IN65
AVS_Address[5] => Mux102.IN65
AVS_Address[5] => Mux103.IN65
AVS_Address[5] => Mux104.IN65
AVS_Address[5] => Mux105.IN65
AVS_Address[5] => Mux106.IN65
AVS_Address[5] => Mux107.IN65
AVS_Address[5] => Mux108.IN65
AVS_Address[5] => Mux109.IN65
AVS_Address[5] => Mux110.IN65
AVS_Address[5] => Mux111.IN65
AVS_Address[5] => Mux112.IN65
AVS_Address[5] => Mux113.IN65
AVS_Address[5] => Mux114.IN65
AVS_Address[5] => Mux115.IN65
AVS_Address[5] => Mux116.IN65
AVS_Address[5] => Mux117.IN65
AVS_Address[5] => Mux118.IN65
AVS_Address[5] => Mux119.IN65
AVS_Address[5] => Mux120.IN65
AVS_Address[5] => Mux121.IN65
AVS_Address[5] => Mux122.IN65
AVS_Address[5] => Mux123.IN65
AVS_Address[5] => Mux124.IN65
AVS_Address[5] => Mux125.IN65
AVS_Address[5] => Mux126.IN65
AVS_Address[5] => Mux127.IN65
AVS_Address[5] => Mux128.IN65
AVS_Address[5] => Mux129.IN65
AVS_Address[5] => Mux130.IN65
AVS_Address[5] => Mux131.IN65
AVS_Address[5] => Mux132.IN65
AVS_Address[5] => Mux133.IN65
AVS_Address[5] => Mux134.IN65
AVS_Address[5] => Mux135.IN65
AVS_Address[5] => Mux136.IN65
AVS_Address[5] => Mux137.IN65
AVS_Address[5] => Mux138.IN65
AVS_Address[5] => Mux139.IN65
AVS_Address[5] => Mux140.IN65
AVS_Address[5] => Mux141.IN65
AVS_Address[5] => Mux142.IN65
AVS_Address[5] => Mux143.IN65
AVS_Address[5] => Mux144.IN65
AVS_Address[5] => Mux145.IN65
AVS_Address[5] => Mux146.IN65
AVS_Address[5] => Mux147.IN65
AVS_Address[5] => Mux148.IN65
AVS_Address[5] => Mux149.IN65
AVS_Address[5] => Mux150.IN65
AVS_Address[5] => Mux151.IN65
AVS_Address[5] => Mux152.IN65
AVS_Address[5] => Mux153.IN65
AVS_Address[5] => Mux154.IN65
AVS_Address[5] => Mux155.IN65
AVS_Address[5] => Mux156.IN65
AVS_Address[5] => Mux157.IN65
AVS_Address[5] => Mux158.IN65
AVS_Address[5] => Mux159.IN65
AVS_Address[5] => Mux160.IN65
AVS_Address[5] => Mux161.IN65
AVS_Address[5] => Mux162.IN65
AVS_Address[5] => Mux163.IN65
AVS_Address[5] => Mux164.IN65
AVS_Address[5] => Mux165.IN65
AVS_Address[5] => Mux166.IN65
AVS_Address[5] => Mux167.IN65
AVS_Address[5] => Mux168.IN65
AVS_Address[5] => Mux169.IN65
AVS_Address[5] => Mux170.IN65
AVS_Address[5] => Mux171.IN65
AVS_Address[5] => Mux172.IN65
AVS_Address[5] => Mux173.IN65
AVS_Address[5] => Mux174.IN65
AVS_Address[5] => Mux175.IN65
AVS_Address[5] => Mux176.IN65
AVS_Address[5] => Mux177.IN65
AVS_Address[5] => Mux178.IN65
AVS_Address[5] => Mux179.IN65
AVS_Address[5] => Mux180.IN65
AVS_Address[5] => Mux181.IN65
AVS_Address[5] => Mux182.IN65
AVS_Address[5] => Mux183.IN65
AVS_Address[5] => Mux184.IN65
AVS_Address[5] => Mux185.IN65
AVS_Address[5] => Mux186.IN65
AVS_Address[5] => Mux187.IN65
AVS_Address[5] => Mux188.IN65
AVS_Address[5] => Mux189.IN65
AVS_Address[5] => Mux190.IN65
AVS_Address[5] => Mux191.IN65
AVS_Address[5] => Mux192.IN65
AVS_Address[5] => Mux193.IN65
AVS_Address[5] => Mux194.IN65
AVS_Address[5] => Mux195.IN65
AVS_Address[5] => Mux196.IN65
AVS_Address[5] => Mux197.IN65
AVS_Address[5] => Mux198.IN65
AVS_Address[5] => Mux199.IN65
AVS_Address[5] => Mux200.IN65
AVS_Address[5] => Mux201.IN65
AVS_Address[5] => Mux202.IN65
AVS_Address[5] => Mux203.IN65
AVS_Address[5] => Mux204.IN65
AVS_Address[5] => Mux205.IN65
AVS_Address[5] => Mux206.IN65
AVS_Address[5] => Mux207.IN65
AVS_Address[5] => Mux208.IN65
AVS_Address[5] => Mux209.IN65
AVS_Address[5] => Mux210.IN65
AVS_Address[5] => Mux211.IN65
AVS_Address[5] => Mux212.IN65
AVS_Address[5] => Mux213.IN65
AVS_Address[5] => Mux214.IN65
AVS_Address[5] => Mux215.IN65
AVS_Address[5] => Mux216.IN65
AVS_Address[5] => Mux217.IN65
AVS_Address[5] => Mux218.IN65
AVS_Address[5] => Mux219.IN65
AVS_Address[5] => Mux220.IN65
AVS_Address[5] => Mux221.IN65
AVS_Address[5] => Mux222.IN65
AVS_Address[5] => Mux223.IN65
AVS_Address[5] => Mux224.IN65
AVS_Address[5] => Mux225.IN65
AVS_Address[5] => Mux226.IN65
AVS_Address[5] => Mux227.IN65
AVS_Address[5] => Mux228.IN65
AVS_Address[5] => Mux229.IN65
AVS_Address[5] => Mux230.IN65
AVS_Address[5] => Mux231.IN65
AVS_Address[5] => Mux232.IN65
AVS_Address[5] => Mux233.IN65
AVS_Address[5] => Mux234.IN65
AVS_Address[5] => Mux235.IN65
AVS_Address[5] => Mux236.IN65
AVS_Address[5] => Mux237.IN65
AVS_Address[5] => Mux238.IN65
AVS_Address[5] => Mux239.IN65
AVS_Address[5] => Mux240.IN65
AVS_Address[5] => Mux241.IN65
AVS_Address[5] => Mux242.IN65
AVS_Address[5] => Mux243.IN65
AVS_Address[5] => Mux244.IN65
AVS_Address[5] => Mux245.IN65
AVS_Address[5] => Mux246.IN65
AVS_Address[5] => Mux247.IN65
AVS_Address[5] => Mux248.IN65
AVS_Address[5] => Mux249.IN65
AVS_Address[5] => Mux250.IN65
AVS_Address[5] => Mux251.IN65
AVS_Address[5] => Mux252.IN65
AVS_Address[5] => Mux253.IN65
AVS_Address[5] => Mux254.IN65
AVS_Address[5] => Mux255.IN65
AVS_Address[5] => Mux256.IN65
AVS_Address[5] => Mux257.IN65
AVS_Address[5] => Mux258.IN65
AVS_Address[5] => Mux259.IN65
AVS_Address[5] => Mux260.IN65
AVS_Address[5] => Mux261.IN65
AVS_Address[5] => Mux262.IN65
AVS_Address[5] => Mux263.IN65
AVS_Address[5] => Mux264.IN65
AVS_Address[5] => Mux265.IN65
AVS_Address[5] => Mux266.IN65
AVS_Address[5] => Mux267.IN65
AVS_Address[5] => Mux268.IN65
AVS_Address[5] => Mux269.IN65
AVS_Address[5] => Mux270.IN65
AVS_Address[5] => Mux271.IN65
AVS_Address[5] => Mux272.IN65
AVS_Address[5] => Mux273.IN65
AVS_Address[5] => Mux274.IN65
AVS_Address[5] => Mux275.IN65
AVS_Address[5] => Mux276.IN65
AVS_Address[5] => Mux277.IN65
AVS_Address[5] => Mux278.IN65
AVS_Address[5] => Mux279.IN65
AVS_Address[5] => Mux280.IN65
AVS_Address[5] => Mux281.IN65
AVS_Address[5] => Mux282.IN65
AVS_Address[5] => Mux283.IN65
AVS_Address[5] => Mux284.IN65
AVS_Address[5] => Mux285.IN65
AVS_Address[5] => Mux286.IN65
AVS_Address[5] => Mux287.IN65
AVS_Address[5] => Mux288.IN65
AVS_Address[5] => Mux289.IN65
AVS_Address[5] => Mux290.IN65
AVS_Address[5] => Mux291.IN65
AVS_Address[5] => Mux292.IN65
AVS_Address[5] => Mux293.IN65
AVS_Address[5] => Mux294.IN65
AVS_Address[5] => Mux295.IN65
AVS_Address[5] => Mux296.IN65
AVS_Address[5] => Mux297.IN65
AVS_Address[5] => Mux298.IN65
AVS_Address[5] => Mux299.IN65
AVS_Address[5] => Mux300.IN65
AVS_Address[5] => Mux301.IN65
AVS_Address[5] => Mux302.IN65
AVS_Address[5] => Mux303.IN65
AVS_Address[5] => Mux304.IN65
AVS_Address[5] => Mux305.IN65
AVS_Address[5] => Mux306.IN65
AVS_Address[5] => Mux307.IN65
AVS_Address[5] => Mux308.IN65
AVS_Address[5] => Mux309.IN65
AVS_Address[5] => Mux310.IN65
AVS_Address[5] => Mux311.IN65
AVS_Address[5] => Mux312.IN65
AVS_Address[5] => Mux313.IN65
AVS_Address[5] => Mux314.IN65
AVS_Address[5] => Mux315.IN65
AVS_Address[5] => Mux316.IN65
AVS_Address[5] => Mux317.IN65
AVS_Address[5] => Mux318.IN65
AVS_Address[5] => Mux319.IN65
AVS_Address[5] => Mux320.IN65
AVS_Address[5] => Mux321.IN65
AVS_Address[5] => Mux322.IN65
AVS_Address[5] => Mux323.IN65
AVS_Address[5] => Mux324.IN65
AVS_Address[5] => Mux325.IN65
AVS_Address[5] => Mux326.IN65
AVS_Address[5] => Mux327.IN65
AVS_Address[5] => Mux328.IN65
AVS_Address[5] => Mux329.IN65
AVS_Address[5] => Mux330.IN65
AVS_Address[5] => Mux331.IN65
AVS_Address[5] => Mux332.IN65
AVS_Address[5] => Mux333.IN65
AVS_Address[5] => Mux334.IN65
AVS_Address[5] => Mux335.IN65
AVS_Address[5] => Mux336.IN65
AVS_Address[5] => Mux337.IN65
AVS_Address[5] => Mux338.IN65
AVS_Address[5] => Mux339.IN65
AVS_Address[5] => Mux340.IN65
AVS_Address[5] => Mux341.IN65
AVS_Address[5] => Mux342.IN65
AVS_Address[5] => Mux343.IN65
AVS_Address[5] => Mux344.IN65
AVS_Address[5] => Mux345.IN65
AVS_Address[5] => Mux346.IN65
AVS_Address[5] => Mux347.IN65
AVS_Address[5] => Mux348.IN65
AVS_Address[5] => Mux349.IN65
AVS_Address[5] => Mux350.IN65
AVS_Address[5] => Mux351.IN65
AVS_Address[5] => Mux352.IN65
AVS_Address[5] => Mux353.IN65
AVS_Address[5] => Mux354.IN65
AVS_Address[5] => Mux355.IN65
AVS_Address[5] => Mux356.IN65
AVS_Address[5] => Mux357.IN65
AVS_Address[5] => Mux358.IN65
AVS_Address[5] => Mux359.IN65
AVS_Address[5] => Mux360.IN65
AVS_Address[5] => Mux361.IN65
AVS_Address[5] => Mux362.IN65
AVS_Address[5] => Mux363.IN65
AVS_Address[5] => Mux364.IN65
AVS_Address[5] => Mux365.IN65
AVS_Address[5] => Mux366.IN65
AVS_Address[5] => Mux367.IN65
AVS_Address[5] => Mux368.IN65
AVS_Address[5] => Mux369.IN65
AVS_Address[5] => Mux370.IN65
AVS_Address[5] => Mux371.IN65
AVS_Address[5] => Mux372.IN65
AVS_Address[5] => Mux373.IN65
AVS_Address[5] => Mux374.IN65
AVS_Address[5] => Mux375.IN65
AVS_Address[5] => Mux376.IN65
AVS_Address[5] => Mux377.IN65
AVS_Address[5] => Mux378.IN65
AVS_Address[5] => Mux379.IN65
AVS_Address[5] => Mux380.IN65
AVS_Address[5] => Mux381.IN65
AVS_Address[5] => Mux382.IN65
AVS_Address[5] => Mux383.IN65
AVS_Address[5] => Mux384.IN65
AVS_Address[5] => Mux385.IN65
AVS_Address[5] => Mux386.IN65
AVS_Address[5] => Mux387.IN65
AVS_Address[5] => Mux388.IN65
AVS_Address[5] => Mux389.IN65
AVS_Address[5] => Mux390.IN65
AVS_Address[5] => Mux391.IN65
AVS_Address[5] => Mux392.IN65
AVS_Address[5] => Mux393.IN65
AVS_Address[5] => Mux394.IN65
AVS_Address[5] => Mux395.IN65
AVS_Address[5] => Mux396.IN65
AVS_Address[5] => Mux397.IN65
AVS_Address[5] => Mux398.IN65
AVS_Address[5] => Mux399.IN65
AVS_Address[5] => Mux400.IN65
AVS_Address[5] => Mux401.IN65
AVS_Address[5] => Mux402.IN65
AVS_Address[5] => Mux403.IN65
AVS_Address[5] => Mux404.IN65
AVS_Address[5] => Mux405.IN65
AVS_Address[5] => Mux406.IN65
AVS_Address[5] => Mux407.IN65
AVS_Address[5] => Mux408.IN65
AVS_Address[5] => Mux409.IN65
AVS_Address[5] => Mux410.IN65
AVS_Address[5] => Mux411.IN65
AVS_Address[5] => Mux412.IN65
AVS_Address[5] => Mux413.IN65
AVS_Address[5] => Mux414.IN65
AVS_Address[5] => Mux415.IN65
AVS_Address[5] => Mux416.IN65
AVS_Address[5] => Mux417.IN65
AVS_Address[5] => Mux418.IN65
AVS_Address[5] => Mux419.IN65
AVS_Address[5] => Mux420.IN65
AVS_Address[5] => Mux421.IN65
AVS_Address[5] => Mux422.IN65
AVS_Address[5] => Mux423.IN65
AVS_Address[5] => Mux424.IN65
AVS_Address[5] => Mux425.IN65
AVS_Address[5] => Mux426.IN65
AVS_Address[5] => Mux427.IN65
AVS_Address[5] => Mux428.IN65
AVS_Address[5] => Mux429.IN65
AVS_Address[5] => Mux430.IN65
AVS_Address[5] => Mux431.IN65
AVS_Address[5] => Mux432.IN65
AVS_Address[5] => Mux433.IN65
AVS_Address[5] => Mux434.IN65
AVS_Address[5] => Mux435.IN65
AVS_Address[5] => Mux436.IN65
AVS_Address[5] => Mux437.IN65
AVS_Address[5] => Mux438.IN65
AVS_Address[5] => Mux439.IN65
AVS_Address[5] => Mux440.IN65
AVS_Address[5] => Mux441.IN65
AVS_Address[5] => Mux442.IN65
AVS_Address[5] => Mux443.IN65
AVS_Address[5] => Mux444.IN65
AVS_Address[5] => Mux445.IN65
AVS_Address[5] => Mux446.IN65
AVS_Address[5] => Mux447.IN65
AVS_Address[5] => Mux448.IN65
AVS_Address[5] => Mux449.IN65
AVS_Address[5] => Mux450.IN65
AVS_Address[5] => Mux451.IN65
AVS_Address[5] => Mux452.IN65
AVS_Address[5] => Mux453.IN65
AVS_Address[5] => Mux454.IN65
AVS_Address[5] => Mux455.IN65
AVS_Address[5] => Mux456.IN65
AVS_Address[5] => Mux457.IN65
AVS_Address[5] => Mux458.IN65
AVS_Address[5] => Mux459.IN65
AVS_Address[5] => Mux460.IN65
AVS_Address[5] => Mux461.IN65
AVS_Address[5] => Mux462.IN65
AVS_Address[5] => Mux463.IN65
AVS_Address[5] => Mux464.IN65
AVS_Address[5] => Mux465.IN65
AVS_Address[5] => Mux466.IN65
AVS_Address[5] => Mux467.IN65
AVS_Address[5] => Mux468.IN65
AVS_Address[5] => Mux469.IN65
AVS_Address[5] => Mux470.IN65
AVS_Address[5] => Mux471.IN65
AVS_Address[5] => Mux472.IN65
AVS_Address[5] => Mux473.IN65
AVS_Address[5] => Mux474.IN65
AVS_Address[5] => Mux475.IN65
AVS_Address[5] => Mux476.IN65
AVS_Address[5] => Mux477.IN65
AVS_Address[5] => Mux478.IN65
AVS_Address[5] => Mux479.IN65
AVS_Address[5] => Mux480.IN65
AVS_Address[5] => Mux481.IN65
AVS_Address[5] => Mux482.IN65
AVS_Address[5] => Mux483.IN65
AVS_Address[5] => Mux484.IN65
AVS_Address[5] => Mux485.IN65
AVS_Address[5] => Mux486.IN65
AVS_Address[5] => Mux487.IN65
AVS_Address[5] => Mux488.IN65
AVS_Address[5] => Mux489.IN65
AVS_Address[5] => Mux490.IN65
AVS_Address[5] => Mux491.IN65
AVS_Address[5] => Mux492.IN65
AVS_Address[5] => Mux493.IN65
AVS_Address[5] => Mux494.IN65
AVS_Address[5] => Mux495.IN65
AVS_Address[5] => Mux496.IN65
AVS_Address[5] => Mux497.IN65
AVS_Address[5] => Mux498.IN65
AVS_Address[5] => Mux499.IN65
AVS_Address[5] => Mux500.IN65
AVS_Address[5] => Mux501.IN65
AVS_Address[5] => Mux502.IN65
AVS_Address[5] => Mux503.IN65
AVS_Address[5] => Mux504.IN65
AVS_Address[5] => Mux505.IN65
AVS_Address[5] => Mux506.IN65
AVS_Address[5] => Mux507.IN65
AVS_Address[5] => Mux508.IN65
AVS_Address[5] => Mux509.IN65
AVS_Address[5] => Mux510.IN65
AVS_Address[5] => Mux511.IN65
AVS_Address[5] => Mux512.IN65
AVS_Address[5] => Mux513.IN65
AVS_Address[5] => Mux514.IN65
AVS_Address[5] => Mux515.IN65
AVS_Address[5] => Mux516.IN65
AVS_Address[5] => Mux517.IN65
AVS_Address[5] => Mux518.IN65
AVS_Address[5] => Mux519.IN65
AVS_Address[5] => Mux520.IN65
AVS_Address[5] => Mux521.IN65
AVS_Address[5] => Mux522.IN65
AVS_Address[5] => Mux523.IN65
AVS_Address[5] => Mux524.IN65
AVS_Address[5] => Mux525.IN65
AVS_Address[5] => Mux526.IN65
AVS_Address[5] => Mux527.IN65
AVS_Address[5] => Mux528.IN65
AVS_Address[5] => Mux529.IN65
AVS_Address[5] => Mux530.IN65
AVS_Address[5] => Mux531.IN65
AVS_Address[5] => Mux532.IN65
AVS_Address[5] => Mux533.IN65
AVS_Address[5] => Mux534.IN65
AVS_Address[5] => Mux535.IN65
AVS_Address[5] => Mux536.IN65
AVS_Address[5] => Mux537.IN65
AVS_Address[5] => Mux538.IN65
AVS_Address[5] => Mux539.IN65
AVS_Address[5] => Mux540.IN65
AVS_Address[5] => Mux541.IN65
AVS_Address[5] => Mux542.IN65
AVS_Address[5] => Mux543.IN65
AVS_Address[5] => Mux544.IN65
AVS_Address[5] => Mux545.IN65
AVS_Address[5] => Mux546.IN65
AVS_Address[5] => Mux547.IN65
AVS_Address[5] => Mux548.IN65
AVS_Address[5] => Mux549.IN65
AVS_Address[5] => Mux550.IN65
AVS_Address[5] => Mux551.IN65
AVS_Address[5] => Mux552.IN65
AVS_Address[5] => Mux553.IN65
AVS_Address[5] => Mux554.IN65
AVS_Address[5] => Mux555.IN65
AVS_Address[5] => Mux556.IN65
AVS_Address[5] => Mux557.IN65
AVS_Address[5] => Mux558.IN65
AVS_Address[5] => Mux559.IN65
AVS_Address[5] => Mux560.IN65
AVS_Address[5] => Mux561.IN65
AVS_Address[5] => Mux562.IN65
AVS_Address[5] => Mux563.IN65
AVS_Address[5] => Mux564.IN65
AVS_Address[5] => Mux565.IN65
AVS_Address[5] => Mux566.IN65
AVS_Address[5] => Mux567.IN65
AVS_Address[5] => Mux568.IN65
AVS_Address[5] => Mux569.IN65
AVS_Address[5] => Mux570.IN65
AVS_Address[5] => Mux571.IN65
AVS_Address[5] => Mux572.IN65
AVS_Address[5] => Mux573.IN65
AVS_Address[5] => Mux574.IN65
AVS_Address[5] => Mux575.IN65
AVS_Address[5] => Mux576.IN65
AVS_Address[5] => Mux577.IN65
AVS_Address[5] => Mux578.IN65
AVS_Address[5] => Mux579.IN65
AVS_Address[5] => Mux580.IN65
AVS_Address[5] => Mux581.IN65
AVS_Address[5] => Mux582.IN65
AVS_Address[5] => Mux583.IN65
AVS_Address[5] => Mux584.IN65
AVS_Address[5] => Mux585.IN65
AVS_Address[5] => Mux586.IN65
AVS_Address[5] => Mux587.IN65
AVS_Address[5] => Mux588.IN65
AVS_Address[5] => Mux589.IN65
AVS_Address[5] => Mux590.IN65
AVS_Address[5] => Mux591.IN65
AVS_Address[5] => Mux592.IN65
AVS_Address[5] => Mux593.IN65
AVS_Address[5] => Mux594.IN65
AVS_Address[5] => Mux595.IN65
AVS_Address[5] => Mux596.IN65
AVS_Address[5] => Mux597.IN65
AVS_Address[5] => Mux598.IN65
AVS_Address[5] => Mux599.IN65
AVS_Address[5] => Mux600.IN65
AVS_Address[5] => Mux601.IN65
AVS_Address[5] => Mux602.IN65
AVS_Address[5] => Mux603.IN65
AVS_Address[5] => Mux604.IN65
AVS_Address[5] => Mux605.IN65
AVS_Address[5] => Mux606.IN65
AVS_Address[5] => Mux607.IN65
AVS_Address[5] => Mux608.IN65
AVS_Address[5] => Mux609.IN65
AVS_Address[5] => Mux610.IN65
AVS_Address[5] => Mux611.IN65
AVS_Address[5] => Mux612.IN65
AVS_Address[5] => Mux613.IN65
AVS_Address[5] => Mux614.IN65
AVS_Address[5] => Mux615.IN65
AVS_Address[5] => Mux616.IN65
AVS_Address[5] => Mux617.IN65
AVS_Address[5] => Mux618.IN65
AVS_Address[5] => Mux619.IN65
AVS_Address[5] => Mux620.IN65
AVS_Address[5] => Mux621.IN65
AVS_Address[5] => Mux622.IN65
AVS_Address[5] => Mux623.IN65
AVS_Address[5] => Mux624.IN65
AVS_Address[5] => Mux625.IN65
AVS_Address[5] => Mux626.IN65
AVS_Address[5] => Mux627.IN65
AVS_Address[5] => Mux628.IN65
AVS_Address[5] => Mux629.IN65
AVS_Address[5] => Mux630.IN65
AVS_Address[5] => Mux631.IN65
AVS_Address[5] => Mux632.IN65
AVS_Address[5] => Mux633.IN65
AVS_Address[5] => Mux634.IN65
AVS_Address[5] => Mux635.IN65
AVS_Address[5] => Mux636.IN65
AVS_Address[5] => Mux637.IN65
AVS_Address[5] => Mux638.IN65
AVS_Address[5] => Mux639.IN65
AVS_Address[5] => Mux640.IN65
AVS_Address[5] => Mux641.IN65
AVS_Address[5] => Mux642.IN65
AVS_Address[5] => Mux643.IN65
AVS_Address[5] => Mux644.IN65
AVS_Address[5] => Mux645.IN65
AVS_Address[5] => Mux646.IN65
AVS_Address[5] => Mux647.IN65
AVS_Address[5] => Mux648.IN65
AVS_Address[5] => Mux649.IN65
AVS_Address[5] => Mux650.IN65
AVS_Address[5] => Mux651.IN65
AVS_Address[5] => Mux652.IN65
AVS_Address[5] => Mux653.IN65
AVS_Address[5] => Mux654.IN65
AVS_Address[5] => Mux655.IN65
AVS_Address[5] => Mux656.IN65
AVS_Address[5] => Mux657.IN65
AVS_Address[5] => Mux658.IN65
AVS_Address[5] => Mux659.IN65
AVS_Address[5] => Mux660.IN65
AVS_Address[5] => Mux661.IN65
AVS_Address[5] => Mux662.IN65
AVS_Address[5] => Mux663.IN65
AVS_Address[5] => Mux664.IN65
AVS_Address[5] => Mux665.IN65
AVS_Address[5] => Mux666.IN65
AVS_Address[5] => Mux667.IN65
AVS_Address[5] => Mux668.IN65
AVS_Address[5] => Mux669.IN65
AVS_Address[5] => Mux670.IN65
AVS_Address[5] => Mux671.IN65
AVS_Address[5] => Mux672.IN65
AVS_Address[5] => Mux673.IN65
AVS_Address[5] => Mux674.IN65
AVS_Address[5] => Mux675.IN65
AVS_Address[5] => Mux676.IN65
AVS_Address[5] => Mux677.IN65
AVS_Address[5] => Mux678.IN65
AVS_Address[5] => Mux679.IN65
AVS_Address[5] => Mux680.IN65
AVS_Address[5] => Mux681.IN65
AVS_Address[5] => Mux682.IN65
AVS_Address[5] => Mux683.IN65
AVS_Address[5] => Mux684.IN65
AVS_Address[5] => Mux685.IN65
AVS_Address[5] => Mux686.IN65
AVS_Address[5] => Mux687.IN65
AVS_Address[5] => Mux688.IN65
AVS_Address[5] => Mux689.IN65
AVS_Address[5] => Mux690.IN65
AVS_Address[5] => Mux691.IN65
AVS_Address[5] => Mux692.IN65
AVS_Address[5] => Mux693.IN65
AVS_Address[5] => Mux694.IN65
AVS_Address[5] => Mux695.IN65
AVS_Address[5] => Mux696.IN65
AVS_Address[5] => Mux697.IN65
AVS_Address[5] => Mux698.IN65
AVS_Address[5] => Mux699.IN65
AVS_Address[5] => Mux700.IN65
AVS_Address[5] => Mux701.IN65
AVS_Address[5] => Mux702.IN65
AVS_Address[5] => Mux703.IN65
AVS_Address[5] => Mux704.IN65
AVS_Address[5] => Mux705.IN65
AVS_Address[5] => Mux706.IN65
AVS_Address[5] => Mux707.IN65
AVS_Address[5] => Mux708.IN65
AVS_Address[5] => Mux709.IN65
AVS_Address[5] => Mux710.IN65
AVS_Address[5] => Mux711.IN65
AVS_Address[5] => Mux712.IN65
AVS_Address[5] => Mux713.IN65
AVS_Address[5] => Mux714.IN65
AVS_Address[5] => Mux715.IN65
AVS_Address[5] => Mux716.IN65
AVS_Address[5] => Mux717.IN65
AVS_Address[5] => Mux718.IN65
AVS_Address[5] => Mux719.IN65
AVS_Address[5] => Mux720.IN65
AVS_Address[5] => Mux721.IN65
AVS_Address[5] => Mux722.IN65
AVS_Address[5] => Mux723.IN65
AVS_Address[5] => Mux724.IN65
AVS_Address[5] => Mux725.IN65
AVS_Address[5] => Mux726.IN65
AVS_Address[5] => Mux727.IN65
AVS_Address[5] => Mux728.IN65
AVS_Address[5] => Mux729.IN65
AVS_Address[5] => Mux730.IN65
AVS_Address[5] => Mux731.IN65
AVS_Address[5] => Mux732.IN65
AVS_Address[5] => Mux733.IN65
AVS_Address[5] => Mux734.IN65
AVS_Address[5] => Mux735.IN65
AVS_Address[5] => Mux736.IN65
AVS_Address[5] => Mux737.IN65
AVS_Address[5] => Mux738.IN65
AVS_Address[5] => Mux739.IN65
AVS_Address[5] => Mux740.IN65
AVS_Address[5] => Mux741.IN65
AVS_Address[5] => Mux742.IN65
AVS_Address[5] => Mux743.IN65
AVS_Address[5] => Mux744.IN65
AVS_Address[5] => Mux745.IN65
AVS_Address[5] => Mux746.IN65
AVS_Address[5] => Mux747.IN65
AVS_Address[5] => Mux748.IN65
AVS_Address[5] => Mux749.IN65
AVS_Address[5] => Mux750.IN65
AVS_Address[5] => Mux751.IN65
AVS_Address[5] => Mux752.IN65
AVS_Address[5] => Mux753.IN65
AVS_Address[5] => Mux754.IN65
AVS_Address[5] => Mux755.IN65
AVS_Address[5] => Mux756.IN65
AVS_Address[5] => Mux757.IN65
AVS_Address[5] => Mux758.IN65
AVS_Address[5] => Mux759.IN65
AVS_Address[5] => Mux760.IN65
AVS_Address[5] => Mux761.IN65
AVS_Address[5] => Mux762.IN65
AVS_Address[5] => Mux763.IN65
AVS_Address[5] => Mux764.IN65
AVS_Address[5] => Mux765.IN65
AVS_Address[5] => Mux766.IN65
AVS_Address[5] => Mux767.IN65
AVS_Address[5] => Mux768.IN65
AVS_Address[5] => Mux769.IN65
AVS_Address[5] => Mux770.IN65
AVS_Address[5] => Mux771.IN65
AVS_Address[5] => Mux772.IN65
AVS_Address[5] => Mux773.IN65
AVS_Address[5] => Mux774.IN65
AVS_Address[5] => Mux775.IN65
AVS_Address[5] => Mux776.IN65
AVS_Address[5] => Mux777.IN65
AVS_Address[5] => Mux778.IN65
AVS_Address[5] => Mux779.IN65
AVS_Address[5] => Mux780.IN65
AVS_Address[5] => Mux781.IN65
AVS_Address[5] => Mux782.IN65
AVS_Address[5] => Mux783.IN65
AVS_Address[5] => Mux784.IN65
AVS_Address[5] => Mux785.IN65
AVS_Address[5] => Mux786.IN65
AVS_Address[5] => Mux787.IN65
AVS_Address[5] => Mux788.IN65
AVS_Address[5] => Mux789.IN65
AVS_Address[5] => Mux790.IN65
AVS_Address[5] => Mux791.IN65
AVS_Address[5] => Mux792.IN65
AVS_Address[5] => Mux793.IN65
AVS_Address[5] => Mux794.IN65
AVS_Address[5] => Mux795.IN65
AVS_Address[5] => Mux796.IN65
AVS_Address[5] => Mux797.IN65
AVS_Address[5] => Mux798.IN65
AVS_Address[5] => Mux799.IN65
AVS_Address[5] => Mux800.IN65
AVS_Address[5] => Mux801.IN65
AVS_Address[5] => Mux802.IN65
AVS_Address[5] => Mux803.IN65
AVS_Address[5] => Mux804.IN65
AVS_Address[5] => Mux805.IN65
AVS_Address[5] => Mux806.IN65
AVS_Address[5] => Mux807.IN65
AVS_Address[5] => Mux808.IN65
AVS_Address[5] => Mux809.IN65
AVS_Address[5] => Mux810.IN65
AVS_Address[5] => Mux811.IN65
AVS_Address[5] => Mux812.IN65
AVS_Address[5] => Mux813.IN65
AVS_Address[5] => Mux814.IN65
AVS_Address[5] => Mux815.IN65
AVS_Address[5] => Mux816.IN65
AVS_Address[5] => Mux817.IN65
AVS_Address[5] => Mux818.IN65
AVS_Address[5] => Mux819.IN65
AVS_Address[5] => Mux820.IN65
AVS_Address[5] => Mux821.IN65
AVS_Address[5] => Mux822.IN65
AVS_Address[5] => Mux823.IN65
AVS_Address[5] => Mux824.IN65
AVS_Address[5] => Mux825.IN65
AVS_Address[5] => Mux826.IN65
AVS_Address[5] => Mux827.IN65
AVS_Address[5] => Mux828.IN65
AVS_Address[5] => Mux829.IN65
AVS_Address[5] => Mux830.IN65
AVS_Address[5] => Mux831.IN65
AVS_Address[5] => Mux832.IN65
AVS_Address[5] => Mux833.IN65
AVS_Address[5] => Mux834.IN65
AVS_Address[5] => Mux835.IN65
AVS_Address[5] => Mux836.IN65
AVS_Address[5] => Mux837.IN65
AVS_Address[5] => Mux838.IN65
AVS_Address[5] => Mux839.IN65
AVS_Address[5] => Mux840.IN65
AVS_Address[5] => Mux841.IN65
AVS_Address[5] => Mux842.IN65
AVS_Address[5] => Mux843.IN65
AVS_Address[5] => Mux844.IN65
AVS_Address[5] => Mux845.IN65
AVS_Address[5] => Mux846.IN65
AVS_Address[5] => Mux847.IN65
AVS_Address[5] => Mux848.IN65
AVS_Address[5] => Mux849.IN65
AVS_Address[5] => Mux850.IN65
AVS_Address[5] => Mux851.IN65
AVS_Address[5] => Mux852.IN65
AVS_Address[5] => Mux853.IN65
AVS_Address[5] => Mux854.IN65
AVS_Address[5] => Mux855.IN65
AVS_Address[5] => Mux856.IN65
AVS_Address[5] => Mux857.IN65
AVS_Address[5] => Mux858.IN65
AVS_Address[5] => Mux859.IN65
AVS_Address[5] => Mux860.IN65
AVS_Address[5] => Mux861.IN65
AVS_Address[5] => Mux862.IN65
AVS_Address[5] => Mux863.IN65
AVS_Address[5] => Mux864.IN65
AVS_Address[5] => Mux865.IN65
AVS_Address[5] => Mux866.IN65
AVS_Address[5] => Mux867.IN65
AVS_Address[5] => Mux868.IN65
AVS_Address[5] => Mux869.IN65
AVS_Address[5] => Mux870.IN65
AVS_Address[5] => Mux871.IN65
AVS_Address[5] => Mux872.IN65
AVS_Address[5] => Mux873.IN65
AVS_Address[5] => Mux874.IN65
AVS_Address[5] => Mux875.IN65
AVS_Address[5] => Mux876.IN65
AVS_Address[5] => Mux877.IN65
AVS_Address[5] => Mux878.IN65
AVS_Address[5] => Mux879.IN65
AVS_Address[5] => Mux880.IN65
AVS_Address[5] => Mux881.IN65
AVS_Address[5] => Mux882.IN65
AVS_Address[5] => Mux883.IN65
AVS_Address[5] => Mux884.IN65
AVS_Address[5] => Mux885.IN65
AVS_Address[5] => Mux886.IN65
AVS_Address[5] => Mux887.IN65
AVS_Address[5] => Mux888.IN65
AVS_Address[5] => Mux889.IN65
AVS_Address[5] => Mux890.IN65
AVS_Address[5] => Mux891.IN65
AVS_Address[5] => Mux892.IN65
AVS_Address[5] => Mux893.IN65
AVS_Address[5] => Mux894.IN65
AVS_Address[5] => Mux895.IN65
AVS_Address[5] => Mux896.IN65
AVS_Address[5] => Mux897.IN65
AVS_Address[5] => Mux898.IN65
AVS_Address[5] => Mux899.IN65
AVS_Address[5] => Mux900.IN65
AVS_Address[5] => Mux901.IN65
AVS_Address[5] => Mux902.IN65
AVS_Address[5] => Mux903.IN65
AVS_Address[5] => Mux904.IN65
AVS_Address[5] => Mux905.IN65
AVS_Address[5] => Mux906.IN65
AVS_Address[5] => Mux907.IN65
AVS_Address[5] => Mux908.IN65
AVS_Address[5] => Mux909.IN65
AVS_Address[5] => Mux910.IN65
AVS_Address[5] => Mux911.IN65
AVS_Address[5] => Mux912.IN65
AVS_Address[5] => Mux913.IN65
AVS_Address[5] => Mux914.IN65
AVS_Address[5] => Mux915.IN65
AVS_Address[5] => Mux916.IN65
AVS_Address[5] => Mux917.IN65
AVS_Address[5] => Mux918.IN65
AVS_Address[5] => Mux919.IN65
AVS_Address[5] => Mux920.IN65
AVS_Address[5] => Mux921.IN65
AVS_Address[5] => Mux922.IN65
AVS_Address[5] => Mux923.IN65
AVS_Address[5] => Mux924.IN65
AVS_Address[5] => Mux925.IN65
AVS_Address[5] => Mux926.IN65
AVS_Address[5] => Mux927.IN65
AVS_Address[5] => Mux928.IN65
AVS_Address[5] => Mux929.IN65
AVS_Address[5] => Mux930.IN65
AVS_Address[5] => Mux931.IN65
AVS_Address[5] => Mux932.IN65
AVS_Address[5] => Mux933.IN65
AVS_Address[5] => Mux934.IN65
AVS_Address[5] => Mux935.IN65
AVS_Address[5] => Mux936.IN65
AVS_Address[5] => Mux937.IN65
AVS_Address[5] => Mux938.IN65
AVS_Address[5] => Mux939.IN65
AVS_Address[5] => Mux940.IN65
AVS_Address[5] => Mux941.IN65
AVS_Address[5] => Mux942.IN65
AVS_Address[5] => Mux943.IN65
AVS_Address[5] => Mux944.IN65
AVS_Address[5] => Mux945.IN65
AVS_Address[5] => Mux946.IN65
AVS_Address[5] => Mux947.IN65
AVS_Address[5] => Mux948.IN65
AVS_Address[5] => Mux949.IN65
AVS_Address[5] => Mux950.IN65
AVS_Address[5] => Mux951.IN65
AVS_Address[5] => Mux952.IN65
AVS_Address[5] => Mux953.IN65
AVS_Address[5] => Mux954.IN65
AVS_Address[5] => Mux955.IN65
AVS_Address[5] => Mux956.IN65
AVS_Address[5] => Mux957.IN65
AVS_Address[5] => Mux958.IN65
AVS_Address[5] => Mux959.IN65
AVS_Address[5] => Mux960.IN65
AVS_Address[5] => Mux961.IN65
AVS_Address[5] => Mux962.IN65
AVS_Address[5] => Mux963.IN65
AVS_Address[5] => Mux964.IN65
AVS_Address[5] => Mux965.IN65
AVS_Address[5] => Mux966.IN65
AVS_Address[5] => Mux967.IN65
AVS_Address[5] => Mux968.IN65
AVS_Address[5] => Mux969.IN65
AVS_Address[5] => Mux970.IN65
AVS_Address[5] => Mux971.IN65
AVS_Address[5] => Mux972.IN65
AVS_Address[5] => Mux973.IN65
AVS_Address[5] => Mux974.IN65
AVS_Address[5] => Mux975.IN65
AVS_Address[5] => Mux976.IN65
AVS_Address[5] => Mux977.IN65
AVS_Address[5] => Mux978.IN65
AVS_Address[5] => Mux979.IN65
AVS_Address[5] => Mux980.IN65
AVS_Address[5] => Mux981.IN65
AVS_Address[5] => Mux982.IN65
AVS_Address[5] => Mux983.IN65
AVS_Address[5] => Mux984.IN65
AVS_Address[5] => Mux985.IN65
AVS_Address[5] => Mux986.IN65
AVS_Address[5] => Mux987.IN65
AVS_Address[5] => Mux988.IN65
AVS_Address[5] => Mux989.IN65
AVS_Address[5] => Mux990.IN65
AVS_Address[5] => Mux991.IN65
AVS_Address[5] => Mux992.IN65
AVS_Address[5] => Mux993.IN65
AVS_Address[5] => Mux994.IN65
AVS_Address[5] => Mux995.IN65
AVS_Address[5] => Mux996.IN65
AVS_Address[5] => Mux997.IN65
AVS_Address[5] => Mux998.IN65
AVS_Address[5] => Mux999.IN65
AVS_Address[5] => Mux1000.IN65
AVS_Address[5] => Mux1001.IN65
AVS_Address[5] => Mux1002.IN65
AVS_Address[5] => Mux1003.IN65
AVS_Address[5] => Mux1004.IN65
AVS_Address[5] => Mux1005.IN65
AVS_Address[5] => Mux1006.IN65
AVS_Address[5] => Mux1007.IN65
AVS_Address[5] => Mux1008.IN65
AVS_Address[5] => Mux1009.IN65
AVS_Address[5] => Mux1010.IN65
AVS_Address[5] => Mux1011.IN65
AVS_Address[5] => Mux1012.IN65
AVS_Address[5] => Mux1013.IN65
AVS_Address[5] => Mux1014.IN65
AVS_Address[5] => Mux1015.IN65
AVS_Address[5] => Mux1016.IN65
AVS_Address[5] => Mux1017.IN65
AVS_Address[5] => Mux1018.IN65
AVS_Address[5] => Mux1019.IN65
AVS_Address[5] => Mux1020.IN65
AVS_Address[5] => Mux1021.IN65
AVS_Address[5] => Mux1022.IN65
AVS_Address[5] => Mux1023.IN65
AVS_Address[5] => Mux1024.IN65
AVS_Address[5] => Mux1025.IN65
AVS_Address[5] => Mux1026.IN65
AVS_Address[5] => Mux1027.IN65
AVS_Address[5] => Mux1028.IN65
AVS_Address[5] => Mux1029.IN65
AVS_Address[5] => Mux1030.IN65
AVS_Address[5] => Mux1031.IN65
AVS_Address[5] => Mux1032.IN65
AVS_Address[5] => Mux1033.IN65
AVS_Address[5] => Mux1034.IN65
AVS_Address[5] => Mux1035.IN65
AVS_Address[5] => Mux1036.IN65
AVS_Address[5] => Mux1037.IN65
AVS_Address[5] => Mux1038.IN65
AVS_Address[5] => Mux1039.IN65
AVS_Address[5] => Mux1040.IN65
AVS_Address[5] => Mux1041.IN66
AVS_Address[5] => Mux1042.IN65
AVS_Address[5] => Mux1043.IN65
AVS_Address[5] => Mux1044.IN65
AVS_Address[5] => Mux1045.IN65
AVS_Address[5] => Mux1046.IN65
AVS_Address[5] => Mux1047.IN65
AVS_Address[5] => Mux1048.IN65
AVS_Address[5] => Mux1049.IN65
AVS_Address[5] => Mux1050.IN65
AVS_Address[5] => Mux1051.IN65
AVS_Address[5] => Mux1052.IN65
AVS_Address[5] => Mux1053.IN65
AVS_Address[5] => Mux1054.IN65
AVS_Address[5] => Mux1055.IN65
AVS_Address[5] => Mux1056.IN65
AVS_Address[5] => Mux1057.IN65
AVS_Address[5] => Mux1058.IN65
AVS_Address[5] => Mux1059.IN65
AVS_Address[5] => Mux1060.IN65
AVS_Address[5] => Mux1061.IN65
AVS_Address[5] => Mux1062.IN65
AVS_Address[5] => Mux1063.IN65
AVS_Address[5] => Mux1064.IN65
AVS_Address[5] => Mux1065.IN65
AVS_Address[5] => Mux1066.IN65
AVS_Address[5] => Mux1067.IN65
AVS_Address[5] => Mux1068.IN65
AVS_Address[5] => Mux1069.IN65
AVS_Address[5] => Mux1070.IN65
AVS_Address[5] => Mux1071.IN65
AVS_Address[5] => Mux1072.IN65
AVS_Address[5] => Mux1073.IN65
AVS_Address[5] => Mux1074.IN65
AVS_Address[5] => Mux1075.IN65
AVS_Address[5] => Mux1076.IN65
AVS_Address[5] => Mux1077.IN65
AVS_Address[5] => Mux1078.IN65
AVS_Address[5] => Mux1079.IN65
AVS_Address[5] => Mux1080.IN65
AVS_Address[5] => Mux1081.IN65
AVS_Address[5] => Mux1082.IN65
AVS_Address[5] => Mux1083.IN65
AVS_Address[5] => Mux1084.IN65
AVS_Address[5] => Mux1085.IN65
AVS_Address[5] => Mux1086.IN65
AVS_Address[5] => Mux1087.IN65
AVS_Address[5] => Mux1088.IN65
AVS_Address[5] => Mux1089.IN65
AVS_Address[5] => Mux1090.IN65
AVS_Address[5] => Mux1091.IN65
AVS_Address[5] => Mux1092.IN65
AVS_Address[5] => Mux1093.IN65
AVS_Address[5] => Mux1094.IN65
AVS_Address[5] => Mux1095.IN65
AVS_Address[5] => Mux1096.IN65
AVS_Address[5] => Mux1097.IN65
AVS_Address[5] => Mux1098.IN65
AVS_Address[5] => Mux1099.IN65
AVS_Address[5] => Mux1100.IN65
AVS_Address[5] => Mux1101.IN65
AVS_Address[5] => Mux1102.IN65
AVS_Address[5] => Mux1103.IN65
AVS_Address[5] => Mux1104.IN65
AVS_Address[5] => Mux1105.IN65
AVS_Address[5] => Mux1106.IN65
AVS_Address[5] => Mux1107.IN65
AVS_Address[5] => Mux1108.IN65
AVS_Address[5] => Mux1109.IN65
AVS_Address[5] => Mux1110.IN65
AVS_Address[5] => Mux1111.IN65
AVS_Address[5] => Mux1112.IN65
AVS_Address[5] => Mux1113.IN65
AVS_Address[5] => Mux1114.IN65
AVS_Address[5] => Mux1115.IN65
AVS_Address[5] => Mux1116.IN65
AVS_Address[5] => Mux1117.IN65
AVS_Address[5] => Mux1118.IN65
AVS_Address[5] => Mux1119.IN65
AVS_Address[5] => Mux1120.IN65
AVS_Address[5] => Mux1121.IN65
AVS_Address[5] => Mux1122.IN65
AVS_Address[5] => Mux1123.IN65
AVS_Address[5] => Mux1124.IN65
AVS_Address[5] => Mux1125.IN65
AVS_Address[5] => Mux1126.IN65
AVS_Address[5] => Mux1127.IN65
AVS_Address[5] => Mux1128.IN65
AVS_Address[5] => Mux1129.IN65
AVS_Address[5] => Mux1130.IN65
AVS_Address[5] => Mux1131.IN65
AVS_Address[5] => Mux1132.IN65
AVS_Address[5] => Mux1133.IN65
AVS_Address[5] => Mux1134.IN65
AVS_Address[5] => Mux1135.IN65
AVS_Address[5] => Mux1136.IN65
AVS_Address[5] => Mux1137.IN65
AVS_Address[5] => Mux1138.IN65
AVS_Address[5] => Mux1139.IN65
AVS_Address[5] => Mux1140.IN65
AVS_Address[5] => Mux1141.IN65
AVS_Address[5] => Mux1142.IN65
AVS_Address[5] => Mux1143.IN65
AVS_Address[5] => Mux1144.IN65
AVS_Address[5] => Mux1145.IN65
AVS_Address[5] => Mux1146.IN65
AVS_Address[5] => Mux1147.IN65
AVS_Address[5] => Mux1148.IN65
AVS_Address[5] => Mux1149.IN65
AVS_Address[5] => Mux1150.IN65
AVS_Address[5] => Mux1151.IN65
AVS_Address[5] => Mux1152.IN65
AVS_Address[5] => Mux1153.IN65
AVS_Address[5] => Mux1154.IN65
AVS_Address[5] => Mux1155.IN65
AVS_Address[5] => Mux1156.IN65
AVS_Address[5] => Mux1157.IN65
AVS_Address[5] => Mux1158.IN65
AVS_Address[5] => Mux1159.IN65
AVS_Address[5] => Mux1160.IN65
AVS_Address[5] => Mux1161.IN65
AVS_Address[5] => Mux1162.IN65
AVS_Address[5] => Mux1163.IN65
AVS_Address[5] => Mux1164.IN65
AVS_Address[5] => Mux1165.IN65
AVS_Address[5] => Mux1166.IN65
AVS_Address[5] => Mux1167.IN65
AVS_Address[5] => Mux1168.IN65
AVS_Address[5] => Mux1169.IN65
AVS_Address[5] => Mux1170.IN65
AVS_Address[5] => Mux1171.IN65
AVS_Address[5] => Mux1172.IN65
AVS_Address[5] => Mux1173.IN65
AVS_Address[5] => Mux1174.IN65
AVS_Address[5] => Mux1175.IN65
AVS_Address[5] => Mux1176.IN65
AVS_Address[5] => Mux1177.IN65
AVS_Address[5] => Mux1178.IN65
AVS_Address[5] => Mux1179.IN65
AVS_Address[5] => Mux1180.IN65
AVS_Address[5] => Mux1181.IN65
AVS_Address[5] => Mux1182.IN65
AVS_Address[5] => Mux1183.IN65
AVS_Address[5] => Mux1184.IN65
AVS_Address[5] => Mux1185.IN65
AVS_Address[5] => Mux1186.IN65
AVS_Address[5] => Mux1187.IN65
AVS_Address[5] => Mux1188.IN65
AVS_Address[5] => Mux1189.IN65
AVS_Address[5] => Mux1190.IN65
AVS_Address[5] => Mux1191.IN65
AVS_Address[5] => Mux1192.IN65
AVS_Address[5] => Mux1193.IN65
AVS_Address[5] => Mux1194.IN65
AVS_Address[5] => Mux1195.IN65
AVS_Address[5] => Mux1196.IN65
AVS_Address[5] => Mux1197.IN65
AVS_Address[5] => Mux1198.IN65
AVS_Address[5] => Mux1199.IN65
AVS_Address[5] => Mux1200.IN65
AVS_Address[5] => Mux1201.IN65
AVS_Address[5] => Mux1202.IN65
AVS_Address[5] => Mux1203.IN65
AVS_Address[5] => Mux1204.IN65
AVS_Address[5] => Mux1205.IN65
AVS_Address[5] => Mux1206.IN65
AVS_Address[5] => Mux1207.IN65
AVS_Address[5] => Mux1208.IN65
AVS_Address[5] => Mux1209.IN65
AVS_Address[5] => Mux1210.IN65
AVS_Address[5] => Mux1211.IN65
AVS_Address[5] => Mux1212.IN65
AVS_Address[5] => Mux1213.IN65
AVS_Address[5] => Mux1214.IN65
AVS_Address[5] => Mux1215.IN65
AVS_Address[5] => Mux1216.IN65
AVS_Address[5] => Mux1217.IN65
AVS_Address[5] => Mux1218.IN65
AVS_Address[5] => Mux1219.IN65
AVS_Address[5] => Mux1220.IN65
AVS_Address[5] => Mux1221.IN65
AVS_Address[5] => Mux1222.IN65
AVS_Address[5] => Mux1223.IN65
AVS_Address[5] => Mux1224.IN65
AVS_Address[5] => Mux1225.IN65
AVS_Address[5] => Mux1226.IN65
AVS_Address[5] => Mux1227.IN65
AVS_Address[5] => Mux1228.IN65
AVS_Address[5] => Mux1229.IN65
AVS_Address[5] => Mux1230.IN65
AVS_Address[5] => Mux1231.IN65
AVS_Address[5] => Mux1232.IN65
AVS_Address[5] => Mux1233.IN65
AVS_Address[5] => Mux1234.IN65
AVS_Address[5] => Mux1235.IN65
AVS_Address[5] => Mux1236.IN65
AVS_Address[5] => Mux1237.IN65
AVS_Address[5] => Mux1238.IN65
AVS_Address[5] => Mux1239.IN65
AVS_Address[5] => Mux1240.IN65
AVS_Address[5] => Mux1241.IN65
AVS_Address[5] => Mux1242.IN65
AVS_Address[5] => Mux1243.IN65
AVS_Address[5] => Mux1244.IN65
AVS_Address[5] => Mux1245.IN65
AVS_Address[5] => Mux1246.IN65
AVS_Address[5] => Mux1247.IN65
AVS_Address[5] => Mux1248.IN65
AVS_Address[5] => Mux1249.IN65
AVS_Address[5] => Mux1250.IN65
AVS_Address[5] => Mux1251.IN65
AVS_Address[5] => Mux1252.IN65
AVS_Address[5] => Mux1253.IN65
AVS_Address[5] => Mux1254.IN65
AVS_Address[5] => Mux1255.IN65
AVS_Address[5] => Mux1256.IN65
AVS_Address[5] => Mux1257.IN65
AVS_Address[5] => Mux1258.IN65
AVS_Address[5] => Mux1259.IN65
AVS_Address[5] => Mux1260.IN65
AVS_Address[5] => Mux1261.IN65
AVS_Address[5] => Mux1262.IN65
AVS_Address[5] => Mux1263.IN65
AVS_Address[5] => Mux1264.IN65
AVS_Address[5] => Mux1265.IN65
AVS_Address[5] => Mux1266.IN65
AVS_Address[5] => Mux1267.IN65
AVS_Address[5] => Mux1268.IN65
AVS_Address[5] => Mux1269.IN65
AVS_Address[5] => Mux1270.IN65
AVS_Address[5] => Mux1271.IN65
AVS_Address[5] => Mux1272.IN65
AVS_Address[5] => Mux1273.IN65
AVS_Address[5] => Mux1274.IN65
AVS_Address[5] => Mux1275.IN65
AVS_Address[5] => Mux1276.IN65
AVS_Address[5] => Mux1277.IN65
AVS_Address[5] => Mux1278.IN65
AVS_Address[5] => Mux1279.IN65
AVS_Address[5] => Mux1280.IN65
AVS_Address[5] => Mux1281.IN65
AVS_Address[5] => Mux1282.IN65
AVS_Address[5] => Mux1283.IN65
AVS_Address[5] => Mux1284.IN65
AVS_Address[5] => Mux1285.IN65
AVS_Address[5] => Mux1286.IN65
AVS_Address[5] => Mux1287.IN65
AVS_Address[5] => Mux1288.IN65
AVS_Address[5] => Mux1289.IN65
AVS_Address[5] => Mux1290.IN65
AVS_Address[5] => Mux1291.IN65
AVS_Address[5] => Mux1292.IN65
AVS_Address[5] => Mux1293.IN65
AVS_Address[5] => Mux1294.IN65
AVS_Address[5] => Mux1295.IN65
AVS_Address[5] => Mux1296.IN65
AVS_Address[5] => Mux1297.IN65
AVS_Address[5] => Mux1298.IN65
AVS_Address[5] => Mux1299.IN65
AVS_Address[5] => Mux1300.IN65
AVS_Address[5] => Mux1301.IN65
AVS_Address[5] => Mux1302.IN65
AVS_Address[5] => Mux1303.IN65
AVS_Address[5] => Mux1304.IN65
AVS_Address[5] => Mux1305.IN65
AVS_Address[5] => Mux1306.IN65
AVS_Address[5] => Mux1307.IN65
AVS_Address[5] => Mux1308.IN65
AVS_Address[5] => Mux1309.IN65
AVS_Address[5] => Mux1310.IN65
AVS_Address[5] => Mux1311.IN65
AVS_Address[5] => Mux1312.IN65
AVS_Address[5] => Mux1313.IN65
AVS_Address[5] => Mux1314.IN65
AVS_Address[5] => Mux1315.IN65
AVS_Address[5] => Mux1316.IN65
AVS_Address[5] => Mux1317.IN65
AVS_Address[5] => Mux1318.IN65
AVS_Address[5] => Mux1319.IN65
AVS_Address[5] => Mux1320.IN65
AVS_Address[5] => Mux1321.IN65
AVS_Address[5] => Mux1322.IN65
AVS_Address[5] => Mux1323.IN65
AVS_Address[5] => Mux1324.IN65
AVS_Address[5] => Mux1325.IN65
AVS_Address[5] => Mux1326.IN65
AVS_Address[5] => Mux1327.IN65
AVS_Address[5] => Mux1328.IN65
AVS_Address[5] => Mux1329.IN65
AVS_Address[5] => Mux1330.IN65
AVS_Address[5] => Mux1331.IN65
AVS_Address[5] => Mux1332.IN65
AVS_Address[5] => Mux1333.IN65
AVS_Address[5] => Mux1334.IN65
AVS_Address[5] => Mux1335.IN65
AVS_Address[5] => Mux1336.IN65
AVS_Address[5] => Mux1337.IN65
AVS_Address[5] => Mux1338.IN65
AVS_Address[5] => Mux1339.IN65
AVS_Address[5] => Mux1340.IN65
AVS_Address[5] => Mux1341.IN65
AVS_Address[5] => Mux1342.IN65
AVS_Address[5] => Mux1343.IN65
AVS_Address[5] => Mux1344.IN65
AVS_Address[5] => Mux1345.IN65
AVS_Address[5] => Mux1346.IN65
AVS_Address[5] => Mux1347.IN65
AVS_Address[5] => Mux1348.IN65
AVS_Address[5] => Mux1349.IN65
AVS_Address[5] => Mux1350.IN65
AVS_Address[5] => Mux1351.IN65
AVS_Address[5] => Mux1352.IN65
AVS_Address[5] => Mux1353.IN65
AVS_Address[5] => Mux1354.IN65
AVS_Address[5] => Mux1355.IN65
AVS_Address[5] => Mux1356.IN65
AVS_Address[5] => Mux1357.IN65
AVS_Address[5] => Mux1358.IN65
AVS_Address[5] => Mux1359.IN65
AVS_Address[5] => Mux1360.IN65
AVS_Address[5] => Mux1361.IN65
AVS_Address[5] => Mux1362.IN65
AVS_Address[5] => Mux1363.IN65
AVS_Address[5] => Mux1364.IN65
AVS_Address[5] => Mux1365.IN65
AVS_Address[5] => Mux1366.IN65
AVS_Address[5] => Mux1367.IN65
AVS_Address[5] => Mux1368.IN65
AVS_Address[5] => Mux1369.IN65
AVS_Address[5] => Mux1370.IN65
AVS_Address[5] => Mux1371.IN65
AVS_Address[5] => Mux1372.IN65
AVS_Address[5] => Mux1373.IN65
AVS_Address[5] => Mux1374.IN65
AVS_Address[5] => Mux1375.IN65
AVS_Address[5] => Mux1376.IN65
AVS_Address[5] => Mux1377.IN65
AVS_Address[5] => Mux1378.IN65
AVS_Address[5] => Mux1379.IN65
AVS_Address[5] => Mux1380.IN65
AVS_Address[5] => Mux1381.IN65
AVS_Address[5] => Mux1382.IN65
AVS_Address[5] => Mux1383.IN65
AVS_Address[5] => Mux1384.IN65
AVS_Address[5] => Mux1385.IN65
AVS_Address[5] => Mux1386.IN65
AVS_Address[5] => Mux1387.IN65
AVS_Address[5] => Mux1388.IN65
AVS_Address[5] => Mux1389.IN65
AVS_Address[5] => Mux1390.IN65
AVS_Address[5] => Mux1391.IN65
AVS_Address[5] => Mux1392.IN65
AVS_Address[5] => Mux1393.IN65
AVS_Address[5] => Mux1394.IN65
AVS_Address[5] => Mux1395.IN65
AVS_Address[5] => Mux1396.IN65
AVS_Address[5] => Mux1397.IN65
AVS_Address[5] => Mux1398.IN65
AVS_Address[5] => Mux1399.IN65
AVS_Address[5] => Mux1400.IN65
AVS_Address[5] => Mux1401.IN65
AVS_Address[5] => Mux1402.IN65
AVS_Address[5] => Mux1403.IN65
AVS_Address[5] => Mux1404.IN65
AVS_Address[5] => Mux1405.IN65
AVS_Address[5] => Mux1406.IN65
AVS_Address[5] => Mux1407.IN65
AVS_Address[5] => Mux1408.IN65
AVS_Address[5] => Mux1409.IN65
AVS_Address[5] => Mux1410.IN65
AVS_Address[5] => Mux1411.IN65
AVS_Address[5] => Mux1412.IN65
AVS_Address[5] => Mux1413.IN65
AVS_Address[5] => Mux1414.IN65
AVS_Address[5] => Mux1415.IN65
AVS_Address[5] => Mux1416.IN65
AVS_Address[5] => Mux1417.IN65
AVS_Address[5] => Mux1418.IN65
AVS_Address[5] => Mux1419.IN65
AVS_Address[5] => Mux1420.IN65
AVS_Address[5] => Mux1421.IN65
AVS_Address[5] => Mux1422.IN65
AVS_Address[5] => Mux1423.IN65
AVS_Address[5] => Mux1424.IN65
AVS_Address[5] => Mux1425.IN65
AVS_Address[5] => Mux1426.IN65
AVS_Address[5] => Mux1427.IN65
AVS_Address[5] => Mux1428.IN65
AVS_Address[5] => Mux1429.IN65
AVS_Address[5] => Mux1430.IN65
AVS_Address[5] => Mux1431.IN65
AVS_Address[5] => Mux1432.IN65
AVS_Address[5] => Mux1433.IN65
AVS_Address[5] => Mux1434.IN65
AVS_Address[5] => Mux1435.IN65
AVS_Address[5] => Mux1436.IN65
AVS_Address[5] => Mux1437.IN65
AVS_Address[5] => Mux1438.IN65
AVS_Address[5] => Mux1439.IN65
AVS_Address[5] => Mux1440.IN65
AVS_Address[5] => Mux1441.IN65
AVS_Address[5] => Mux1442.IN65
AVS_Address[5] => Mux1443.IN65
AVS_Address[5] => Mux1444.IN65
AVS_Address[5] => Mux1445.IN65
AVS_Address[5] => Mux1446.IN65
AVS_Address[5] => Mux1447.IN65
AVS_Address[5] => Mux1448.IN65
AVS_Address[5] => Mux1449.IN65
AVS_Address[5] => Mux1450.IN65
AVS_Address[5] => Mux1451.IN65
AVS_Address[5] => Mux1452.IN65
AVS_Address[5] => Mux1453.IN65
AVS_Address[5] => Mux1454.IN65
AVS_Address[5] => Mux1455.IN65
AVS_Address[5] => Mux1456.IN65
AVS_Address[5] => Mux1457.IN65
AVS_Address[5] => Mux1458.IN65
AVS_Address[5] => Mux1459.IN65
AVS_Address[5] => Mux1460.IN65
AVS_Address[5] => Mux1461.IN65
AVS_Address[5] => Mux1462.IN65
AVS_Address[5] => Mux1463.IN65
AVS_Address[5] => Mux1464.IN65
AVS_Address[5] => Mux1465.IN65
AVS_Address[5] => Mux1466.IN65
AVS_Address[5] => Mux1467.IN65
AVS_Address[5] => Mux1468.IN65
AVS_Address[5] => Mux1469.IN65
AVS_Address[5] => Mux1470.IN65
AVS_Address[5] => Mux1471.IN65
AVS_Address[5] => Mux1472.IN65
AVS_Address[5] => Mux1473.IN65
AVS_Address[5] => Mux1474.IN65
AVS_Address[5] => Mux1475.IN65
AVS_Address[5] => Mux1476.IN65
AVS_Address[5] => Mux1477.IN65
AVS_Address[5] => Mux1478.IN65
AVS_Address[5] => Mux1479.IN65
AVS_Address[5] => Mux1480.IN65
AVS_Address[5] => Mux1481.IN65
AVS_Address[5] => Mux1482.IN65
AVS_Address[5] => Mux1483.IN65
AVS_Address[5] => Mux1484.IN65
AVS_Address[5] => Mux1485.IN65
AVS_Address[5] => Mux1486.IN65
AVS_Address[5] => Mux1487.IN65
AVS_Address[5] => Mux1488.IN65
AVS_Address[5] => Mux1489.IN65
AVS_Address[5] => Mux1490.IN65
AVS_Address[5] => Mux1491.IN65
AVS_Address[5] => Mux1492.IN65
AVS_Address[5] => Mux1493.IN65
AVS_Address[5] => Mux1494.IN65
AVS_Address[5] => Mux1495.IN65
AVS_Address[5] => Mux1496.IN65
AVS_Address[5] => Mux1497.IN65
AVS_Address[5] => Mux1498.IN65
AVS_Address[5] => Mux1499.IN65
AVS_Address[5] => Mux1500.IN65
AVS_Address[5] => Mux1501.IN65
AVS_Address[5] => Mux1502.IN65
AVS_Address[5] => Mux1503.IN65
AVS_Address[5] => Mux1504.IN65
AVS_Address[5] => Mux1505.IN65
AVS_Address[5] => Mux1506.IN65
AVS_Address[5] => Mux1507.IN65
AVS_Address[5] => Mux1508.IN65
AVS_Address[5] => Mux1509.IN65
AVS_Address[5] => Mux1510.IN65
AVS_Address[5] => Mux1511.IN65
AVS_Address[5] => Mux1512.IN65
AVS_Address[5] => Mux1513.IN65
AVS_Address[5] => Mux1514.IN65
AVS_Address[5] => Mux1515.IN65
AVS_Address[5] => Mux1516.IN65
AVS_Address[5] => Mux1517.IN65
AVS_Address[5] => Mux1518.IN65
AVS_Address[5] => Mux1519.IN65
AVS_Address[5] => Mux1520.IN65
AVS_Address[5] => Mux1521.IN65
AVS_Address[5] => Mux1522.IN65
AVS_Address[5] => Mux1523.IN65
AVS_Address[5] => Mux1524.IN65
AVS_Address[5] => Mux1525.IN65
AVS_Address[5] => Mux1526.IN65
AVS_Address[5] => Mux1527.IN65
AVS_Address[5] => Mux1528.IN65
AVS_Address[5] => Mux1529.IN65
AVS_Address[5] => Mux1530.IN65
AVS_Address[5] => Mux1531.IN65
AVS_Address[5] => Mux1532.IN65
AVS_Address[5] => Mux1533.IN65
AVS_Address[5] => Mux1534.IN65
AVS_Address[5] => Mux1535.IN65
AVS_Address[5] => Mux1536.IN65
AVS_Address[5] => Mux1537.IN65
AVS_Address[5] => Mux1538.IN65
AVS_Address[5] => Mux1539.IN65
AVS_Address[5] => Mux1540.IN65
AVS_Address[5] => Mux1541.IN65
AVS_Address[5] => Mux1542.IN65
AVS_Address[5] => Mux1543.IN65
AVS_Address[5] => Mux1544.IN65
AVS_Address[5] => Mux1545.IN65
AVS_Address[5] => Mux1546.IN65
AVS_Address[5] => Mux1547.IN65
AVS_Address[5] => Mux1548.IN65
AVS_Address[5] => Mux1549.IN65
AVS_Address[5] => Mux1550.IN65
AVS_Address[5] => Mux1551.IN65
AVS_Address[5] => Mux1552.IN65
AVS_Address[5] => Mux1553.IN65
AVS_Address[5] => Mux1554.IN65
AVS_Address[5] => Mux1555.IN65
AVS_Address[5] => Mux1556.IN65
AVS_Address[5] => Mux1557.IN65
AVS_Address[5] => Mux1558.IN65
AVS_Address[5] => Mux1559.IN65
AVS_Address[5] => Mux1560.IN65
AVS_Address[5] => Mux1561.IN65
AVS_Address[5] => Mux1562.IN65
AVS_Address[5] => Mux1563.IN65
AVS_Address[5] => Mux1564.IN65
AVS_Address[5] => Mux1565.IN65
AVS_Address[5] => Mux1566.IN65
AVS_Address[5] => Mux1567.IN65
AVS_Address[5] => Mux1568.IN65
AVS_Address[5] => Mux1569.IN65
AVS_Address[5] => Mux1570.IN65
AVS_Address[5] => Mux1571.IN65
AVS_Address[5] => Mux1572.IN65
AVS_Address[5] => Mux1573.IN65
AVS_Address[5] => Mux1574.IN65
AVS_Address[5] => Mux1575.IN65
AVS_Address[5] => Mux1576.IN65
AVS_Address[5] => Mux1577.IN65
AVS_Address[5] => Mux1578.IN65
AVS_Address[5] => Mux1579.IN65
AVS_Address[5] => Mux1580.IN65
AVS_Address[5] => Mux1581.IN65
AVS_Address[5] => Mux1582.IN65
AVS_Address[5] => Mux1583.IN65
AVS_Address[5] => Mux1584.IN65
AVS_Address[5] => Mux1585.IN65
AVS_Address[5] => Mux1586.IN65
AVS_Address[5] => Mux1587.IN65
AVS_Address[5] => Mux1588.IN65
AVS_Address[5] => Mux1589.IN65
AVS_Address[5] => Mux1590.IN65
AVS_Address[5] => Mux1591.IN65
AVS_Address[5] => Mux1592.IN65
AVS_Address[5] => Mux1593.IN65
AVS_Address[5] => Mux1594.IN65
AVS_Address[5] => Mux1595.IN65
AVS_Address[5] => Mux1596.IN65
AVS_Address[5] => Mux1597.IN65
AVS_Address[5] => Mux1598.IN65
AVS_Address[5] => Mux1599.IN65
AVS_Address[5] => Mux1600.IN65
AVS_Address[5] => Mux1601.IN65
AVS_Address[5] => Mux1602.IN65
AVS_Address[5] => Mux1603.IN65
AVS_Address[5] => Mux1604.IN65
AVS_Address[5] => Mux1605.IN65
AVS_Address[5] => Mux1606.IN65
AVS_Address[5] => Mux1607.IN65
AVS_Address[5] => Mux1608.IN65
AVS_Address[5] => Mux1609.IN65
AVS_Address[5] => Mux1610.IN65
AVS_Address[5] => Mux1611.IN65
AVS_Address[5] => Mux1612.IN65
AVS_Address[5] => Mux1613.IN65
AVS_Address[5] => Mux1614.IN65
AVS_Address[5] => Mux1615.IN65
AVS_Address[5] => Mux1616.IN65
AVS_Address[5] => Mux1617.IN65
AVS_Address[5] => Mux1618.IN65
AVS_Address[5] => Mux1619.IN65
AVS_Address[5] => Mux1620.IN65
AVS_Address[5] => Mux1621.IN65
AVS_Address[5] => Mux1622.IN65
AVS_Address[5] => Mux1623.IN65
AVS_Address[5] => Mux1624.IN65
AVS_Address[5] => Mux1625.IN65
AVS_Address[5] => Mux1626.IN65
AVS_Address[5] => Mux1627.IN65
AVS_Address[5] => Mux1628.IN65
AVS_Address[5] => Mux1629.IN65
AVS_Address[5] => Mux1630.IN65
AVS_Address[5] => Mux1631.IN65
AVS_Address[5] => Mux1632.IN65
AVS_Address[5] => Mux1633.IN65
AVS_Address[5] => Mux1634.IN65
AVS_Address[5] => Mux1635.IN65
AVS_Address[5] => Mux1636.IN65
AVS_Address[5] => Mux1637.IN65
AVS_Address[5] => Mux1638.IN65
AVS_Address[5] => Mux1639.IN65
AVS_Address[5] => Mux1640.IN65
AVS_Address[5] => Mux1641.IN65
AVS_Address[5] => Mux1642.IN65
AVS_Address[5] => Mux1643.IN65
AVS_Address[5] => Mux1644.IN65
AVS_Address[5] => Mux1645.IN65
AVS_Address[5] => Mux1646.IN65
AVS_Address[5] => Mux1647.IN65
AVS_Address[5] => Mux1648.IN65
AVS_Address[5] => Mux1649.IN65
AVS_Address[5] => Mux1650.IN65
AVS_Address[5] => Mux1651.IN65
AVS_Address[5] => Mux1652.IN65
AVS_Address[5] => Mux1653.IN65
AVS_Address[5] => Mux1654.IN65
AVS_Address[5] => Mux1655.IN65
AVS_Address[5] => Mux1656.IN65
AVS_Address[5] => Mux1657.IN65
AVS_Address[5] => Mux1658.IN65
AVS_Address[5] => Mux1659.IN65
AVS_Address[5] => Mux1660.IN65
AVS_Address[5] => Mux1661.IN65
AVS_Address[5] => Mux1662.IN65
AVS_Address[5] => Mux1663.IN65
AVS_Address[5] => Mux1664.IN65
AVS_Address[5] => Mux1665.IN65
AVS_Address[5] => Mux1666.IN65
AVS_Address[5] => Mux1667.IN65
AVS_Address[5] => Mux1668.IN65
AVS_Address[5] => Mux1669.IN65
AVS_Address[5] => Mux1670.IN65
AVS_Address[5] => Mux1671.IN65
AVS_Address[5] => Mux1672.IN65
AVS_Address[5] => Mux1673.IN65
AVS_Address[5] => Mux1674.IN65
AVS_Address[5] => Mux1675.IN65
AVS_Address[5] => Mux1676.IN65
AVS_Address[5] => Mux1677.IN65
AVS_Address[5] => Mux1678.IN65
AVS_Address[5] => Mux1679.IN65
AVS_Address[5] => Mux1680.IN65
AVS_Address[5] => Mux1681.IN65
AVS_Address[5] => Mux1682.IN65
AVS_Address[5] => Mux1683.IN65
AVS_Address[5] => Mux1684.IN65
AVS_Address[5] => Mux1685.IN65
AVS_Address[5] => Mux1686.IN65
AVS_Address[5] => Mux1687.IN65
AVS_Address[5] => Mux1688.IN65
AVS_Address[5] => Mux1689.IN65
AVS_Address[5] => Mux1690.IN65
AVS_Address[5] => Mux1691.IN65
AVS_Address[5] => Mux1692.IN65
AVS_Address[5] => Mux1693.IN65
AVS_Address[5] => Mux1694.IN65
AVS_Address[5] => Mux1695.IN65
AVS_Address[5] => Mux1696.IN65
AVS_Address[5] => Mux1697.IN65
AVS_Address[5] => Mux1698.IN65
AVS_Address[5] => Mux1699.IN65
AVS_Address[5] => Mux1700.IN65
AVS_Address[5] => Mux1701.IN65
AVS_Address[5] => Mux1702.IN65
AVS_Address[5] => Mux1703.IN65
AVS_Address[5] => Mux1704.IN65
AVS_Address[5] => Mux1705.IN65
AVS_Address[5] => Mux1706.IN65
AVS_Address[5] => Mux1707.IN65
AVS_Address[5] => Mux1708.IN65
AVS_Address[5] => Mux1709.IN65
AVS_Address[5] => Mux1710.IN65
AVS_Address[5] => Mux1711.IN65
AVS_Address[5] => Mux1712.IN65
AVS_Address[5] => Mux1713.IN65
AVS_Address[5] => Mux1714.IN65
AVS_Address[5] => Mux1715.IN65
AVS_Address[5] => Mux1716.IN65
AVS_Address[5] => Mux1717.IN65
AVS_Address[5] => Mux1718.IN65
AVS_Address[5] => Mux1719.IN65
AVS_Address[5] => Mux1720.IN65
AVS_Address[5] => Mux1721.IN65
AVS_Address[5] => Mux1722.IN65
AVS_Address[5] => Mux1723.IN65
AVS_Address[5] => Mux1724.IN65
AVS_Address[5] => Mux1725.IN65
AVS_Address[5] => Mux1726.IN65
AVS_Address[5] => Mux1727.IN65
AVS_Address[5] => Mux1728.IN65
AVS_Address[5] => Mux1729.IN65
AVS_Address[5] => Mux1730.IN65
AVS_Address[5] => Mux1731.IN65
AVS_Address[5] => Mux1732.IN65
AVS_Address[5] => Mux1733.IN65
AVS_Address[5] => Mux1734.IN65
AVS_Address[5] => Mux1735.IN65
AVS_Address[5] => Mux1736.IN65
AVS_Address[5] => Mux1737.IN65
AVS_Address[5] => Mux1738.IN65
AVS_Address[5] => Mux1739.IN65
AVS_Address[5] => Mux1740.IN65
AVS_Address[5] => Mux1741.IN65
AVS_Address[5] => Mux1742.IN65
AVS_Address[5] => Mux1743.IN65
AVS_Address[5] => Mux1744.IN65
AVS_Address[5] => Mux1745.IN65
AVS_Address[5] => Mux1746.IN65
AVS_Address[5] => Mux1747.IN65
AVS_Address[5] => Mux1748.IN65
AVS_Address[5] => Mux1749.IN65
AVS_Address[5] => Mux1750.IN65
AVS_Address[5] => Mux1751.IN65
AVS_Address[5] => Mux1752.IN65
AVS_Address[5] => Mux1753.IN65
AVS_Address[5] => Mux1754.IN65
AVS_Address[5] => Mux1755.IN65
AVS_Address[5] => Mux1756.IN65
AVS_Address[5] => Mux1757.IN65
AVS_Address[5] => Mux1758.IN65
AVS_Address[5] => Mux1759.IN65
AVS_Address[5] => Mux1760.IN65
AVS_Address[5] => Mux1761.IN65
AVS_Address[5] => Mux1762.IN65
AVS_Address[5] => Mux1763.IN65
AVS_Address[5] => Mux1764.IN65
AVS_Address[5] => Mux1765.IN65
AVS_Address[5] => Mux1766.IN65
AVS_Address[5] => Mux1767.IN65
AVS_Address[5] => Mux1768.IN65
AVS_Address[5] => Mux1769.IN65
AVS_Address[5] => Mux1770.IN65
AVS_Address[5] => Mux1771.IN65
AVS_Address[5] => Mux1772.IN65
AVS_Address[5] => Mux1773.IN65
AVS_Address[5] => Mux1774.IN65
AVS_Address[5] => Mux1775.IN65
AVS_Address[5] => Mux1776.IN65
AVS_Address[5] => Mux1777.IN65
AVS_Address[5] => Mux1778.IN65
AVS_Address[5] => Mux1779.IN65
AVS_Address[5] => Mux1780.IN65
AVS_Address[5] => Mux1781.IN65
AVS_Address[5] => Mux1782.IN65
AVS_Address[5] => Mux1783.IN65
AVS_Address[5] => Mux1784.IN65
AVS_Address[5] => Mux1785.IN65
AVS_Address[5] => Mux1786.IN65
AVS_Address[5] => Mux1787.IN65
AVS_Address[5] => Mux1788.IN65
AVS_Address[5] => Mux1789.IN65
AVS_Address[5] => Mux1790.IN65
AVS_Address[5] => Mux1791.IN65
AVS_Address[5] => Mux1792.IN65
AVS_Address[5] => Mux1793.IN65
AVS_Address[5] => Mux1794.IN65
AVS_Address[5] => Mux1795.IN65
AVS_Address[5] => Mux1796.IN65
AVS_Address[5] => Mux1797.IN65
AVS_Address[5] => Mux1798.IN65
AVS_Address[5] => Mux1799.IN65
AVS_Address[5] => Mux1800.IN65
AVS_Address[5] => Mux1801.IN65
AVS_Address[5] => Mux1802.IN65
AVS_Address[5] => Mux1803.IN65
AVS_Address[5] => Mux1804.IN65
AVS_Address[5] => Mux1805.IN65
AVS_Address[5] => Mux1806.IN65
AVS_Address[5] => Mux1807.IN65
AVS_Address[5] => Mux1808.IN65
AVS_Address[5] => Mux1809.IN65
AVS_Address[5] => Mux1810.IN65
AVS_Address[5] => Mux1811.IN65
AVS_Address[5] => Mux1812.IN65
AVS_Address[5] => Mux1813.IN65
AVS_Address[5] => Mux1814.IN65
AVS_Address[5] => Mux1815.IN65
AVS_Address[5] => Mux1816.IN65
AVS_Address[5] => Mux1817.IN65
AVS_Address[5] => Mux1818.IN65
AVS_Address[5] => Mux1819.IN65
AVS_Address[5] => Mux1820.IN65
AVS_Address[5] => Mux1821.IN65
AVS_Address[5] => Mux1822.IN65
AVS_Address[5] => Mux1823.IN65
AVS_Address[5] => Mux1824.IN65
AVS_Address[5] => Mux1825.IN65
AVS_Address[5] => Mux1826.IN65
AVS_Address[5] => Mux1827.IN65
AVS_Address[5] => Mux1828.IN65
AVS_Address[5] => Mux1829.IN65
AVS_Address[5] => Mux1830.IN65
AVS_Address[5] => Mux1831.IN65
AVS_Address[5] => Mux1832.IN65
AVS_Address[5] => Mux1833.IN65
AVS_Address[5] => Mux1834.IN65
AVS_Address[5] => Mux1835.IN65
AVS_Address[5] => Mux1836.IN65
AVS_Address[5] => Mux1837.IN65
AVS_Address[5] => Mux1838.IN65
AVS_Address[5] => Mux1839.IN65
AVS_Address[5] => Mux1840.IN65
AVS_Address[5] => Mux1841.IN65
AVS_Address[5] => Mux1842.IN65
AVS_Address[5] => Mux1843.IN65
AVS_Address[5] => Mux1844.IN65
AVS_Address[5] => Mux1845.IN65
AVS_Address[5] => Mux1846.IN65
AVS_Address[5] => Mux1847.IN65
AVS_Address[5] => Mux1848.IN65
AVS_Address[5] => Mux1849.IN65
AVS_Address[5] => Mux1850.IN65
AVS_Address[5] => Mux1851.IN65
AVS_Address[5] => Mux1852.IN65
AVS_Address[5] => Mux1853.IN65
AVS_Address[5] => Mux1854.IN65
AVS_Address[5] => Mux1855.IN65
AVS_Address[5] => Mux1856.IN65
AVS_Address[5] => Mux1857.IN65
AVS_Address[5] => Mux1858.IN65
AVS_Address[5] => Mux1859.IN65
AVS_Address[5] => Mux1860.IN65
AVS_Address[5] => Mux1861.IN65
AVS_Address[5] => Mux1862.IN65
AVS_Address[5] => Mux1863.IN65
AVS_Address[5] => Mux1864.IN65
AVS_Address[5] => Mux1865.IN65
AVS_Address[5] => Mux1866.IN65
AVS_Address[5] => Mux1867.IN65
AVS_Address[5] => Mux1868.IN65
AVS_Address[5] => Mux1869.IN65
AVS_Address[5] => Mux1870.IN65
AVS_Address[5] => Mux1871.IN65
AVS_Address[5] => Mux1872.IN65
AVS_Address[5] => Mux1873.IN65
AVS_Address[5] => Mux1874.IN65
AVS_Address[5] => Mux1875.IN65
AVS_Address[5] => Mux1876.IN65
AVS_Address[5] => Mux1877.IN65
AVS_Address[5] => Mux1878.IN65
AVS_Address[5] => Mux1879.IN65
AVS_Address[5] => Mux1880.IN65
AVS_Address[5] => Mux1881.IN65
AVS_Address[5] => Mux1882.IN65
AVS_Address[5] => Mux1883.IN65
AVS_Address[5] => Mux1884.IN65
AVS_Address[5] => Mux1885.IN65
AVS_Address[5] => Mux1886.IN65
AVS_Address[5] => Mux1887.IN65
AVS_Address[5] => Mux1888.IN65
AVS_Address[5] => Mux1889.IN65
AVS_Address[5] => Mux1890.IN65
AVS_Address[5] => Mux1891.IN65
AVS_Address[5] => Mux1892.IN65
AVS_Address[5] => Mux1893.IN65
AVS_Address[5] => Mux1894.IN65
AVS_Address[5] => Mux1895.IN65
AVS_Address[5] => Mux1896.IN65
AVS_Address[5] => Mux1897.IN65
AVS_Address[5] => Mux1898.IN65
AVS_Address[5] => Mux1899.IN65
AVS_Address[5] => Mux1900.IN65
AVS_Address[5] => Mux1901.IN65
AVS_Address[5] => Mux1902.IN65
AVS_Address[5] => Mux1903.IN65
AVS_Address[5] => Mux1904.IN65
AVS_Address[5] => Mux1905.IN65
AVS_Address[5] => Mux1906.IN65
AVS_Address[5] => Mux1907.IN65
AVS_Address[5] => Mux1908.IN65
AVS_Address[5] => Mux1909.IN65
AVS_Address[5] => Mux1910.IN65
AVS_Address[5] => Mux1911.IN65
AVS_Address[5] => Mux1912.IN65
AVS_Address[5] => Mux1913.IN65
AVS_Address[5] => Mux1914.IN65
AVS_Address[5] => Mux1915.IN65
AVS_Address[5] => Mux1916.IN65
AVS_Address[5] => Mux1917.IN65
AVS_Address[5] => Mux1918.IN65
AVS_Address[5] => Mux1919.IN65
AVS_Address[5] => Mux1920.IN65
AVS_Address[5] => Mux1921.IN65
AVS_Address[5] => Mux1922.IN65
AVS_Address[5] => Mux1923.IN65
AVS_Address[5] => Mux1924.IN65
AVS_Address[5] => Mux1925.IN65
AVS_Address[5] => Mux1926.IN65
AVS_Address[5] => Mux1927.IN65
AVS_Address[5] => Mux1928.IN65
AVS_Address[5] => Mux1929.IN65
AVS_Address[5] => Mux1930.IN65
AVS_Address[5] => Mux1931.IN65
AVS_Address[5] => Mux1932.IN65
AVS_Address[5] => Mux1933.IN65
AVS_Address[5] => Mux1934.IN65
AVS_Address[5] => Mux1935.IN65
AVS_Address[5] => Mux1936.IN65
AVS_Address[5] => Mux1937.IN65
AVS_Address[5] => Mux1938.IN65
AVS_Address[5] => Mux1939.IN65
AVS_Address[5] => Mux1940.IN65
AVS_Address[5] => Mux1941.IN65
AVS_Address[5] => Mux1942.IN65
AVS_Address[5] => Mux1943.IN65
AVS_Address[5] => Mux1944.IN65
AVS_Address[5] => Mux1945.IN65
AVS_Address[5] => Mux1946.IN65
AVS_Address[5] => Mux1947.IN65
AVS_Address[5] => Mux1948.IN65
AVS_Address[5] => Mux1949.IN65
AVS_Address[5] => Mux1950.IN65
AVS_Address[5] => Mux1951.IN65
AVS_Address[5] => Mux1952.IN65
AVS_Address[5] => Mux1953.IN65
AVS_Address[5] => Mux1954.IN65
AVS_Address[5] => Mux1955.IN65
AVS_Address[5] => Mux1956.IN65
AVS_Address[5] => Mux1957.IN65
AVS_Address[5] => Mux1958.IN65
AVS_Address[5] => Mux1959.IN65
AVS_Address[5] => Mux1960.IN65
AVS_Address[5] => Mux1961.IN65
AVS_Address[5] => Mux1962.IN65
AVS_Address[5] => Mux1963.IN65
AVS_Address[5] => Mux1964.IN65
AVS_Address[5] => Mux1965.IN65
AVS_Address[5] => Mux1966.IN65
AVS_Address[5] => Mux1967.IN65
AVS_Address[5] => Mux1968.IN65
AVS_Address[5] => Mux1969.IN65
AVS_Address[5] => Mux1970.IN65
AVS_Address[5] => Mux1971.IN65
AVS_Address[5] => Mux1972.IN65
AVS_Address[5] => Mux1973.IN65
AVS_Address[5] => Mux1974.IN65
AVS_Address[5] => Mux1975.IN65
AVS_Address[5] => Mux1976.IN65
AVS_Address[5] => Mux1977.IN65
AVS_Address[5] => Mux1978.IN65
AVS_Address[5] => Mux1979.IN65
AVS_Address[5] => Mux1980.IN65
AVS_Address[5] => Mux1981.IN65
AVS_Address[5] => Mux1982.IN65
AVS_Address[5] => Mux1983.IN65
AVS_Address[5] => Mux1984.IN65
AVS_Address[5] => Mux1985.IN65
AVS_Address[5] => Mux1986.IN65
AVS_Address[5] => Mux1987.IN65
AVS_Address[5] => Mux1988.IN65
AVS_Address[5] => Mux1989.IN65
AVS_Address[5] => Mux1990.IN65
AVS_Address[5] => Mux1991.IN65
AVS_Address[5] => Mux1992.IN65
AVS_Address[5] => Mux1993.IN65
AVS_Address[5] => Mux1994.IN65
AVS_Address[5] => Mux1995.IN65
AVS_Address[5] => Mux1996.IN65
AVS_Address[5] => Mux1997.IN65
AVS_Address[5] => Mux1998.IN65
AVS_Address[5] => Mux1999.IN65
AVS_Address[5] => Mux2000.IN65
AVS_Address[5] => Mux2001.IN65
AVS_Address[5] => Mux2002.IN65
AVS_Address[5] => Mux2003.IN65
AVS_Address[5] => Mux2004.IN65
AVS_Address[5] => Mux2005.IN65
AVS_Address[5] => Mux2006.IN65
AVS_Address[5] => Mux2007.IN65
AVS_Address[5] => Mux2008.IN65
AVS_Address[5] => Mux2009.IN65
AVS_Address[5] => Mux2010.IN65
AVS_Address[5] => Mux2011.IN65
AVS_Address[5] => Mux2012.IN65
AVS_Address[5] => Mux2013.IN65
AVS_Address[5] => Mux2014.IN65
AVS_Address[5] => Mux2015.IN65
AVS_Address[5] => Mux2016.IN65
AVS_Address[5] => Mux2017.IN65
AVS_Address[5] => Equal0.IN2
AVS_Address[5] => Equal1.IN2
AVS_Address[5] => Equal2.IN2
AVS_Address[5] => Equal3.IN2
AVS_Address[5] => Equal4.IN2
AVS_Address[5] => Equal5.IN2
AVS_Address[5] => Equal6.IN2
AVS_Address[5] => Equal7.IN2
AVS_Address[5] => Equal8.IN2
AVS_Address[5] => Equal9.IN2
AVS_Address[5] => Equal10.IN2
AVS_Address[5] => Equal11.IN2
AVS_Address[5] => Equal12.IN2
AVS_Address[5] => Equal13.IN2
AVS_Address[5] => Equal14.IN2
AVS_Address[5] => Equal15.IN2
AVS_Address[5] => Equal16.IN7
AVS_Address[5] => Equal17.IN6
AVS_Address[5] => Equal18.IN6
AVS_Address[5] => Equal19.IN5
AVS_Address[5] => Equal20.IN6
AVS_Address[5] => Equal21.IN5
AVS_Address[5] => Equal22.IN5
AVS_Address[5] => Equal23.IN4
AVS_Address[5] => Equal24.IN6
AVS_Address[5] => Equal25.IN5
AVS_Address[5] => Equal26.IN5
AVS_Address[5] => Equal27.IN4
AVS_Address[5] => Equal28.IN5
AVS_Address[5] => Equal29.IN4
AVS_Address[5] => Equal30.IN4
AVS_Address[5] => Equal31.IN3
AVS_Address[5] => Equal32.IN6
AVS_Address[5] => Equal33.IN5
AVS_Address[5] => Equal34.IN5
AVS_Address[5] => Equal35.IN4
AVS_Address[5] => Equal36.IN5
AVS_Address[5] => Equal37.IN4
AVS_Address[5] => Equal38.IN4
AVS_Address[5] => Equal39.IN3
AVS_Address[5] => Equal40.IN5
AVS_Address[5] => Equal41.IN4
AVS_Address[5] => Equal42.IN4
AVS_Address[5] => Equal43.IN3
AVS_Address[5] => Equal44.IN4
AVS_Address[5] => Equal45.IN3
AVS_Address[5] => Equal46.IN3
AVS_Address[5] => Equal47.IN2
AVS_Address[5] => Equal48.IN1
AVS_Address[5] => Equal49.IN1
AVS_Address[5] => Equal50.IN1
AVS_Address[5] => Equal51.IN1
AVS_Address[5] => Equal52.IN1
AVS_Address[5] => Equal53.IN1
AVS_Address[5] => Equal54.IN1
AVS_Address[5] => Equal55.IN1
AVS_Address[5] => Equal56.IN1
AVS_Address[5] => Equal57.IN1
AVS_Address[5] => Equal58.IN1
AVS_Address[5] => Equal59.IN1
AVS_Address[5] => Equal60.IN1
AVS_Address[5] => Equal61.IN1
AVS_Address[5] => Equal62.IN1
AVS_Address[5] => Equal63.IN1
AVS_Address[5] => Equal64.IN1
AVS_Address[5] => Equal65.IN1
AVS_Address[5] => Equal66.IN1
AVS_Address[5] => Equal67.IN1
AVS_Address[5] => Equal68.IN1
AVS_Address[5] => Equal69.IN1
AVS_Address[5] => Equal70.IN1
AVS_Address[5] => Equal71.IN1
AVS_Address[5] => Equal72.IN1
AVS_Address[5] => Equal73.IN1
AVS_Address[5] => Equal74.IN1
AVS_Address[5] => Equal75.IN1
AVS_Address[5] => Equal76.IN1
AVS_Address[5] => Equal77.IN1
AVS_Address[5] => Equal78.IN1
AVS_Address[5] => Equal79.IN1
AVS_Address[5] => Equal80.IN1
AVS_Address[5] => Equal81.IN1
AVS_Address[5] => Equal82.IN1
AVS_Address[5] => Equal83.IN1
AVS_Address[5] => Equal84.IN1
AVS_Address[5] => Equal85.IN7
AVS_Address[5] => Equal86.IN6
AVS_Address[5] => Equal87.IN6
AVS_Address[5] => Equal88.IN5
AVS_Address[5] => Equal89.IN6
AVS_Address[5] => Equal90.IN5
AVS_Address[5] => Equal91.IN5
AVS_Address[5] => Equal92.IN4
AVS_Address[5] => Equal93.IN6
AVS_Address[5] => Equal94.IN5
AVS_Address[5] => Equal95.IN5
AVS_Address[5] => Equal96.IN4
AVS_Address[5] => Equal97.IN5
AVS_Address[5] => Equal98.IN4
AVS_Address[5] => Equal99.IN4
AVS_Address[5] => Equal100.IN3
AVS_Address[5] => Equal101.IN6
AVS_Address[5] => Equal102.IN5
AVS_Address[5] => Equal103.IN5
AVS_Address[5] => Equal104.IN4
AVS_Address[5] => Equal105.IN5
AVS_Address[5] => Equal106.IN4
AVS_Address[5] => Equal107.IN4
AVS_Address[5] => Equal108.IN3
AVS_Address[5] => Equal109.IN5
AVS_Address[5] => Equal110.IN4
AVS_Address[5] => Equal111.IN4
AVS_Address[5] => Equal112.IN3
AVS_Address[5] => Equal113.IN4
AVS_Address[5] => Equal114.IN3
AVS_Address[5] => Equal115.IN3
AVS_Address[5] => Equal116.IN2
AVS_Address[5] => Equal117.IN0
AVS_Address[5] => Equal118.IN0
AVS_Address[5] => Equal119.IN0
AVS_Address[5] => Equal120.IN0
AVS_Address[5] => Equal121.IN0
AVS_Address[6] => Mux0.IN254
AVS_Address[6] => Mux1.IN254
AVS_Address[6] => Mux2.IN254
AVS_Address[6] => Mux3.IN254
AVS_Address[6] => Mux4.IN254
AVS_Address[6] => Mux5.IN254
AVS_Address[6] => Mux6.IN254
AVS_Address[6] => Mux7.IN254
AVS_Address[6] => Mux8.IN254
AVS_Address[6] => Mux9.IN254
AVS_Address[6] => Mux10.IN254
AVS_Address[6] => Mux11.IN254
AVS_Address[6] => Mux12.IN254
AVS_Address[6] => Mux13.IN254
AVS_Address[6] => Mux14.IN254
AVS_Address[6] => Mux15.IN253
AVS_Address[6] => Mux16.IN2
AVS_Address[6] => Mux17.IN1
AVS_Address[6] => Mux18.IN1
AVS_Address[6] => Mux19.IN1
AVS_Address[6] => Mux20.IN1
AVS_Address[6] => Mux21.IN1
AVS_Address[6] => Mux22.IN1
AVS_Address[6] => Mux23.IN1
AVS_Address[6] => Mux24.IN1
AVS_Address[6] => Mux25.IN1
AVS_Address[6] => Mux26.IN1
AVS_Address[6] => Mux27.IN1
AVS_Address[6] => Mux28.IN1
AVS_Address[6] => Mux29.IN1
AVS_Address[6] => Mux30.IN1
AVS_Address[6] => Mux31.IN1
AVS_Address[6] => Mux32.IN1
AVS_Address[6] => Mux33.IN1
AVS_Address[6] => Mux34.IN1
AVS_Address[6] => Mux35.IN1
AVS_Address[6] => Mux36.IN1
AVS_Address[6] => Mux37.IN1
AVS_Address[6] => Mux38.IN1
AVS_Address[6] => Mux39.IN1
AVS_Address[6] => Mux40.IN1
AVS_Address[6] => Mux41.IN1
AVS_Address[6] => Mux42.IN1
AVS_Address[6] => Mux43.IN1
AVS_Address[6] => Mux44.IN1
AVS_Address[6] => Mux45.IN1
AVS_Address[6] => Mux46.IN1
AVS_Address[6] => Mux47.IN1
AVS_Address[6] => Mux48.IN1
AVS_Address[6] => Mux49.IN1
AVS_Address[6] => Mux50.IN1
AVS_Address[6] => Mux51.IN1
AVS_Address[6] => Mux52.IN1
AVS_Address[6] => Mux53.IN1
AVS_Address[6] => Mux54.IN1
AVS_Address[6] => Mux55.IN1
AVS_Address[6] => Mux56.IN1
AVS_Address[6] => Mux57.IN1
AVS_Address[6] => Mux58.IN1
AVS_Address[6] => Mux59.IN1
AVS_Address[6] => Mux60.IN1
AVS_Address[6] => Mux61.IN1
AVS_Address[6] => Mux62.IN1
AVS_Address[6] => Mux63.IN1
AVS_Address[6] => Mux64.IN1
AVS_Address[6] => Mux65.IN64
AVS_Address[6] => Mux66.IN64
AVS_Address[6] => Mux67.IN64
AVS_Address[6] => Mux68.IN64
AVS_Address[6] => Mux69.IN64
AVS_Address[6] => Mux70.IN64
AVS_Address[6] => Mux71.IN64
AVS_Address[6] => Mux72.IN64
AVS_Address[6] => Mux73.IN64
AVS_Address[6] => Mux74.IN64
AVS_Address[6] => Mux75.IN64
AVS_Address[6] => Mux76.IN64
AVS_Address[6] => Mux77.IN64
AVS_Address[6] => Mux78.IN64
AVS_Address[6] => Mux79.IN64
AVS_Address[6] => Mux80.IN64
AVS_Address[6] => Mux81.IN64
AVS_Address[6] => Mux82.IN64
AVS_Address[6] => Mux83.IN64
AVS_Address[6] => Mux84.IN64
AVS_Address[6] => Mux85.IN64
AVS_Address[6] => Mux86.IN64
AVS_Address[6] => Mux87.IN64
AVS_Address[6] => Mux88.IN64
AVS_Address[6] => Mux89.IN64
AVS_Address[6] => Mux90.IN64
AVS_Address[6] => Mux91.IN64
AVS_Address[6] => Mux92.IN64
AVS_Address[6] => Mux93.IN64
AVS_Address[6] => Mux94.IN64
AVS_Address[6] => Mux95.IN64
AVS_Address[6] => Mux96.IN64
AVS_Address[6] => Mux97.IN64
AVS_Address[6] => Mux98.IN64
AVS_Address[6] => Mux99.IN64
AVS_Address[6] => Mux100.IN64
AVS_Address[6] => Mux101.IN64
AVS_Address[6] => Mux102.IN64
AVS_Address[6] => Mux103.IN64
AVS_Address[6] => Mux104.IN64
AVS_Address[6] => Mux105.IN64
AVS_Address[6] => Mux106.IN64
AVS_Address[6] => Mux107.IN64
AVS_Address[6] => Mux108.IN64
AVS_Address[6] => Mux109.IN64
AVS_Address[6] => Mux110.IN64
AVS_Address[6] => Mux111.IN64
AVS_Address[6] => Mux112.IN64
AVS_Address[6] => Mux113.IN64
AVS_Address[6] => Mux114.IN64
AVS_Address[6] => Mux115.IN64
AVS_Address[6] => Mux116.IN64
AVS_Address[6] => Mux117.IN64
AVS_Address[6] => Mux118.IN64
AVS_Address[6] => Mux119.IN64
AVS_Address[6] => Mux120.IN64
AVS_Address[6] => Mux121.IN64
AVS_Address[6] => Mux122.IN64
AVS_Address[6] => Mux123.IN64
AVS_Address[6] => Mux124.IN64
AVS_Address[6] => Mux125.IN64
AVS_Address[6] => Mux126.IN64
AVS_Address[6] => Mux127.IN64
AVS_Address[6] => Mux128.IN64
AVS_Address[6] => Mux129.IN64
AVS_Address[6] => Mux130.IN64
AVS_Address[6] => Mux131.IN64
AVS_Address[6] => Mux132.IN64
AVS_Address[6] => Mux133.IN64
AVS_Address[6] => Mux134.IN64
AVS_Address[6] => Mux135.IN64
AVS_Address[6] => Mux136.IN64
AVS_Address[6] => Mux137.IN64
AVS_Address[6] => Mux138.IN64
AVS_Address[6] => Mux139.IN64
AVS_Address[6] => Mux140.IN64
AVS_Address[6] => Mux141.IN64
AVS_Address[6] => Mux142.IN64
AVS_Address[6] => Mux143.IN64
AVS_Address[6] => Mux144.IN64
AVS_Address[6] => Mux145.IN64
AVS_Address[6] => Mux146.IN64
AVS_Address[6] => Mux147.IN64
AVS_Address[6] => Mux148.IN64
AVS_Address[6] => Mux149.IN64
AVS_Address[6] => Mux150.IN64
AVS_Address[6] => Mux151.IN64
AVS_Address[6] => Mux152.IN64
AVS_Address[6] => Mux153.IN64
AVS_Address[6] => Mux154.IN64
AVS_Address[6] => Mux155.IN64
AVS_Address[6] => Mux156.IN64
AVS_Address[6] => Mux157.IN64
AVS_Address[6] => Mux158.IN64
AVS_Address[6] => Mux159.IN64
AVS_Address[6] => Mux160.IN64
AVS_Address[6] => Mux161.IN64
AVS_Address[6] => Mux162.IN64
AVS_Address[6] => Mux163.IN64
AVS_Address[6] => Mux164.IN64
AVS_Address[6] => Mux165.IN64
AVS_Address[6] => Mux166.IN64
AVS_Address[6] => Mux167.IN64
AVS_Address[6] => Mux168.IN64
AVS_Address[6] => Mux169.IN64
AVS_Address[6] => Mux170.IN64
AVS_Address[6] => Mux171.IN64
AVS_Address[6] => Mux172.IN64
AVS_Address[6] => Mux173.IN64
AVS_Address[6] => Mux174.IN64
AVS_Address[6] => Mux175.IN64
AVS_Address[6] => Mux176.IN64
AVS_Address[6] => Mux177.IN64
AVS_Address[6] => Mux178.IN64
AVS_Address[6] => Mux179.IN64
AVS_Address[6] => Mux180.IN64
AVS_Address[6] => Mux181.IN64
AVS_Address[6] => Mux182.IN64
AVS_Address[6] => Mux183.IN64
AVS_Address[6] => Mux184.IN64
AVS_Address[6] => Mux185.IN64
AVS_Address[6] => Mux186.IN64
AVS_Address[6] => Mux187.IN64
AVS_Address[6] => Mux188.IN64
AVS_Address[6] => Mux189.IN64
AVS_Address[6] => Mux190.IN64
AVS_Address[6] => Mux191.IN64
AVS_Address[6] => Mux192.IN64
AVS_Address[6] => Mux193.IN64
AVS_Address[6] => Mux194.IN64
AVS_Address[6] => Mux195.IN64
AVS_Address[6] => Mux196.IN64
AVS_Address[6] => Mux197.IN64
AVS_Address[6] => Mux198.IN64
AVS_Address[6] => Mux199.IN64
AVS_Address[6] => Mux200.IN64
AVS_Address[6] => Mux201.IN64
AVS_Address[6] => Mux202.IN64
AVS_Address[6] => Mux203.IN64
AVS_Address[6] => Mux204.IN64
AVS_Address[6] => Mux205.IN64
AVS_Address[6] => Mux206.IN64
AVS_Address[6] => Mux207.IN64
AVS_Address[6] => Mux208.IN64
AVS_Address[6] => Mux209.IN64
AVS_Address[6] => Mux210.IN64
AVS_Address[6] => Mux211.IN64
AVS_Address[6] => Mux212.IN64
AVS_Address[6] => Mux213.IN64
AVS_Address[6] => Mux214.IN64
AVS_Address[6] => Mux215.IN64
AVS_Address[6] => Mux216.IN64
AVS_Address[6] => Mux217.IN64
AVS_Address[6] => Mux218.IN64
AVS_Address[6] => Mux219.IN64
AVS_Address[6] => Mux220.IN64
AVS_Address[6] => Mux221.IN64
AVS_Address[6] => Mux222.IN64
AVS_Address[6] => Mux223.IN64
AVS_Address[6] => Mux224.IN64
AVS_Address[6] => Mux225.IN64
AVS_Address[6] => Mux226.IN64
AVS_Address[6] => Mux227.IN64
AVS_Address[6] => Mux228.IN64
AVS_Address[6] => Mux229.IN64
AVS_Address[6] => Mux230.IN64
AVS_Address[6] => Mux231.IN64
AVS_Address[6] => Mux232.IN64
AVS_Address[6] => Mux233.IN64
AVS_Address[6] => Mux234.IN64
AVS_Address[6] => Mux235.IN64
AVS_Address[6] => Mux236.IN64
AVS_Address[6] => Mux237.IN64
AVS_Address[6] => Mux238.IN64
AVS_Address[6] => Mux239.IN64
AVS_Address[6] => Mux240.IN64
AVS_Address[6] => Mux241.IN64
AVS_Address[6] => Mux242.IN64
AVS_Address[6] => Mux243.IN64
AVS_Address[6] => Mux244.IN64
AVS_Address[6] => Mux245.IN64
AVS_Address[6] => Mux246.IN64
AVS_Address[6] => Mux247.IN64
AVS_Address[6] => Mux248.IN64
AVS_Address[6] => Mux249.IN64
AVS_Address[6] => Mux250.IN64
AVS_Address[6] => Mux251.IN64
AVS_Address[6] => Mux252.IN64
AVS_Address[6] => Mux253.IN64
AVS_Address[6] => Mux254.IN64
AVS_Address[6] => Mux255.IN64
AVS_Address[6] => Mux256.IN64
AVS_Address[6] => Mux257.IN64
AVS_Address[6] => Mux258.IN64
AVS_Address[6] => Mux259.IN64
AVS_Address[6] => Mux260.IN64
AVS_Address[6] => Mux261.IN64
AVS_Address[6] => Mux262.IN64
AVS_Address[6] => Mux263.IN64
AVS_Address[6] => Mux264.IN64
AVS_Address[6] => Mux265.IN64
AVS_Address[6] => Mux266.IN64
AVS_Address[6] => Mux267.IN64
AVS_Address[6] => Mux268.IN64
AVS_Address[6] => Mux269.IN64
AVS_Address[6] => Mux270.IN64
AVS_Address[6] => Mux271.IN64
AVS_Address[6] => Mux272.IN64
AVS_Address[6] => Mux273.IN64
AVS_Address[6] => Mux274.IN64
AVS_Address[6] => Mux275.IN64
AVS_Address[6] => Mux276.IN64
AVS_Address[6] => Mux277.IN64
AVS_Address[6] => Mux278.IN64
AVS_Address[6] => Mux279.IN64
AVS_Address[6] => Mux280.IN64
AVS_Address[6] => Mux281.IN64
AVS_Address[6] => Mux282.IN64
AVS_Address[6] => Mux283.IN64
AVS_Address[6] => Mux284.IN64
AVS_Address[6] => Mux285.IN64
AVS_Address[6] => Mux286.IN64
AVS_Address[6] => Mux287.IN64
AVS_Address[6] => Mux288.IN64
AVS_Address[6] => Mux289.IN64
AVS_Address[6] => Mux290.IN64
AVS_Address[6] => Mux291.IN64
AVS_Address[6] => Mux292.IN64
AVS_Address[6] => Mux293.IN64
AVS_Address[6] => Mux294.IN64
AVS_Address[6] => Mux295.IN64
AVS_Address[6] => Mux296.IN64
AVS_Address[6] => Mux297.IN64
AVS_Address[6] => Mux298.IN64
AVS_Address[6] => Mux299.IN64
AVS_Address[6] => Mux300.IN64
AVS_Address[6] => Mux301.IN64
AVS_Address[6] => Mux302.IN64
AVS_Address[6] => Mux303.IN64
AVS_Address[6] => Mux304.IN64
AVS_Address[6] => Mux305.IN64
AVS_Address[6] => Mux306.IN64
AVS_Address[6] => Mux307.IN64
AVS_Address[6] => Mux308.IN64
AVS_Address[6] => Mux309.IN64
AVS_Address[6] => Mux310.IN64
AVS_Address[6] => Mux311.IN64
AVS_Address[6] => Mux312.IN64
AVS_Address[6] => Mux313.IN64
AVS_Address[6] => Mux314.IN64
AVS_Address[6] => Mux315.IN64
AVS_Address[6] => Mux316.IN64
AVS_Address[6] => Mux317.IN64
AVS_Address[6] => Mux318.IN64
AVS_Address[6] => Mux319.IN64
AVS_Address[6] => Mux320.IN64
AVS_Address[6] => Mux321.IN64
AVS_Address[6] => Mux322.IN64
AVS_Address[6] => Mux323.IN64
AVS_Address[6] => Mux324.IN64
AVS_Address[6] => Mux325.IN64
AVS_Address[6] => Mux326.IN64
AVS_Address[6] => Mux327.IN64
AVS_Address[6] => Mux328.IN64
AVS_Address[6] => Mux329.IN64
AVS_Address[6] => Mux330.IN64
AVS_Address[6] => Mux331.IN64
AVS_Address[6] => Mux332.IN64
AVS_Address[6] => Mux333.IN64
AVS_Address[6] => Mux334.IN64
AVS_Address[6] => Mux335.IN64
AVS_Address[6] => Mux336.IN64
AVS_Address[6] => Mux337.IN64
AVS_Address[6] => Mux338.IN64
AVS_Address[6] => Mux339.IN64
AVS_Address[6] => Mux340.IN64
AVS_Address[6] => Mux341.IN64
AVS_Address[6] => Mux342.IN64
AVS_Address[6] => Mux343.IN64
AVS_Address[6] => Mux344.IN64
AVS_Address[6] => Mux345.IN64
AVS_Address[6] => Mux346.IN64
AVS_Address[6] => Mux347.IN64
AVS_Address[6] => Mux348.IN64
AVS_Address[6] => Mux349.IN64
AVS_Address[6] => Mux350.IN64
AVS_Address[6] => Mux351.IN64
AVS_Address[6] => Mux352.IN64
AVS_Address[6] => Mux353.IN64
AVS_Address[6] => Mux354.IN64
AVS_Address[6] => Mux355.IN64
AVS_Address[6] => Mux356.IN64
AVS_Address[6] => Mux357.IN64
AVS_Address[6] => Mux358.IN64
AVS_Address[6] => Mux359.IN64
AVS_Address[6] => Mux360.IN64
AVS_Address[6] => Mux361.IN64
AVS_Address[6] => Mux362.IN64
AVS_Address[6] => Mux363.IN64
AVS_Address[6] => Mux364.IN64
AVS_Address[6] => Mux365.IN64
AVS_Address[6] => Mux366.IN64
AVS_Address[6] => Mux367.IN64
AVS_Address[6] => Mux368.IN64
AVS_Address[6] => Mux369.IN64
AVS_Address[6] => Mux370.IN64
AVS_Address[6] => Mux371.IN64
AVS_Address[6] => Mux372.IN64
AVS_Address[6] => Mux373.IN64
AVS_Address[6] => Mux374.IN64
AVS_Address[6] => Mux375.IN64
AVS_Address[6] => Mux376.IN64
AVS_Address[6] => Mux377.IN64
AVS_Address[6] => Mux378.IN64
AVS_Address[6] => Mux379.IN64
AVS_Address[6] => Mux380.IN64
AVS_Address[6] => Mux381.IN64
AVS_Address[6] => Mux382.IN64
AVS_Address[6] => Mux383.IN64
AVS_Address[6] => Mux384.IN64
AVS_Address[6] => Mux385.IN64
AVS_Address[6] => Mux386.IN64
AVS_Address[6] => Mux387.IN64
AVS_Address[6] => Mux388.IN64
AVS_Address[6] => Mux389.IN64
AVS_Address[6] => Mux390.IN64
AVS_Address[6] => Mux391.IN64
AVS_Address[6] => Mux392.IN64
AVS_Address[6] => Mux393.IN64
AVS_Address[6] => Mux394.IN64
AVS_Address[6] => Mux395.IN64
AVS_Address[6] => Mux396.IN64
AVS_Address[6] => Mux397.IN64
AVS_Address[6] => Mux398.IN64
AVS_Address[6] => Mux399.IN64
AVS_Address[6] => Mux400.IN64
AVS_Address[6] => Mux401.IN64
AVS_Address[6] => Mux402.IN64
AVS_Address[6] => Mux403.IN64
AVS_Address[6] => Mux404.IN64
AVS_Address[6] => Mux405.IN64
AVS_Address[6] => Mux406.IN64
AVS_Address[6] => Mux407.IN64
AVS_Address[6] => Mux408.IN64
AVS_Address[6] => Mux409.IN64
AVS_Address[6] => Mux410.IN64
AVS_Address[6] => Mux411.IN64
AVS_Address[6] => Mux412.IN64
AVS_Address[6] => Mux413.IN64
AVS_Address[6] => Mux414.IN64
AVS_Address[6] => Mux415.IN64
AVS_Address[6] => Mux416.IN64
AVS_Address[6] => Mux417.IN64
AVS_Address[6] => Mux418.IN64
AVS_Address[6] => Mux419.IN64
AVS_Address[6] => Mux420.IN64
AVS_Address[6] => Mux421.IN64
AVS_Address[6] => Mux422.IN64
AVS_Address[6] => Mux423.IN64
AVS_Address[6] => Mux424.IN64
AVS_Address[6] => Mux425.IN64
AVS_Address[6] => Mux426.IN64
AVS_Address[6] => Mux427.IN64
AVS_Address[6] => Mux428.IN64
AVS_Address[6] => Mux429.IN64
AVS_Address[6] => Mux430.IN64
AVS_Address[6] => Mux431.IN64
AVS_Address[6] => Mux432.IN64
AVS_Address[6] => Mux433.IN64
AVS_Address[6] => Mux434.IN64
AVS_Address[6] => Mux435.IN64
AVS_Address[6] => Mux436.IN64
AVS_Address[6] => Mux437.IN64
AVS_Address[6] => Mux438.IN64
AVS_Address[6] => Mux439.IN64
AVS_Address[6] => Mux440.IN64
AVS_Address[6] => Mux441.IN64
AVS_Address[6] => Mux442.IN64
AVS_Address[6] => Mux443.IN64
AVS_Address[6] => Mux444.IN64
AVS_Address[6] => Mux445.IN64
AVS_Address[6] => Mux446.IN64
AVS_Address[6] => Mux447.IN64
AVS_Address[6] => Mux448.IN64
AVS_Address[6] => Mux449.IN64
AVS_Address[6] => Mux450.IN64
AVS_Address[6] => Mux451.IN64
AVS_Address[6] => Mux452.IN64
AVS_Address[6] => Mux453.IN64
AVS_Address[6] => Mux454.IN64
AVS_Address[6] => Mux455.IN64
AVS_Address[6] => Mux456.IN64
AVS_Address[6] => Mux457.IN64
AVS_Address[6] => Mux458.IN64
AVS_Address[6] => Mux459.IN64
AVS_Address[6] => Mux460.IN64
AVS_Address[6] => Mux461.IN64
AVS_Address[6] => Mux462.IN64
AVS_Address[6] => Mux463.IN64
AVS_Address[6] => Mux464.IN64
AVS_Address[6] => Mux465.IN64
AVS_Address[6] => Mux466.IN64
AVS_Address[6] => Mux467.IN64
AVS_Address[6] => Mux468.IN64
AVS_Address[6] => Mux469.IN64
AVS_Address[6] => Mux470.IN64
AVS_Address[6] => Mux471.IN64
AVS_Address[6] => Mux472.IN64
AVS_Address[6] => Mux473.IN64
AVS_Address[6] => Mux474.IN64
AVS_Address[6] => Mux475.IN64
AVS_Address[6] => Mux476.IN64
AVS_Address[6] => Mux477.IN64
AVS_Address[6] => Mux478.IN64
AVS_Address[6] => Mux479.IN64
AVS_Address[6] => Mux480.IN64
AVS_Address[6] => Mux481.IN64
AVS_Address[6] => Mux482.IN64
AVS_Address[6] => Mux483.IN64
AVS_Address[6] => Mux484.IN64
AVS_Address[6] => Mux485.IN64
AVS_Address[6] => Mux486.IN64
AVS_Address[6] => Mux487.IN64
AVS_Address[6] => Mux488.IN64
AVS_Address[6] => Mux489.IN64
AVS_Address[6] => Mux490.IN64
AVS_Address[6] => Mux491.IN64
AVS_Address[6] => Mux492.IN64
AVS_Address[6] => Mux493.IN64
AVS_Address[6] => Mux494.IN64
AVS_Address[6] => Mux495.IN64
AVS_Address[6] => Mux496.IN64
AVS_Address[6] => Mux497.IN64
AVS_Address[6] => Mux498.IN64
AVS_Address[6] => Mux499.IN64
AVS_Address[6] => Mux500.IN64
AVS_Address[6] => Mux501.IN64
AVS_Address[6] => Mux502.IN64
AVS_Address[6] => Mux503.IN64
AVS_Address[6] => Mux504.IN64
AVS_Address[6] => Mux505.IN64
AVS_Address[6] => Mux506.IN64
AVS_Address[6] => Mux507.IN64
AVS_Address[6] => Mux508.IN64
AVS_Address[6] => Mux509.IN64
AVS_Address[6] => Mux510.IN64
AVS_Address[6] => Mux511.IN64
AVS_Address[6] => Mux512.IN64
AVS_Address[6] => Mux513.IN64
AVS_Address[6] => Mux514.IN64
AVS_Address[6] => Mux515.IN64
AVS_Address[6] => Mux516.IN64
AVS_Address[6] => Mux517.IN64
AVS_Address[6] => Mux518.IN64
AVS_Address[6] => Mux519.IN64
AVS_Address[6] => Mux520.IN64
AVS_Address[6] => Mux521.IN64
AVS_Address[6] => Mux522.IN64
AVS_Address[6] => Mux523.IN64
AVS_Address[6] => Mux524.IN64
AVS_Address[6] => Mux525.IN64
AVS_Address[6] => Mux526.IN64
AVS_Address[6] => Mux527.IN64
AVS_Address[6] => Mux528.IN64
AVS_Address[6] => Mux529.IN64
AVS_Address[6] => Mux530.IN64
AVS_Address[6] => Mux531.IN64
AVS_Address[6] => Mux532.IN64
AVS_Address[6] => Mux533.IN64
AVS_Address[6] => Mux534.IN64
AVS_Address[6] => Mux535.IN64
AVS_Address[6] => Mux536.IN64
AVS_Address[6] => Mux537.IN64
AVS_Address[6] => Mux538.IN64
AVS_Address[6] => Mux539.IN64
AVS_Address[6] => Mux540.IN64
AVS_Address[6] => Mux541.IN64
AVS_Address[6] => Mux542.IN64
AVS_Address[6] => Mux543.IN64
AVS_Address[6] => Mux544.IN64
AVS_Address[6] => Mux545.IN64
AVS_Address[6] => Mux546.IN64
AVS_Address[6] => Mux547.IN64
AVS_Address[6] => Mux548.IN64
AVS_Address[6] => Mux549.IN64
AVS_Address[6] => Mux550.IN64
AVS_Address[6] => Mux551.IN64
AVS_Address[6] => Mux552.IN64
AVS_Address[6] => Mux553.IN64
AVS_Address[6] => Mux554.IN64
AVS_Address[6] => Mux555.IN64
AVS_Address[6] => Mux556.IN64
AVS_Address[6] => Mux557.IN64
AVS_Address[6] => Mux558.IN64
AVS_Address[6] => Mux559.IN64
AVS_Address[6] => Mux560.IN64
AVS_Address[6] => Mux561.IN64
AVS_Address[6] => Mux562.IN64
AVS_Address[6] => Mux563.IN64
AVS_Address[6] => Mux564.IN64
AVS_Address[6] => Mux565.IN64
AVS_Address[6] => Mux566.IN64
AVS_Address[6] => Mux567.IN64
AVS_Address[6] => Mux568.IN64
AVS_Address[6] => Mux569.IN64
AVS_Address[6] => Mux570.IN64
AVS_Address[6] => Mux571.IN64
AVS_Address[6] => Mux572.IN64
AVS_Address[6] => Mux573.IN64
AVS_Address[6] => Mux574.IN64
AVS_Address[6] => Mux575.IN64
AVS_Address[6] => Mux576.IN64
AVS_Address[6] => Mux577.IN64
AVS_Address[6] => Mux578.IN64
AVS_Address[6] => Mux579.IN64
AVS_Address[6] => Mux580.IN64
AVS_Address[6] => Mux581.IN64
AVS_Address[6] => Mux582.IN64
AVS_Address[6] => Mux583.IN64
AVS_Address[6] => Mux584.IN64
AVS_Address[6] => Mux585.IN64
AVS_Address[6] => Mux586.IN64
AVS_Address[6] => Mux587.IN64
AVS_Address[6] => Mux588.IN64
AVS_Address[6] => Mux589.IN64
AVS_Address[6] => Mux590.IN64
AVS_Address[6] => Mux591.IN64
AVS_Address[6] => Mux592.IN64
AVS_Address[6] => Mux593.IN64
AVS_Address[6] => Mux594.IN64
AVS_Address[6] => Mux595.IN64
AVS_Address[6] => Mux596.IN64
AVS_Address[6] => Mux597.IN64
AVS_Address[6] => Mux598.IN64
AVS_Address[6] => Mux599.IN64
AVS_Address[6] => Mux600.IN64
AVS_Address[6] => Mux601.IN64
AVS_Address[6] => Mux602.IN64
AVS_Address[6] => Mux603.IN64
AVS_Address[6] => Mux604.IN64
AVS_Address[6] => Mux605.IN64
AVS_Address[6] => Mux606.IN64
AVS_Address[6] => Mux607.IN64
AVS_Address[6] => Mux608.IN64
AVS_Address[6] => Mux609.IN64
AVS_Address[6] => Mux610.IN64
AVS_Address[6] => Mux611.IN64
AVS_Address[6] => Mux612.IN64
AVS_Address[6] => Mux613.IN64
AVS_Address[6] => Mux614.IN64
AVS_Address[6] => Mux615.IN64
AVS_Address[6] => Mux616.IN64
AVS_Address[6] => Mux617.IN64
AVS_Address[6] => Mux618.IN64
AVS_Address[6] => Mux619.IN64
AVS_Address[6] => Mux620.IN64
AVS_Address[6] => Mux621.IN64
AVS_Address[6] => Mux622.IN64
AVS_Address[6] => Mux623.IN64
AVS_Address[6] => Mux624.IN64
AVS_Address[6] => Mux625.IN64
AVS_Address[6] => Mux626.IN64
AVS_Address[6] => Mux627.IN64
AVS_Address[6] => Mux628.IN64
AVS_Address[6] => Mux629.IN64
AVS_Address[6] => Mux630.IN64
AVS_Address[6] => Mux631.IN64
AVS_Address[6] => Mux632.IN64
AVS_Address[6] => Mux633.IN64
AVS_Address[6] => Mux634.IN64
AVS_Address[6] => Mux635.IN64
AVS_Address[6] => Mux636.IN64
AVS_Address[6] => Mux637.IN64
AVS_Address[6] => Mux638.IN64
AVS_Address[6] => Mux639.IN64
AVS_Address[6] => Mux640.IN64
AVS_Address[6] => Mux641.IN64
AVS_Address[6] => Mux642.IN64
AVS_Address[6] => Mux643.IN64
AVS_Address[6] => Mux644.IN64
AVS_Address[6] => Mux645.IN64
AVS_Address[6] => Mux646.IN64
AVS_Address[6] => Mux647.IN64
AVS_Address[6] => Mux648.IN64
AVS_Address[6] => Mux649.IN64
AVS_Address[6] => Mux650.IN64
AVS_Address[6] => Mux651.IN64
AVS_Address[6] => Mux652.IN64
AVS_Address[6] => Mux653.IN64
AVS_Address[6] => Mux654.IN64
AVS_Address[6] => Mux655.IN64
AVS_Address[6] => Mux656.IN64
AVS_Address[6] => Mux657.IN64
AVS_Address[6] => Mux658.IN64
AVS_Address[6] => Mux659.IN64
AVS_Address[6] => Mux660.IN64
AVS_Address[6] => Mux661.IN64
AVS_Address[6] => Mux662.IN64
AVS_Address[6] => Mux663.IN64
AVS_Address[6] => Mux664.IN64
AVS_Address[6] => Mux665.IN64
AVS_Address[6] => Mux666.IN64
AVS_Address[6] => Mux667.IN64
AVS_Address[6] => Mux668.IN64
AVS_Address[6] => Mux669.IN64
AVS_Address[6] => Mux670.IN64
AVS_Address[6] => Mux671.IN64
AVS_Address[6] => Mux672.IN64
AVS_Address[6] => Mux673.IN64
AVS_Address[6] => Mux674.IN64
AVS_Address[6] => Mux675.IN64
AVS_Address[6] => Mux676.IN64
AVS_Address[6] => Mux677.IN64
AVS_Address[6] => Mux678.IN64
AVS_Address[6] => Mux679.IN64
AVS_Address[6] => Mux680.IN64
AVS_Address[6] => Mux681.IN64
AVS_Address[6] => Mux682.IN64
AVS_Address[6] => Mux683.IN64
AVS_Address[6] => Mux684.IN64
AVS_Address[6] => Mux685.IN64
AVS_Address[6] => Mux686.IN64
AVS_Address[6] => Mux687.IN64
AVS_Address[6] => Mux688.IN64
AVS_Address[6] => Mux689.IN64
AVS_Address[6] => Mux690.IN64
AVS_Address[6] => Mux691.IN64
AVS_Address[6] => Mux692.IN64
AVS_Address[6] => Mux693.IN64
AVS_Address[6] => Mux694.IN64
AVS_Address[6] => Mux695.IN64
AVS_Address[6] => Mux696.IN64
AVS_Address[6] => Mux697.IN64
AVS_Address[6] => Mux698.IN64
AVS_Address[6] => Mux699.IN64
AVS_Address[6] => Mux700.IN64
AVS_Address[6] => Mux701.IN64
AVS_Address[6] => Mux702.IN64
AVS_Address[6] => Mux703.IN64
AVS_Address[6] => Mux704.IN64
AVS_Address[6] => Mux705.IN64
AVS_Address[6] => Mux706.IN64
AVS_Address[6] => Mux707.IN64
AVS_Address[6] => Mux708.IN64
AVS_Address[6] => Mux709.IN64
AVS_Address[6] => Mux710.IN64
AVS_Address[6] => Mux711.IN64
AVS_Address[6] => Mux712.IN64
AVS_Address[6] => Mux713.IN64
AVS_Address[6] => Mux714.IN64
AVS_Address[6] => Mux715.IN64
AVS_Address[6] => Mux716.IN64
AVS_Address[6] => Mux717.IN64
AVS_Address[6] => Mux718.IN64
AVS_Address[6] => Mux719.IN64
AVS_Address[6] => Mux720.IN64
AVS_Address[6] => Mux721.IN64
AVS_Address[6] => Mux722.IN64
AVS_Address[6] => Mux723.IN64
AVS_Address[6] => Mux724.IN64
AVS_Address[6] => Mux725.IN64
AVS_Address[6] => Mux726.IN64
AVS_Address[6] => Mux727.IN64
AVS_Address[6] => Mux728.IN64
AVS_Address[6] => Mux729.IN64
AVS_Address[6] => Mux730.IN64
AVS_Address[6] => Mux731.IN64
AVS_Address[6] => Mux732.IN64
AVS_Address[6] => Mux733.IN64
AVS_Address[6] => Mux734.IN64
AVS_Address[6] => Mux735.IN64
AVS_Address[6] => Mux736.IN64
AVS_Address[6] => Mux737.IN64
AVS_Address[6] => Mux738.IN64
AVS_Address[6] => Mux739.IN64
AVS_Address[6] => Mux740.IN64
AVS_Address[6] => Mux741.IN64
AVS_Address[6] => Mux742.IN64
AVS_Address[6] => Mux743.IN64
AVS_Address[6] => Mux744.IN64
AVS_Address[6] => Mux745.IN64
AVS_Address[6] => Mux746.IN64
AVS_Address[6] => Mux747.IN64
AVS_Address[6] => Mux748.IN64
AVS_Address[6] => Mux749.IN64
AVS_Address[6] => Mux750.IN64
AVS_Address[6] => Mux751.IN64
AVS_Address[6] => Mux752.IN64
AVS_Address[6] => Mux753.IN64
AVS_Address[6] => Mux754.IN64
AVS_Address[6] => Mux755.IN64
AVS_Address[6] => Mux756.IN64
AVS_Address[6] => Mux757.IN64
AVS_Address[6] => Mux758.IN64
AVS_Address[6] => Mux759.IN64
AVS_Address[6] => Mux760.IN64
AVS_Address[6] => Mux761.IN64
AVS_Address[6] => Mux762.IN64
AVS_Address[6] => Mux763.IN64
AVS_Address[6] => Mux764.IN64
AVS_Address[6] => Mux765.IN64
AVS_Address[6] => Mux766.IN64
AVS_Address[6] => Mux767.IN64
AVS_Address[6] => Mux768.IN64
AVS_Address[6] => Mux769.IN64
AVS_Address[6] => Mux770.IN64
AVS_Address[6] => Mux771.IN64
AVS_Address[6] => Mux772.IN64
AVS_Address[6] => Mux773.IN64
AVS_Address[6] => Mux774.IN64
AVS_Address[6] => Mux775.IN64
AVS_Address[6] => Mux776.IN64
AVS_Address[6] => Mux777.IN64
AVS_Address[6] => Mux778.IN64
AVS_Address[6] => Mux779.IN64
AVS_Address[6] => Mux780.IN64
AVS_Address[6] => Mux781.IN64
AVS_Address[6] => Mux782.IN64
AVS_Address[6] => Mux783.IN64
AVS_Address[6] => Mux784.IN64
AVS_Address[6] => Mux785.IN64
AVS_Address[6] => Mux786.IN64
AVS_Address[6] => Mux787.IN64
AVS_Address[6] => Mux788.IN64
AVS_Address[6] => Mux789.IN64
AVS_Address[6] => Mux790.IN64
AVS_Address[6] => Mux791.IN64
AVS_Address[6] => Mux792.IN64
AVS_Address[6] => Mux793.IN64
AVS_Address[6] => Mux794.IN64
AVS_Address[6] => Mux795.IN64
AVS_Address[6] => Mux796.IN64
AVS_Address[6] => Mux797.IN64
AVS_Address[6] => Mux798.IN64
AVS_Address[6] => Mux799.IN64
AVS_Address[6] => Mux800.IN64
AVS_Address[6] => Mux801.IN64
AVS_Address[6] => Mux802.IN64
AVS_Address[6] => Mux803.IN64
AVS_Address[6] => Mux804.IN64
AVS_Address[6] => Mux805.IN64
AVS_Address[6] => Mux806.IN64
AVS_Address[6] => Mux807.IN64
AVS_Address[6] => Mux808.IN64
AVS_Address[6] => Mux809.IN64
AVS_Address[6] => Mux810.IN64
AVS_Address[6] => Mux811.IN64
AVS_Address[6] => Mux812.IN64
AVS_Address[6] => Mux813.IN64
AVS_Address[6] => Mux814.IN64
AVS_Address[6] => Mux815.IN64
AVS_Address[6] => Mux816.IN64
AVS_Address[6] => Mux817.IN64
AVS_Address[6] => Mux818.IN64
AVS_Address[6] => Mux819.IN64
AVS_Address[6] => Mux820.IN64
AVS_Address[6] => Mux821.IN64
AVS_Address[6] => Mux822.IN64
AVS_Address[6] => Mux823.IN64
AVS_Address[6] => Mux824.IN64
AVS_Address[6] => Mux825.IN64
AVS_Address[6] => Mux826.IN64
AVS_Address[6] => Mux827.IN64
AVS_Address[6] => Mux828.IN64
AVS_Address[6] => Mux829.IN64
AVS_Address[6] => Mux830.IN64
AVS_Address[6] => Mux831.IN64
AVS_Address[6] => Mux832.IN64
AVS_Address[6] => Mux833.IN64
AVS_Address[6] => Mux834.IN64
AVS_Address[6] => Mux835.IN64
AVS_Address[6] => Mux836.IN64
AVS_Address[6] => Mux837.IN64
AVS_Address[6] => Mux838.IN64
AVS_Address[6] => Mux839.IN64
AVS_Address[6] => Mux840.IN64
AVS_Address[6] => Mux841.IN64
AVS_Address[6] => Mux842.IN64
AVS_Address[6] => Mux843.IN64
AVS_Address[6] => Mux844.IN64
AVS_Address[6] => Mux845.IN64
AVS_Address[6] => Mux846.IN64
AVS_Address[6] => Mux847.IN64
AVS_Address[6] => Mux848.IN64
AVS_Address[6] => Mux849.IN64
AVS_Address[6] => Mux850.IN64
AVS_Address[6] => Mux851.IN64
AVS_Address[6] => Mux852.IN64
AVS_Address[6] => Mux853.IN64
AVS_Address[6] => Mux854.IN64
AVS_Address[6] => Mux855.IN64
AVS_Address[6] => Mux856.IN64
AVS_Address[6] => Mux857.IN64
AVS_Address[6] => Mux858.IN64
AVS_Address[6] => Mux859.IN64
AVS_Address[6] => Mux860.IN64
AVS_Address[6] => Mux861.IN64
AVS_Address[6] => Mux862.IN64
AVS_Address[6] => Mux863.IN64
AVS_Address[6] => Mux864.IN64
AVS_Address[6] => Mux865.IN64
AVS_Address[6] => Mux866.IN64
AVS_Address[6] => Mux867.IN64
AVS_Address[6] => Mux868.IN64
AVS_Address[6] => Mux869.IN64
AVS_Address[6] => Mux870.IN64
AVS_Address[6] => Mux871.IN64
AVS_Address[6] => Mux872.IN64
AVS_Address[6] => Mux873.IN64
AVS_Address[6] => Mux874.IN64
AVS_Address[6] => Mux875.IN64
AVS_Address[6] => Mux876.IN64
AVS_Address[6] => Mux877.IN64
AVS_Address[6] => Mux878.IN64
AVS_Address[6] => Mux879.IN64
AVS_Address[6] => Mux880.IN64
AVS_Address[6] => Mux881.IN64
AVS_Address[6] => Mux882.IN64
AVS_Address[6] => Mux883.IN64
AVS_Address[6] => Mux884.IN64
AVS_Address[6] => Mux885.IN64
AVS_Address[6] => Mux886.IN64
AVS_Address[6] => Mux887.IN64
AVS_Address[6] => Mux888.IN64
AVS_Address[6] => Mux889.IN64
AVS_Address[6] => Mux890.IN64
AVS_Address[6] => Mux891.IN64
AVS_Address[6] => Mux892.IN64
AVS_Address[6] => Mux893.IN64
AVS_Address[6] => Mux894.IN64
AVS_Address[6] => Mux895.IN64
AVS_Address[6] => Mux896.IN64
AVS_Address[6] => Mux897.IN64
AVS_Address[6] => Mux898.IN64
AVS_Address[6] => Mux899.IN64
AVS_Address[6] => Mux900.IN64
AVS_Address[6] => Mux901.IN64
AVS_Address[6] => Mux902.IN64
AVS_Address[6] => Mux903.IN64
AVS_Address[6] => Mux904.IN64
AVS_Address[6] => Mux905.IN64
AVS_Address[6] => Mux906.IN64
AVS_Address[6] => Mux907.IN64
AVS_Address[6] => Mux908.IN64
AVS_Address[6] => Mux909.IN64
AVS_Address[6] => Mux910.IN64
AVS_Address[6] => Mux911.IN64
AVS_Address[6] => Mux912.IN64
AVS_Address[6] => Mux913.IN64
AVS_Address[6] => Mux914.IN64
AVS_Address[6] => Mux915.IN64
AVS_Address[6] => Mux916.IN64
AVS_Address[6] => Mux917.IN64
AVS_Address[6] => Mux918.IN64
AVS_Address[6] => Mux919.IN64
AVS_Address[6] => Mux920.IN64
AVS_Address[6] => Mux921.IN64
AVS_Address[6] => Mux922.IN64
AVS_Address[6] => Mux923.IN64
AVS_Address[6] => Mux924.IN64
AVS_Address[6] => Mux925.IN64
AVS_Address[6] => Mux926.IN64
AVS_Address[6] => Mux927.IN64
AVS_Address[6] => Mux928.IN64
AVS_Address[6] => Mux929.IN64
AVS_Address[6] => Mux930.IN64
AVS_Address[6] => Mux931.IN64
AVS_Address[6] => Mux932.IN64
AVS_Address[6] => Mux933.IN64
AVS_Address[6] => Mux934.IN64
AVS_Address[6] => Mux935.IN64
AVS_Address[6] => Mux936.IN64
AVS_Address[6] => Mux937.IN64
AVS_Address[6] => Mux938.IN64
AVS_Address[6] => Mux939.IN64
AVS_Address[6] => Mux940.IN64
AVS_Address[6] => Mux941.IN64
AVS_Address[6] => Mux942.IN64
AVS_Address[6] => Mux943.IN64
AVS_Address[6] => Mux944.IN64
AVS_Address[6] => Mux945.IN64
AVS_Address[6] => Mux946.IN64
AVS_Address[6] => Mux947.IN64
AVS_Address[6] => Mux948.IN64
AVS_Address[6] => Mux949.IN64
AVS_Address[6] => Mux950.IN64
AVS_Address[6] => Mux951.IN64
AVS_Address[6] => Mux952.IN64
AVS_Address[6] => Mux953.IN64
AVS_Address[6] => Mux954.IN64
AVS_Address[6] => Mux955.IN64
AVS_Address[6] => Mux956.IN64
AVS_Address[6] => Mux957.IN64
AVS_Address[6] => Mux958.IN64
AVS_Address[6] => Mux959.IN64
AVS_Address[6] => Mux960.IN64
AVS_Address[6] => Mux961.IN64
AVS_Address[6] => Mux962.IN64
AVS_Address[6] => Mux963.IN64
AVS_Address[6] => Mux964.IN64
AVS_Address[6] => Mux965.IN64
AVS_Address[6] => Mux966.IN64
AVS_Address[6] => Mux967.IN64
AVS_Address[6] => Mux968.IN64
AVS_Address[6] => Mux969.IN64
AVS_Address[6] => Mux970.IN64
AVS_Address[6] => Mux971.IN64
AVS_Address[6] => Mux972.IN64
AVS_Address[6] => Mux973.IN64
AVS_Address[6] => Mux974.IN64
AVS_Address[6] => Mux975.IN64
AVS_Address[6] => Mux976.IN64
AVS_Address[6] => Mux977.IN64
AVS_Address[6] => Mux978.IN64
AVS_Address[6] => Mux979.IN64
AVS_Address[6] => Mux980.IN64
AVS_Address[6] => Mux981.IN64
AVS_Address[6] => Mux982.IN64
AVS_Address[6] => Mux983.IN64
AVS_Address[6] => Mux984.IN64
AVS_Address[6] => Mux985.IN64
AVS_Address[6] => Mux986.IN64
AVS_Address[6] => Mux987.IN64
AVS_Address[6] => Mux988.IN64
AVS_Address[6] => Mux989.IN64
AVS_Address[6] => Mux990.IN64
AVS_Address[6] => Mux991.IN64
AVS_Address[6] => Mux992.IN64
AVS_Address[6] => Mux993.IN64
AVS_Address[6] => Mux994.IN64
AVS_Address[6] => Mux995.IN64
AVS_Address[6] => Mux996.IN64
AVS_Address[6] => Mux997.IN64
AVS_Address[6] => Mux998.IN64
AVS_Address[6] => Mux999.IN64
AVS_Address[6] => Mux1000.IN64
AVS_Address[6] => Mux1001.IN64
AVS_Address[6] => Mux1002.IN64
AVS_Address[6] => Mux1003.IN64
AVS_Address[6] => Mux1004.IN64
AVS_Address[6] => Mux1005.IN64
AVS_Address[6] => Mux1006.IN64
AVS_Address[6] => Mux1007.IN64
AVS_Address[6] => Mux1008.IN64
AVS_Address[6] => Mux1009.IN64
AVS_Address[6] => Mux1010.IN64
AVS_Address[6] => Mux1011.IN64
AVS_Address[6] => Mux1012.IN64
AVS_Address[6] => Mux1013.IN64
AVS_Address[6] => Mux1014.IN64
AVS_Address[6] => Mux1015.IN64
AVS_Address[6] => Mux1016.IN64
AVS_Address[6] => Mux1017.IN64
AVS_Address[6] => Mux1018.IN64
AVS_Address[6] => Mux1019.IN64
AVS_Address[6] => Mux1020.IN64
AVS_Address[6] => Mux1021.IN64
AVS_Address[6] => Mux1022.IN64
AVS_Address[6] => Mux1023.IN64
AVS_Address[6] => Mux1024.IN64
AVS_Address[6] => Mux1025.IN64
AVS_Address[6] => Mux1026.IN64
AVS_Address[6] => Mux1027.IN64
AVS_Address[6] => Mux1028.IN64
AVS_Address[6] => Mux1029.IN64
AVS_Address[6] => Mux1030.IN64
AVS_Address[6] => Mux1031.IN64
AVS_Address[6] => Mux1032.IN64
AVS_Address[6] => Mux1033.IN64
AVS_Address[6] => Mux1034.IN64
AVS_Address[6] => Mux1035.IN64
AVS_Address[6] => Mux1036.IN64
AVS_Address[6] => Mux1037.IN64
AVS_Address[6] => Mux1038.IN64
AVS_Address[6] => Mux1039.IN64
AVS_Address[6] => Mux1040.IN64
AVS_Address[6] => Mux1041.IN65
AVS_Address[6] => Mux1042.IN64
AVS_Address[6] => Mux1043.IN64
AVS_Address[6] => Mux1044.IN64
AVS_Address[6] => Mux1045.IN64
AVS_Address[6] => Mux1046.IN64
AVS_Address[6] => Mux1047.IN64
AVS_Address[6] => Mux1048.IN64
AVS_Address[6] => Mux1049.IN64
AVS_Address[6] => Mux1050.IN64
AVS_Address[6] => Mux1051.IN64
AVS_Address[6] => Mux1052.IN64
AVS_Address[6] => Mux1053.IN64
AVS_Address[6] => Mux1054.IN64
AVS_Address[6] => Mux1055.IN64
AVS_Address[6] => Mux1056.IN64
AVS_Address[6] => Mux1057.IN64
AVS_Address[6] => Mux1058.IN64
AVS_Address[6] => Mux1059.IN64
AVS_Address[6] => Mux1060.IN64
AVS_Address[6] => Mux1061.IN64
AVS_Address[6] => Mux1062.IN64
AVS_Address[6] => Mux1063.IN64
AVS_Address[6] => Mux1064.IN64
AVS_Address[6] => Mux1065.IN64
AVS_Address[6] => Mux1066.IN64
AVS_Address[6] => Mux1067.IN64
AVS_Address[6] => Mux1068.IN64
AVS_Address[6] => Mux1069.IN64
AVS_Address[6] => Mux1070.IN64
AVS_Address[6] => Mux1071.IN64
AVS_Address[6] => Mux1072.IN64
AVS_Address[6] => Mux1073.IN64
AVS_Address[6] => Mux1074.IN64
AVS_Address[6] => Mux1075.IN64
AVS_Address[6] => Mux1076.IN64
AVS_Address[6] => Mux1077.IN64
AVS_Address[6] => Mux1078.IN64
AVS_Address[6] => Mux1079.IN64
AVS_Address[6] => Mux1080.IN64
AVS_Address[6] => Mux1081.IN64
AVS_Address[6] => Mux1082.IN64
AVS_Address[6] => Mux1083.IN64
AVS_Address[6] => Mux1084.IN64
AVS_Address[6] => Mux1085.IN64
AVS_Address[6] => Mux1086.IN64
AVS_Address[6] => Mux1087.IN64
AVS_Address[6] => Mux1088.IN64
AVS_Address[6] => Mux1089.IN64
AVS_Address[6] => Mux1090.IN64
AVS_Address[6] => Mux1091.IN64
AVS_Address[6] => Mux1092.IN64
AVS_Address[6] => Mux1093.IN64
AVS_Address[6] => Mux1094.IN64
AVS_Address[6] => Mux1095.IN64
AVS_Address[6] => Mux1096.IN64
AVS_Address[6] => Mux1097.IN64
AVS_Address[6] => Mux1098.IN64
AVS_Address[6] => Mux1099.IN64
AVS_Address[6] => Mux1100.IN64
AVS_Address[6] => Mux1101.IN64
AVS_Address[6] => Mux1102.IN64
AVS_Address[6] => Mux1103.IN64
AVS_Address[6] => Mux1104.IN64
AVS_Address[6] => Mux1105.IN64
AVS_Address[6] => Mux1106.IN64
AVS_Address[6] => Mux1107.IN64
AVS_Address[6] => Mux1108.IN64
AVS_Address[6] => Mux1109.IN64
AVS_Address[6] => Mux1110.IN64
AVS_Address[6] => Mux1111.IN64
AVS_Address[6] => Mux1112.IN64
AVS_Address[6] => Mux1113.IN64
AVS_Address[6] => Mux1114.IN64
AVS_Address[6] => Mux1115.IN64
AVS_Address[6] => Mux1116.IN64
AVS_Address[6] => Mux1117.IN64
AVS_Address[6] => Mux1118.IN64
AVS_Address[6] => Mux1119.IN64
AVS_Address[6] => Mux1120.IN64
AVS_Address[6] => Mux1121.IN64
AVS_Address[6] => Mux1122.IN64
AVS_Address[6] => Mux1123.IN64
AVS_Address[6] => Mux1124.IN64
AVS_Address[6] => Mux1125.IN64
AVS_Address[6] => Mux1126.IN64
AVS_Address[6] => Mux1127.IN64
AVS_Address[6] => Mux1128.IN64
AVS_Address[6] => Mux1129.IN64
AVS_Address[6] => Mux1130.IN64
AVS_Address[6] => Mux1131.IN64
AVS_Address[6] => Mux1132.IN64
AVS_Address[6] => Mux1133.IN64
AVS_Address[6] => Mux1134.IN64
AVS_Address[6] => Mux1135.IN64
AVS_Address[6] => Mux1136.IN64
AVS_Address[6] => Mux1137.IN64
AVS_Address[6] => Mux1138.IN64
AVS_Address[6] => Mux1139.IN64
AVS_Address[6] => Mux1140.IN64
AVS_Address[6] => Mux1141.IN64
AVS_Address[6] => Mux1142.IN64
AVS_Address[6] => Mux1143.IN64
AVS_Address[6] => Mux1144.IN64
AVS_Address[6] => Mux1145.IN64
AVS_Address[6] => Mux1146.IN64
AVS_Address[6] => Mux1147.IN64
AVS_Address[6] => Mux1148.IN64
AVS_Address[6] => Mux1149.IN64
AVS_Address[6] => Mux1150.IN64
AVS_Address[6] => Mux1151.IN64
AVS_Address[6] => Mux1152.IN64
AVS_Address[6] => Mux1153.IN64
AVS_Address[6] => Mux1154.IN64
AVS_Address[6] => Mux1155.IN64
AVS_Address[6] => Mux1156.IN64
AVS_Address[6] => Mux1157.IN64
AVS_Address[6] => Mux1158.IN64
AVS_Address[6] => Mux1159.IN64
AVS_Address[6] => Mux1160.IN64
AVS_Address[6] => Mux1161.IN64
AVS_Address[6] => Mux1162.IN64
AVS_Address[6] => Mux1163.IN64
AVS_Address[6] => Mux1164.IN64
AVS_Address[6] => Mux1165.IN64
AVS_Address[6] => Mux1166.IN64
AVS_Address[6] => Mux1167.IN64
AVS_Address[6] => Mux1168.IN64
AVS_Address[6] => Mux1169.IN64
AVS_Address[6] => Mux1170.IN64
AVS_Address[6] => Mux1171.IN64
AVS_Address[6] => Mux1172.IN64
AVS_Address[6] => Mux1173.IN64
AVS_Address[6] => Mux1174.IN64
AVS_Address[6] => Mux1175.IN64
AVS_Address[6] => Mux1176.IN64
AVS_Address[6] => Mux1177.IN64
AVS_Address[6] => Mux1178.IN64
AVS_Address[6] => Mux1179.IN64
AVS_Address[6] => Mux1180.IN64
AVS_Address[6] => Mux1181.IN64
AVS_Address[6] => Mux1182.IN64
AVS_Address[6] => Mux1183.IN64
AVS_Address[6] => Mux1184.IN64
AVS_Address[6] => Mux1185.IN64
AVS_Address[6] => Mux1186.IN64
AVS_Address[6] => Mux1187.IN64
AVS_Address[6] => Mux1188.IN64
AVS_Address[6] => Mux1189.IN64
AVS_Address[6] => Mux1190.IN64
AVS_Address[6] => Mux1191.IN64
AVS_Address[6] => Mux1192.IN64
AVS_Address[6] => Mux1193.IN64
AVS_Address[6] => Mux1194.IN64
AVS_Address[6] => Mux1195.IN64
AVS_Address[6] => Mux1196.IN64
AVS_Address[6] => Mux1197.IN64
AVS_Address[6] => Mux1198.IN64
AVS_Address[6] => Mux1199.IN64
AVS_Address[6] => Mux1200.IN64
AVS_Address[6] => Mux1201.IN64
AVS_Address[6] => Mux1202.IN64
AVS_Address[6] => Mux1203.IN64
AVS_Address[6] => Mux1204.IN64
AVS_Address[6] => Mux1205.IN64
AVS_Address[6] => Mux1206.IN64
AVS_Address[6] => Mux1207.IN64
AVS_Address[6] => Mux1208.IN64
AVS_Address[6] => Mux1209.IN64
AVS_Address[6] => Mux1210.IN64
AVS_Address[6] => Mux1211.IN64
AVS_Address[6] => Mux1212.IN64
AVS_Address[6] => Mux1213.IN64
AVS_Address[6] => Mux1214.IN64
AVS_Address[6] => Mux1215.IN64
AVS_Address[6] => Mux1216.IN64
AVS_Address[6] => Mux1217.IN64
AVS_Address[6] => Mux1218.IN64
AVS_Address[6] => Mux1219.IN64
AVS_Address[6] => Mux1220.IN64
AVS_Address[6] => Mux1221.IN64
AVS_Address[6] => Mux1222.IN64
AVS_Address[6] => Mux1223.IN64
AVS_Address[6] => Mux1224.IN64
AVS_Address[6] => Mux1225.IN64
AVS_Address[6] => Mux1226.IN64
AVS_Address[6] => Mux1227.IN64
AVS_Address[6] => Mux1228.IN64
AVS_Address[6] => Mux1229.IN64
AVS_Address[6] => Mux1230.IN64
AVS_Address[6] => Mux1231.IN64
AVS_Address[6] => Mux1232.IN64
AVS_Address[6] => Mux1233.IN64
AVS_Address[6] => Mux1234.IN64
AVS_Address[6] => Mux1235.IN64
AVS_Address[6] => Mux1236.IN64
AVS_Address[6] => Mux1237.IN64
AVS_Address[6] => Mux1238.IN64
AVS_Address[6] => Mux1239.IN64
AVS_Address[6] => Mux1240.IN64
AVS_Address[6] => Mux1241.IN64
AVS_Address[6] => Mux1242.IN64
AVS_Address[6] => Mux1243.IN64
AVS_Address[6] => Mux1244.IN64
AVS_Address[6] => Mux1245.IN64
AVS_Address[6] => Mux1246.IN64
AVS_Address[6] => Mux1247.IN64
AVS_Address[6] => Mux1248.IN64
AVS_Address[6] => Mux1249.IN64
AVS_Address[6] => Mux1250.IN64
AVS_Address[6] => Mux1251.IN64
AVS_Address[6] => Mux1252.IN64
AVS_Address[6] => Mux1253.IN64
AVS_Address[6] => Mux1254.IN64
AVS_Address[6] => Mux1255.IN64
AVS_Address[6] => Mux1256.IN64
AVS_Address[6] => Mux1257.IN64
AVS_Address[6] => Mux1258.IN64
AVS_Address[6] => Mux1259.IN64
AVS_Address[6] => Mux1260.IN64
AVS_Address[6] => Mux1261.IN64
AVS_Address[6] => Mux1262.IN64
AVS_Address[6] => Mux1263.IN64
AVS_Address[6] => Mux1264.IN64
AVS_Address[6] => Mux1265.IN64
AVS_Address[6] => Mux1266.IN64
AVS_Address[6] => Mux1267.IN64
AVS_Address[6] => Mux1268.IN64
AVS_Address[6] => Mux1269.IN64
AVS_Address[6] => Mux1270.IN64
AVS_Address[6] => Mux1271.IN64
AVS_Address[6] => Mux1272.IN64
AVS_Address[6] => Mux1273.IN64
AVS_Address[6] => Mux1274.IN64
AVS_Address[6] => Mux1275.IN64
AVS_Address[6] => Mux1276.IN64
AVS_Address[6] => Mux1277.IN64
AVS_Address[6] => Mux1278.IN64
AVS_Address[6] => Mux1279.IN64
AVS_Address[6] => Mux1280.IN64
AVS_Address[6] => Mux1281.IN64
AVS_Address[6] => Mux1282.IN64
AVS_Address[6] => Mux1283.IN64
AVS_Address[6] => Mux1284.IN64
AVS_Address[6] => Mux1285.IN64
AVS_Address[6] => Mux1286.IN64
AVS_Address[6] => Mux1287.IN64
AVS_Address[6] => Mux1288.IN64
AVS_Address[6] => Mux1289.IN64
AVS_Address[6] => Mux1290.IN64
AVS_Address[6] => Mux1291.IN64
AVS_Address[6] => Mux1292.IN64
AVS_Address[6] => Mux1293.IN64
AVS_Address[6] => Mux1294.IN64
AVS_Address[6] => Mux1295.IN64
AVS_Address[6] => Mux1296.IN64
AVS_Address[6] => Mux1297.IN64
AVS_Address[6] => Mux1298.IN64
AVS_Address[6] => Mux1299.IN64
AVS_Address[6] => Mux1300.IN64
AVS_Address[6] => Mux1301.IN64
AVS_Address[6] => Mux1302.IN64
AVS_Address[6] => Mux1303.IN64
AVS_Address[6] => Mux1304.IN64
AVS_Address[6] => Mux1305.IN64
AVS_Address[6] => Mux1306.IN64
AVS_Address[6] => Mux1307.IN64
AVS_Address[6] => Mux1308.IN64
AVS_Address[6] => Mux1309.IN64
AVS_Address[6] => Mux1310.IN64
AVS_Address[6] => Mux1311.IN64
AVS_Address[6] => Mux1312.IN64
AVS_Address[6] => Mux1313.IN64
AVS_Address[6] => Mux1314.IN64
AVS_Address[6] => Mux1315.IN64
AVS_Address[6] => Mux1316.IN64
AVS_Address[6] => Mux1317.IN64
AVS_Address[6] => Mux1318.IN64
AVS_Address[6] => Mux1319.IN64
AVS_Address[6] => Mux1320.IN64
AVS_Address[6] => Mux1321.IN64
AVS_Address[6] => Mux1322.IN64
AVS_Address[6] => Mux1323.IN64
AVS_Address[6] => Mux1324.IN64
AVS_Address[6] => Mux1325.IN64
AVS_Address[6] => Mux1326.IN64
AVS_Address[6] => Mux1327.IN64
AVS_Address[6] => Mux1328.IN64
AVS_Address[6] => Mux1329.IN64
AVS_Address[6] => Mux1330.IN64
AVS_Address[6] => Mux1331.IN64
AVS_Address[6] => Mux1332.IN64
AVS_Address[6] => Mux1333.IN64
AVS_Address[6] => Mux1334.IN64
AVS_Address[6] => Mux1335.IN64
AVS_Address[6] => Mux1336.IN64
AVS_Address[6] => Mux1337.IN64
AVS_Address[6] => Mux1338.IN64
AVS_Address[6] => Mux1339.IN64
AVS_Address[6] => Mux1340.IN64
AVS_Address[6] => Mux1341.IN64
AVS_Address[6] => Mux1342.IN64
AVS_Address[6] => Mux1343.IN64
AVS_Address[6] => Mux1344.IN64
AVS_Address[6] => Mux1345.IN64
AVS_Address[6] => Mux1346.IN64
AVS_Address[6] => Mux1347.IN64
AVS_Address[6] => Mux1348.IN64
AVS_Address[6] => Mux1349.IN64
AVS_Address[6] => Mux1350.IN64
AVS_Address[6] => Mux1351.IN64
AVS_Address[6] => Mux1352.IN64
AVS_Address[6] => Mux1353.IN64
AVS_Address[6] => Mux1354.IN64
AVS_Address[6] => Mux1355.IN64
AVS_Address[6] => Mux1356.IN64
AVS_Address[6] => Mux1357.IN64
AVS_Address[6] => Mux1358.IN64
AVS_Address[6] => Mux1359.IN64
AVS_Address[6] => Mux1360.IN64
AVS_Address[6] => Mux1361.IN64
AVS_Address[6] => Mux1362.IN64
AVS_Address[6] => Mux1363.IN64
AVS_Address[6] => Mux1364.IN64
AVS_Address[6] => Mux1365.IN64
AVS_Address[6] => Mux1366.IN64
AVS_Address[6] => Mux1367.IN64
AVS_Address[6] => Mux1368.IN64
AVS_Address[6] => Mux1369.IN64
AVS_Address[6] => Mux1370.IN64
AVS_Address[6] => Mux1371.IN64
AVS_Address[6] => Mux1372.IN64
AVS_Address[6] => Mux1373.IN64
AVS_Address[6] => Mux1374.IN64
AVS_Address[6] => Mux1375.IN64
AVS_Address[6] => Mux1376.IN64
AVS_Address[6] => Mux1377.IN64
AVS_Address[6] => Mux1378.IN64
AVS_Address[6] => Mux1379.IN64
AVS_Address[6] => Mux1380.IN64
AVS_Address[6] => Mux1381.IN64
AVS_Address[6] => Mux1382.IN64
AVS_Address[6] => Mux1383.IN64
AVS_Address[6] => Mux1384.IN64
AVS_Address[6] => Mux1385.IN64
AVS_Address[6] => Mux1386.IN64
AVS_Address[6] => Mux1387.IN64
AVS_Address[6] => Mux1388.IN64
AVS_Address[6] => Mux1389.IN64
AVS_Address[6] => Mux1390.IN64
AVS_Address[6] => Mux1391.IN64
AVS_Address[6] => Mux1392.IN64
AVS_Address[6] => Mux1393.IN64
AVS_Address[6] => Mux1394.IN64
AVS_Address[6] => Mux1395.IN64
AVS_Address[6] => Mux1396.IN64
AVS_Address[6] => Mux1397.IN64
AVS_Address[6] => Mux1398.IN64
AVS_Address[6] => Mux1399.IN64
AVS_Address[6] => Mux1400.IN64
AVS_Address[6] => Mux1401.IN64
AVS_Address[6] => Mux1402.IN64
AVS_Address[6] => Mux1403.IN64
AVS_Address[6] => Mux1404.IN64
AVS_Address[6] => Mux1405.IN64
AVS_Address[6] => Mux1406.IN64
AVS_Address[6] => Mux1407.IN64
AVS_Address[6] => Mux1408.IN64
AVS_Address[6] => Mux1409.IN64
AVS_Address[6] => Mux1410.IN64
AVS_Address[6] => Mux1411.IN64
AVS_Address[6] => Mux1412.IN64
AVS_Address[6] => Mux1413.IN64
AVS_Address[6] => Mux1414.IN64
AVS_Address[6] => Mux1415.IN64
AVS_Address[6] => Mux1416.IN64
AVS_Address[6] => Mux1417.IN64
AVS_Address[6] => Mux1418.IN64
AVS_Address[6] => Mux1419.IN64
AVS_Address[6] => Mux1420.IN64
AVS_Address[6] => Mux1421.IN64
AVS_Address[6] => Mux1422.IN64
AVS_Address[6] => Mux1423.IN64
AVS_Address[6] => Mux1424.IN64
AVS_Address[6] => Mux1425.IN64
AVS_Address[6] => Mux1426.IN64
AVS_Address[6] => Mux1427.IN64
AVS_Address[6] => Mux1428.IN64
AVS_Address[6] => Mux1429.IN64
AVS_Address[6] => Mux1430.IN64
AVS_Address[6] => Mux1431.IN64
AVS_Address[6] => Mux1432.IN64
AVS_Address[6] => Mux1433.IN64
AVS_Address[6] => Mux1434.IN64
AVS_Address[6] => Mux1435.IN64
AVS_Address[6] => Mux1436.IN64
AVS_Address[6] => Mux1437.IN64
AVS_Address[6] => Mux1438.IN64
AVS_Address[6] => Mux1439.IN64
AVS_Address[6] => Mux1440.IN64
AVS_Address[6] => Mux1441.IN64
AVS_Address[6] => Mux1442.IN64
AVS_Address[6] => Mux1443.IN64
AVS_Address[6] => Mux1444.IN64
AVS_Address[6] => Mux1445.IN64
AVS_Address[6] => Mux1446.IN64
AVS_Address[6] => Mux1447.IN64
AVS_Address[6] => Mux1448.IN64
AVS_Address[6] => Mux1449.IN64
AVS_Address[6] => Mux1450.IN64
AVS_Address[6] => Mux1451.IN64
AVS_Address[6] => Mux1452.IN64
AVS_Address[6] => Mux1453.IN64
AVS_Address[6] => Mux1454.IN64
AVS_Address[6] => Mux1455.IN64
AVS_Address[6] => Mux1456.IN64
AVS_Address[6] => Mux1457.IN64
AVS_Address[6] => Mux1458.IN64
AVS_Address[6] => Mux1459.IN64
AVS_Address[6] => Mux1460.IN64
AVS_Address[6] => Mux1461.IN64
AVS_Address[6] => Mux1462.IN64
AVS_Address[6] => Mux1463.IN64
AVS_Address[6] => Mux1464.IN64
AVS_Address[6] => Mux1465.IN64
AVS_Address[6] => Mux1466.IN64
AVS_Address[6] => Mux1467.IN64
AVS_Address[6] => Mux1468.IN64
AVS_Address[6] => Mux1469.IN64
AVS_Address[6] => Mux1470.IN64
AVS_Address[6] => Mux1471.IN64
AVS_Address[6] => Mux1472.IN64
AVS_Address[6] => Mux1473.IN64
AVS_Address[6] => Mux1474.IN64
AVS_Address[6] => Mux1475.IN64
AVS_Address[6] => Mux1476.IN64
AVS_Address[6] => Mux1477.IN64
AVS_Address[6] => Mux1478.IN64
AVS_Address[6] => Mux1479.IN64
AVS_Address[6] => Mux1480.IN64
AVS_Address[6] => Mux1481.IN64
AVS_Address[6] => Mux1482.IN64
AVS_Address[6] => Mux1483.IN64
AVS_Address[6] => Mux1484.IN64
AVS_Address[6] => Mux1485.IN64
AVS_Address[6] => Mux1486.IN64
AVS_Address[6] => Mux1487.IN64
AVS_Address[6] => Mux1488.IN64
AVS_Address[6] => Mux1489.IN64
AVS_Address[6] => Mux1490.IN64
AVS_Address[6] => Mux1491.IN64
AVS_Address[6] => Mux1492.IN64
AVS_Address[6] => Mux1493.IN64
AVS_Address[6] => Mux1494.IN64
AVS_Address[6] => Mux1495.IN64
AVS_Address[6] => Mux1496.IN64
AVS_Address[6] => Mux1497.IN64
AVS_Address[6] => Mux1498.IN64
AVS_Address[6] => Mux1499.IN64
AVS_Address[6] => Mux1500.IN64
AVS_Address[6] => Mux1501.IN64
AVS_Address[6] => Mux1502.IN64
AVS_Address[6] => Mux1503.IN64
AVS_Address[6] => Mux1504.IN64
AVS_Address[6] => Mux1505.IN64
AVS_Address[6] => Mux1506.IN64
AVS_Address[6] => Mux1507.IN64
AVS_Address[6] => Mux1508.IN64
AVS_Address[6] => Mux1509.IN64
AVS_Address[6] => Mux1510.IN64
AVS_Address[6] => Mux1511.IN64
AVS_Address[6] => Mux1512.IN64
AVS_Address[6] => Mux1513.IN64
AVS_Address[6] => Mux1514.IN64
AVS_Address[6] => Mux1515.IN64
AVS_Address[6] => Mux1516.IN64
AVS_Address[6] => Mux1517.IN64
AVS_Address[6] => Mux1518.IN64
AVS_Address[6] => Mux1519.IN64
AVS_Address[6] => Mux1520.IN64
AVS_Address[6] => Mux1521.IN64
AVS_Address[6] => Mux1522.IN64
AVS_Address[6] => Mux1523.IN64
AVS_Address[6] => Mux1524.IN64
AVS_Address[6] => Mux1525.IN64
AVS_Address[6] => Mux1526.IN64
AVS_Address[6] => Mux1527.IN64
AVS_Address[6] => Mux1528.IN64
AVS_Address[6] => Mux1529.IN64
AVS_Address[6] => Mux1530.IN64
AVS_Address[6] => Mux1531.IN64
AVS_Address[6] => Mux1532.IN64
AVS_Address[6] => Mux1533.IN64
AVS_Address[6] => Mux1534.IN64
AVS_Address[6] => Mux1535.IN64
AVS_Address[6] => Mux1536.IN64
AVS_Address[6] => Mux1537.IN64
AVS_Address[6] => Mux1538.IN64
AVS_Address[6] => Mux1539.IN64
AVS_Address[6] => Mux1540.IN64
AVS_Address[6] => Mux1541.IN64
AVS_Address[6] => Mux1542.IN64
AVS_Address[6] => Mux1543.IN64
AVS_Address[6] => Mux1544.IN64
AVS_Address[6] => Mux1545.IN64
AVS_Address[6] => Mux1546.IN64
AVS_Address[6] => Mux1547.IN64
AVS_Address[6] => Mux1548.IN64
AVS_Address[6] => Mux1549.IN64
AVS_Address[6] => Mux1550.IN64
AVS_Address[6] => Mux1551.IN64
AVS_Address[6] => Mux1552.IN64
AVS_Address[6] => Mux1553.IN64
AVS_Address[6] => Mux1554.IN64
AVS_Address[6] => Mux1555.IN64
AVS_Address[6] => Mux1556.IN64
AVS_Address[6] => Mux1557.IN64
AVS_Address[6] => Mux1558.IN64
AVS_Address[6] => Mux1559.IN64
AVS_Address[6] => Mux1560.IN64
AVS_Address[6] => Mux1561.IN64
AVS_Address[6] => Mux1562.IN64
AVS_Address[6] => Mux1563.IN64
AVS_Address[6] => Mux1564.IN64
AVS_Address[6] => Mux1565.IN64
AVS_Address[6] => Mux1566.IN64
AVS_Address[6] => Mux1567.IN64
AVS_Address[6] => Mux1568.IN64
AVS_Address[6] => Mux1569.IN64
AVS_Address[6] => Mux1570.IN64
AVS_Address[6] => Mux1571.IN64
AVS_Address[6] => Mux1572.IN64
AVS_Address[6] => Mux1573.IN64
AVS_Address[6] => Mux1574.IN64
AVS_Address[6] => Mux1575.IN64
AVS_Address[6] => Mux1576.IN64
AVS_Address[6] => Mux1577.IN64
AVS_Address[6] => Mux1578.IN64
AVS_Address[6] => Mux1579.IN64
AVS_Address[6] => Mux1580.IN64
AVS_Address[6] => Mux1581.IN64
AVS_Address[6] => Mux1582.IN64
AVS_Address[6] => Mux1583.IN64
AVS_Address[6] => Mux1584.IN64
AVS_Address[6] => Mux1585.IN64
AVS_Address[6] => Mux1586.IN64
AVS_Address[6] => Mux1587.IN64
AVS_Address[6] => Mux1588.IN64
AVS_Address[6] => Mux1589.IN64
AVS_Address[6] => Mux1590.IN64
AVS_Address[6] => Mux1591.IN64
AVS_Address[6] => Mux1592.IN64
AVS_Address[6] => Mux1593.IN64
AVS_Address[6] => Mux1594.IN64
AVS_Address[6] => Mux1595.IN64
AVS_Address[6] => Mux1596.IN64
AVS_Address[6] => Mux1597.IN64
AVS_Address[6] => Mux1598.IN64
AVS_Address[6] => Mux1599.IN64
AVS_Address[6] => Mux1600.IN64
AVS_Address[6] => Mux1601.IN64
AVS_Address[6] => Mux1602.IN64
AVS_Address[6] => Mux1603.IN64
AVS_Address[6] => Mux1604.IN64
AVS_Address[6] => Mux1605.IN64
AVS_Address[6] => Mux1606.IN64
AVS_Address[6] => Mux1607.IN64
AVS_Address[6] => Mux1608.IN64
AVS_Address[6] => Mux1609.IN64
AVS_Address[6] => Mux1610.IN64
AVS_Address[6] => Mux1611.IN64
AVS_Address[6] => Mux1612.IN64
AVS_Address[6] => Mux1613.IN64
AVS_Address[6] => Mux1614.IN64
AVS_Address[6] => Mux1615.IN64
AVS_Address[6] => Mux1616.IN64
AVS_Address[6] => Mux1617.IN64
AVS_Address[6] => Mux1618.IN64
AVS_Address[6] => Mux1619.IN64
AVS_Address[6] => Mux1620.IN64
AVS_Address[6] => Mux1621.IN64
AVS_Address[6] => Mux1622.IN64
AVS_Address[6] => Mux1623.IN64
AVS_Address[6] => Mux1624.IN64
AVS_Address[6] => Mux1625.IN64
AVS_Address[6] => Mux1626.IN64
AVS_Address[6] => Mux1627.IN64
AVS_Address[6] => Mux1628.IN64
AVS_Address[6] => Mux1629.IN64
AVS_Address[6] => Mux1630.IN64
AVS_Address[6] => Mux1631.IN64
AVS_Address[6] => Mux1632.IN64
AVS_Address[6] => Mux1633.IN64
AVS_Address[6] => Mux1634.IN64
AVS_Address[6] => Mux1635.IN64
AVS_Address[6] => Mux1636.IN64
AVS_Address[6] => Mux1637.IN64
AVS_Address[6] => Mux1638.IN64
AVS_Address[6] => Mux1639.IN64
AVS_Address[6] => Mux1640.IN64
AVS_Address[6] => Mux1641.IN64
AVS_Address[6] => Mux1642.IN64
AVS_Address[6] => Mux1643.IN64
AVS_Address[6] => Mux1644.IN64
AVS_Address[6] => Mux1645.IN64
AVS_Address[6] => Mux1646.IN64
AVS_Address[6] => Mux1647.IN64
AVS_Address[6] => Mux1648.IN64
AVS_Address[6] => Mux1649.IN64
AVS_Address[6] => Mux1650.IN64
AVS_Address[6] => Mux1651.IN64
AVS_Address[6] => Mux1652.IN64
AVS_Address[6] => Mux1653.IN64
AVS_Address[6] => Mux1654.IN64
AVS_Address[6] => Mux1655.IN64
AVS_Address[6] => Mux1656.IN64
AVS_Address[6] => Mux1657.IN64
AVS_Address[6] => Mux1658.IN64
AVS_Address[6] => Mux1659.IN64
AVS_Address[6] => Mux1660.IN64
AVS_Address[6] => Mux1661.IN64
AVS_Address[6] => Mux1662.IN64
AVS_Address[6] => Mux1663.IN64
AVS_Address[6] => Mux1664.IN64
AVS_Address[6] => Mux1665.IN64
AVS_Address[6] => Mux1666.IN64
AVS_Address[6] => Mux1667.IN64
AVS_Address[6] => Mux1668.IN64
AVS_Address[6] => Mux1669.IN64
AVS_Address[6] => Mux1670.IN64
AVS_Address[6] => Mux1671.IN64
AVS_Address[6] => Mux1672.IN64
AVS_Address[6] => Mux1673.IN64
AVS_Address[6] => Mux1674.IN64
AVS_Address[6] => Mux1675.IN64
AVS_Address[6] => Mux1676.IN64
AVS_Address[6] => Mux1677.IN64
AVS_Address[6] => Mux1678.IN64
AVS_Address[6] => Mux1679.IN64
AVS_Address[6] => Mux1680.IN64
AVS_Address[6] => Mux1681.IN64
AVS_Address[6] => Mux1682.IN64
AVS_Address[6] => Mux1683.IN64
AVS_Address[6] => Mux1684.IN64
AVS_Address[6] => Mux1685.IN64
AVS_Address[6] => Mux1686.IN64
AVS_Address[6] => Mux1687.IN64
AVS_Address[6] => Mux1688.IN64
AVS_Address[6] => Mux1689.IN64
AVS_Address[6] => Mux1690.IN64
AVS_Address[6] => Mux1691.IN64
AVS_Address[6] => Mux1692.IN64
AVS_Address[6] => Mux1693.IN64
AVS_Address[6] => Mux1694.IN64
AVS_Address[6] => Mux1695.IN64
AVS_Address[6] => Mux1696.IN64
AVS_Address[6] => Mux1697.IN64
AVS_Address[6] => Mux1698.IN64
AVS_Address[6] => Mux1699.IN64
AVS_Address[6] => Mux1700.IN64
AVS_Address[6] => Mux1701.IN64
AVS_Address[6] => Mux1702.IN64
AVS_Address[6] => Mux1703.IN64
AVS_Address[6] => Mux1704.IN64
AVS_Address[6] => Mux1705.IN64
AVS_Address[6] => Mux1706.IN64
AVS_Address[6] => Mux1707.IN64
AVS_Address[6] => Mux1708.IN64
AVS_Address[6] => Mux1709.IN64
AVS_Address[6] => Mux1710.IN64
AVS_Address[6] => Mux1711.IN64
AVS_Address[6] => Mux1712.IN64
AVS_Address[6] => Mux1713.IN64
AVS_Address[6] => Mux1714.IN64
AVS_Address[6] => Mux1715.IN64
AVS_Address[6] => Mux1716.IN64
AVS_Address[6] => Mux1717.IN64
AVS_Address[6] => Mux1718.IN64
AVS_Address[6] => Mux1719.IN64
AVS_Address[6] => Mux1720.IN64
AVS_Address[6] => Mux1721.IN64
AVS_Address[6] => Mux1722.IN64
AVS_Address[6] => Mux1723.IN64
AVS_Address[6] => Mux1724.IN64
AVS_Address[6] => Mux1725.IN64
AVS_Address[6] => Mux1726.IN64
AVS_Address[6] => Mux1727.IN64
AVS_Address[6] => Mux1728.IN64
AVS_Address[6] => Mux1729.IN64
AVS_Address[6] => Mux1730.IN64
AVS_Address[6] => Mux1731.IN64
AVS_Address[6] => Mux1732.IN64
AVS_Address[6] => Mux1733.IN64
AVS_Address[6] => Mux1734.IN64
AVS_Address[6] => Mux1735.IN64
AVS_Address[6] => Mux1736.IN64
AVS_Address[6] => Mux1737.IN64
AVS_Address[6] => Mux1738.IN64
AVS_Address[6] => Mux1739.IN64
AVS_Address[6] => Mux1740.IN64
AVS_Address[6] => Mux1741.IN64
AVS_Address[6] => Mux1742.IN64
AVS_Address[6] => Mux1743.IN64
AVS_Address[6] => Mux1744.IN64
AVS_Address[6] => Mux1745.IN64
AVS_Address[6] => Mux1746.IN64
AVS_Address[6] => Mux1747.IN64
AVS_Address[6] => Mux1748.IN64
AVS_Address[6] => Mux1749.IN64
AVS_Address[6] => Mux1750.IN64
AVS_Address[6] => Mux1751.IN64
AVS_Address[6] => Mux1752.IN64
AVS_Address[6] => Mux1753.IN64
AVS_Address[6] => Mux1754.IN64
AVS_Address[6] => Mux1755.IN64
AVS_Address[6] => Mux1756.IN64
AVS_Address[6] => Mux1757.IN64
AVS_Address[6] => Mux1758.IN64
AVS_Address[6] => Mux1759.IN64
AVS_Address[6] => Mux1760.IN64
AVS_Address[6] => Mux1761.IN64
AVS_Address[6] => Mux1762.IN64
AVS_Address[6] => Mux1763.IN64
AVS_Address[6] => Mux1764.IN64
AVS_Address[6] => Mux1765.IN64
AVS_Address[6] => Mux1766.IN64
AVS_Address[6] => Mux1767.IN64
AVS_Address[6] => Mux1768.IN64
AVS_Address[6] => Mux1769.IN64
AVS_Address[6] => Mux1770.IN64
AVS_Address[6] => Mux1771.IN64
AVS_Address[6] => Mux1772.IN64
AVS_Address[6] => Mux1773.IN64
AVS_Address[6] => Mux1774.IN64
AVS_Address[6] => Mux1775.IN64
AVS_Address[6] => Mux1776.IN64
AVS_Address[6] => Mux1777.IN64
AVS_Address[6] => Mux1778.IN64
AVS_Address[6] => Mux1779.IN64
AVS_Address[6] => Mux1780.IN64
AVS_Address[6] => Mux1781.IN64
AVS_Address[6] => Mux1782.IN64
AVS_Address[6] => Mux1783.IN64
AVS_Address[6] => Mux1784.IN64
AVS_Address[6] => Mux1785.IN64
AVS_Address[6] => Mux1786.IN64
AVS_Address[6] => Mux1787.IN64
AVS_Address[6] => Mux1788.IN64
AVS_Address[6] => Mux1789.IN64
AVS_Address[6] => Mux1790.IN64
AVS_Address[6] => Mux1791.IN64
AVS_Address[6] => Mux1792.IN64
AVS_Address[6] => Mux1793.IN64
AVS_Address[6] => Mux1794.IN64
AVS_Address[6] => Mux1795.IN64
AVS_Address[6] => Mux1796.IN64
AVS_Address[6] => Mux1797.IN64
AVS_Address[6] => Mux1798.IN64
AVS_Address[6] => Mux1799.IN64
AVS_Address[6] => Mux1800.IN64
AVS_Address[6] => Mux1801.IN64
AVS_Address[6] => Mux1802.IN64
AVS_Address[6] => Mux1803.IN64
AVS_Address[6] => Mux1804.IN64
AVS_Address[6] => Mux1805.IN64
AVS_Address[6] => Mux1806.IN64
AVS_Address[6] => Mux1807.IN64
AVS_Address[6] => Mux1808.IN64
AVS_Address[6] => Mux1809.IN64
AVS_Address[6] => Mux1810.IN64
AVS_Address[6] => Mux1811.IN64
AVS_Address[6] => Mux1812.IN64
AVS_Address[6] => Mux1813.IN64
AVS_Address[6] => Mux1814.IN64
AVS_Address[6] => Mux1815.IN64
AVS_Address[6] => Mux1816.IN64
AVS_Address[6] => Mux1817.IN64
AVS_Address[6] => Mux1818.IN64
AVS_Address[6] => Mux1819.IN64
AVS_Address[6] => Mux1820.IN64
AVS_Address[6] => Mux1821.IN64
AVS_Address[6] => Mux1822.IN64
AVS_Address[6] => Mux1823.IN64
AVS_Address[6] => Mux1824.IN64
AVS_Address[6] => Mux1825.IN64
AVS_Address[6] => Mux1826.IN64
AVS_Address[6] => Mux1827.IN64
AVS_Address[6] => Mux1828.IN64
AVS_Address[6] => Mux1829.IN64
AVS_Address[6] => Mux1830.IN64
AVS_Address[6] => Mux1831.IN64
AVS_Address[6] => Mux1832.IN64
AVS_Address[6] => Mux1833.IN64
AVS_Address[6] => Mux1834.IN64
AVS_Address[6] => Mux1835.IN64
AVS_Address[6] => Mux1836.IN64
AVS_Address[6] => Mux1837.IN64
AVS_Address[6] => Mux1838.IN64
AVS_Address[6] => Mux1839.IN64
AVS_Address[6] => Mux1840.IN64
AVS_Address[6] => Mux1841.IN64
AVS_Address[6] => Mux1842.IN64
AVS_Address[6] => Mux1843.IN64
AVS_Address[6] => Mux1844.IN64
AVS_Address[6] => Mux1845.IN64
AVS_Address[6] => Mux1846.IN64
AVS_Address[6] => Mux1847.IN64
AVS_Address[6] => Mux1848.IN64
AVS_Address[6] => Mux1849.IN64
AVS_Address[6] => Mux1850.IN64
AVS_Address[6] => Mux1851.IN64
AVS_Address[6] => Mux1852.IN64
AVS_Address[6] => Mux1853.IN64
AVS_Address[6] => Mux1854.IN64
AVS_Address[6] => Mux1855.IN64
AVS_Address[6] => Mux1856.IN64
AVS_Address[6] => Mux1857.IN64
AVS_Address[6] => Mux1858.IN64
AVS_Address[6] => Mux1859.IN64
AVS_Address[6] => Mux1860.IN64
AVS_Address[6] => Mux1861.IN64
AVS_Address[6] => Mux1862.IN64
AVS_Address[6] => Mux1863.IN64
AVS_Address[6] => Mux1864.IN64
AVS_Address[6] => Mux1865.IN64
AVS_Address[6] => Mux1866.IN64
AVS_Address[6] => Mux1867.IN64
AVS_Address[6] => Mux1868.IN64
AVS_Address[6] => Mux1869.IN64
AVS_Address[6] => Mux1870.IN64
AVS_Address[6] => Mux1871.IN64
AVS_Address[6] => Mux1872.IN64
AVS_Address[6] => Mux1873.IN64
AVS_Address[6] => Mux1874.IN64
AVS_Address[6] => Mux1875.IN64
AVS_Address[6] => Mux1876.IN64
AVS_Address[6] => Mux1877.IN64
AVS_Address[6] => Mux1878.IN64
AVS_Address[6] => Mux1879.IN64
AVS_Address[6] => Mux1880.IN64
AVS_Address[6] => Mux1881.IN64
AVS_Address[6] => Mux1882.IN64
AVS_Address[6] => Mux1883.IN64
AVS_Address[6] => Mux1884.IN64
AVS_Address[6] => Mux1885.IN64
AVS_Address[6] => Mux1886.IN64
AVS_Address[6] => Mux1887.IN64
AVS_Address[6] => Mux1888.IN64
AVS_Address[6] => Mux1889.IN64
AVS_Address[6] => Mux1890.IN64
AVS_Address[6] => Mux1891.IN64
AVS_Address[6] => Mux1892.IN64
AVS_Address[6] => Mux1893.IN64
AVS_Address[6] => Mux1894.IN64
AVS_Address[6] => Mux1895.IN64
AVS_Address[6] => Mux1896.IN64
AVS_Address[6] => Mux1897.IN64
AVS_Address[6] => Mux1898.IN64
AVS_Address[6] => Mux1899.IN64
AVS_Address[6] => Mux1900.IN64
AVS_Address[6] => Mux1901.IN64
AVS_Address[6] => Mux1902.IN64
AVS_Address[6] => Mux1903.IN64
AVS_Address[6] => Mux1904.IN64
AVS_Address[6] => Mux1905.IN64
AVS_Address[6] => Mux1906.IN64
AVS_Address[6] => Mux1907.IN64
AVS_Address[6] => Mux1908.IN64
AVS_Address[6] => Mux1909.IN64
AVS_Address[6] => Mux1910.IN64
AVS_Address[6] => Mux1911.IN64
AVS_Address[6] => Mux1912.IN64
AVS_Address[6] => Mux1913.IN64
AVS_Address[6] => Mux1914.IN64
AVS_Address[6] => Mux1915.IN64
AVS_Address[6] => Mux1916.IN64
AVS_Address[6] => Mux1917.IN64
AVS_Address[6] => Mux1918.IN64
AVS_Address[6] => Mux1919.IN64
AVS_Address[6] => Mux1920.IN64
AVS_Address[6] => Mux1921.IN64
AVS_Address[6] => Mux1922.IN64
AVS_Address[6] => Mux1923.IN64
AVS_Address[6] => Mux1924.IN64
AVS_Address[6] => Mux1925.IN64
AVS_Address[6] => Mux1926.IN64
AVS_Address[6] => Mux1927.IN64
AVS_Address[6] => Mux1928.IN64
AVS_Address[6] => Mux1929.IN64
AVS_Address[6] => Mux1930.IN64
AVS_Address[6] => Mux1931.IN64
AVS_Address[6] => Mux1932.IN64
AVS_Address[6] => Mux1933.IN64
AVS_Address[6] => Mux1934.IN64
AVS_Address[6] => Mux1935.IN64
AVS_Address[6] => Mux1936.IN64
AVS_Address[6] => Mux1937.IN64
AVS_Address[6] => Mux1938.IN64
AVS_Address[6] => Mux1939.IN64
AVS_Address[6] => Mux1940.IN64
AVS_Address[6] => Mux1941.IN64
AVS_Address[6] => Mux1942.IN64
AVS_Address[6] => Mux1943.IN64
AVS_Address[6] => Mux1944.IN64
AVS_Address[6] => Mux1945.IN64
AVS_Address[6] => Mux1946.IN64
AVS_Address[6] => Mux1947.IN64
AVS_Address[6] => Mux1948.IN64
AVS_Address[6] => Mux1949.IN64
AVS_Address[6] => Mux1950.IN64
AVS_Address[6] => Mux1951.IN64
AVS_Address[6] => Mux1952.IN64
AVS_Address[6] => Mux1953.IN64
AVS_Address[6] => Mux1954.IN64
AVS_Address[6] => Mux1955.IN64
AVS_Address[6] => Mux1956.IN64
AVS_Address[6] => Mux1957.IN64
AVS_Address[6] => Mux1958.IN64
AVS_Address[6] => Mux1959.IN64
AVS_Address[6] => Mux1960.IN64
AVS_Address[6] => Mux1961.IN64
AVS_Address[6] => Mux1962.IN64
AVS_Address[6] => Mux1963.IN64
AVS_Address[6] => Mux1964.IN64
AVS_Address[6] => Mux1965.IN64
AVS_Address[6] => Mux1966.IN64
AVS_Address[6] => Mux1967.IN64
AVS_Address[6] => Mux1968.IN64
AVS_Address[6] => Mux1969.IN64
AVS_Address[6] => Mux1970.IN64
AVS_Address[6] => Mux1971.IN64
AVS_Address[6] => Mux1972.IN64
AVS_Address[6] => Mux1973.IN64
AVS_Address[6] => Mux1974.IN64
AVS_Address[6] => Mux1975.IN64
AVS_Address[6] => Mux1976.IN64
AVS_Address[6] => Mux1977.IN64
AVS_Address[6] => Mux1978.IN64
AVS_Address[6] => Mux1979.IN64
AVS_Address[6] => Mux1980.IN64
AVS_Address[6] => Mux1981.IN64
AVS_Address[6] => Mux1982.IN64
AVS_Address[6] => Mux1983.IN64
AVS_Address[6] => Mux1984.IN64
AVS_Address[6] => Mux1985.IN64
AVS_Address[6] => Mux1986.IN64
AVS_Address[6] => Mux1987.IN64
AVS_Address[6] => Mux1988.IN64
AVS_Address[6] => Mux1989.IN64
AVS_Address[6] => Mux1990.IN64
AVS_Address[6] => Mux1991.IN64
AVS_Address[6] => Mux1992.IN64
AVS_Address[6] => Mux1993.IN64
AVS_Address[6] => Mux1994.IN64
AVS_Address[6] => Mux1995.IN64
AVS_Address[6] => Mux1996.IN64
AVS_Address[6] => Mux1997.IN64
AVS_Address[6] => Mux1998.IN64
AVS_Address[6] => Mux1999.IN64
AVS_Address[6] => Mux2000.IN64
AVS_Address[6] => Mux2001.IN64
AVS_Address[6] => Mux2002.IN64
AVS_Address[6] => Mux2003.IN64
AVS_Address[6] => Mux2004.IN64
AVS_Address[6] => Mux2005.IN64
AVS_Address[6] => Mux2006.IN64
AVS_Address[6] => Mux2007.IN64
AVS_Address[6] => Mux2008.IN64
AVS_Address[6] => Mux2009.IN64
AVS_Address[6] => Mux2010.IN64
AVS_Address[6] => Mux2011.IN64
AVS_Address[6] => Mux2012.IN64
AVS_Address[6] => Mux2013.IN64
AVS_Address[6] => Mux2014.IN64
AVS_Address[6] => Mux2015.IN64
AVS_Address[6] => Mux2016.IN64
AVS_Address[6] => Mux2017.IN64
AVS_Address[6] => Equal0.IN1
AVS_Address[6] => Equal1.IN1
AVS_Address[6] => Equal2.IN1
AVS_Address[6] => Equal3.IN1
AVS_Address[6] => Equal4.IN1
AVS_Address[6] => Equal5.IN1
AVS_Address[6] => Equal6.IN1
AVS_Address[6] => Equal7.IN1
AVS_Address[6] => Equal8.IN1
AVS_Address[6] => Equal9.IN1
AVS_Address[6] => Equal10.IN1
AVS_Address[6] => Equal11.IN1
AVS_Address[6] => Equal12.IN1
AVS_Address[6] => Equal13.IN1
AVS_Address[6] => Equal14.IN1
AVS_Address[6] => Equal15.IN1
AVS_Address[6] => Equal16.IN1
AVS_Address[6] => Equal17.IN1
AVS_Address[6] => Equal18.IN1
AVS_Address[6] => Equal19.IN1
AVS_Address[6] => Equal20.IN1
AVS_Address[6] => Equal21.IN1
AVS_Address[6] => Equal22.IN1
AVS_Address[6] => Equal23.IN1
AVS_Address[6] => Equal24.IN1
AVS_Address[6] => Equal25.IN1
AVS_Address[6] => Equal26.IN1
AVS_Address[6] => Equal27.IN1
AVS_Address[6] => Equal28.IN1
AVS_Address[6] => Equal29.IN1
AVS_Address[6] => Equal30.IN1
AVS_Address[6] => Equal31.IN1
AVS_Address[6] => Equal32.IN1
AVS_Address[6] => Equal33.IN1
AVS_Address[6] => Equal34.IN1
AVS_Address[6] => Equal35.IN1
AVS_Address[6] => Equal36.IN1
AVS_Address[6] => Equal37.IN1
AVS_Address[6] => Equal38.IN1
AVS_Address[6] => Equal39.IN1
AVS_Address[6] => Equal40.IN1
AVS_Address[6] => Equal41.IN1
AVS_Address[6] => Equal42.IN1
AVS_Address[6] => Equal43.IN1
AVS_Address[6] => Equal44.IN1
AVS_Address[6] => Equal45.IN1
AVS_Address[6] => Equal46.IN1
AVS_Address[6] => Equal47.IN1
AVS_Address[6] => Equal48.IN7
AVS_Address[6] => Equal49.IN6
AVS_Address[6] => Equal50.IN6
AVS_Address[6] => Equal51.IN5
AVS_Address[6] => Equal52.IN6
AVS_Address[6] => Equal53.IN5
AVS_Address[6] => Equal54.IN5
AVS_Address[6] => Equal55.IN4
AVS_Address[6] => Equal56.IN6
AVS_Address[6] => Equal57.IN5
AVS_Address[6] => Equal58.IN5
AVS_Address[6] => Equal59.IN4
AVS_Address[6] => Equal60.IN5
AVS_Address[6] => Equal61.IN0
AVS_Address[6] => Equal62.IN0
AVS_Address[6] => Equal63.IN0
AVS_Address[6] => Equal64.IN0
AVS_Address[6] => Equal65.IN0
AVS_Address[6] => Equal66.IN0
AVS_Address[6] => Equal67.IN0
AVS_Address[6] => Equal68.IN0
AVS_Address[6] => Equal69.IN0
AVS_Address[6] => Equal70.IN0
AVS_Address[6] => Equal71.IN0
AVS_Address[6] => Equal72.IN0
AVS_Address[6] => Equal73.IN0
AVS_Address[6] => Equal74.IN0
AVS_Address[6] => Equal75.IN0
AVS_Address[6] => Equal76.IN0
AVS_Address[6] => Equal77.IN0
AVS_Address[6] => Equal78.IN0
AVS_Address[6] => Equal79.IN0
AVS_Address[6] => Equal80.IN0
AVS_Address[6] => Equal81.IN0
AVS_Address[6] => Equal82.IN0
AVS_Address[6] => Equal83.IN0
AVS_Address[6] => Equal84.IN0
AVS_Address[6] => Equal85.IN0
AVS_Address[6] => Equal86.IN0
AVS_Address[6] => Equal87.IN0
AVS_Address[6] => Equal88.IN0
AVS_Address[6] => Equal89.IN0
AVS_Address[6] => Equal90.IN0
AVS_Address[6] => Equal91.IN0
AVS_Address[6] => Equal92.IN0
AVS_Address[6] => Equal93.IN0
AVS_Address[6] => Equal94.IN0
AVS_Address[6] => Equal95.IN0
AVS_Address[6] => Equal96.IN0
AVS_Address[6] => Equal97.IN0
AVS_Address[6] => Equal98.IN0
AVS_Address[6] => Equal99.IN0
AVS_Address[6] => Equal100.IN0
AVS_Address[6] => Equal101.IN0
AVS_Address[6] => Equal102.IN0
AVS_Address[6] => Equal103.IN0
AVS_Address[6] => Equal104.IN0
AVS_Address[6] => Equal105.IN0
AVS_Address[6] => Equal106.IN0
AVS_Address[6] => Equal107.IN0
AVS_Address[6] => Equal108.IN0
AVS_Address[6] => Equal109.IN0
AVS_Address[6] => Equal110.IN0
AVS_Address[6] => Equal111.IN0
AVS_Address[6] => Equal112.IN0
AVS_Address[6] => Equal113.IN0
AVS_Address[6] => Equal114.IN0
AVS_Address[6] => Equal115.IN0
AVS_Address[6] => Equal116.IN0
AVS_Address[6] => Equal117.IN7
AVS_Address[6] => Equal118.IN6
AVS_Address[6] => Equal119.IN6
AVS_Address[6] => Equal120.IN5
AVS_Address[6] => Equal121.IN6
AVS_Address[7] => Mux0.IN253
AVS_Address[7] => Mux1.IN253
AVS_Address[7] => Mux2.IN253
AVS_Address[7] => Mux3.IN253
AVS_Address[7] => Mux4.IN253
AVS_Address[7] => Mux5.IN253
AVS_Address[7] => Mux6.IN253
AVS_Address[7] => Mux7.IN253
AVS_Address[7] => Mux8.IN253
AVS_Address[7] => Mux9.IN253
AVS_Address[7] => Mux10.IN253
AVS_Address[7] => Mux11.IN253
AVS_Address[7] => Mux12.IN253
AVS_Address[7] => Mux13.IN253
AVS_Address[7] => Mux14.IN253
AVS_Address[7] => Mux15.IN252
AVS_Address[7] => Mux16.IN1
AVS_Address[7] => Mux17.IN0
AVS_Address[7] => Mux18.IN0
AVS_Address[7] => Mux19.IN0
AVS_Address[7] => Mux20.IN0
AVS_Address[7] => Mux21.IN0
AVS_Address[7] => Mux22.IN0
AVS_Address[7] => Mux23.IN0
AVS_Address[7] => Mux24.IN0
AVS_Address[7] => Mux25.IN0
AVS_Address[7] => Mux26.IN0
AVS_Address[7] => Mux27.IN0
AVS_Address[7] => Mux28.IN0
AVS_Address[7] => Mux29.IN0
AVS_Address[7] => Mux30.IN0
AVS_Address[7] => Mux31.IN0
AVS_Address[7] => Mux32.IN0
AVS_Address[7] => Mux33.IN0
AVS_Address[7] => Mux34.IN0
AVS_Address[7] => Mux35.IN0
AVS_Address[7] => Mux36.IN0
AVS_Address[7] => Mux37.IN0
AVS_Address[7] => Mux38.IN0
AVS_Address[7] => Mux39.IN0
AVS_Address[7] => Mux40.IN0
AVS_Address[7] => Mux41.IN0
AVS_Address[7] => Mux42.IN0
AVS_Address[7] => Mux43.IN0
AVS_Address[7] => Mux44.IN0
AVS_Address[7] => Mux45.IN0
AVS_Address[7] => Mux46.IN0
AVS_Address[7] => Mux47.IN0
AVS_Address[7] => Mux48.IN0
AVS_Address[7] => Mux49.IN0
AVS_Address[7] => Mux50.IN0
AVS_Address[7] => Mux51.IN0
AVS_Address[7] => Mux52.IN0
AVS_Address[7] => Mux53.IN0
AVS_Address[7] => Mux54.IN0
AVS_Address[7] => Mux55.IN0
AVS_Address[7] => Mux56.IN0
AVS_Address[7] => Mux57.IN0
AVS_Address[7] => Mux58.IN0
AVS_Address[7] => Mux59.IN0
AVS_Address[7] => Mux60.IN0
AVS_Address[7] => Mux61.IN0
AVS_Address[7] => Mux62.IN0
AVS_Address[7] => Mux63.IN0
AVS_Address[7] => Mux64.IN0
AVS_Address[7] => Mux65.IN63
AVS_Address[7] => Mux66.IN63
AVS_Address[7] => Mux67.IN63
AVS_Address[7] => Mux68.IN63
AVS_Address[7] => Mux69.IN63
AVS_Address[7] => Mux70.IN63
AVS_Address[7] => Mux71.IN63
AVS_Address[7] => Mux72.IN63
AVS_Address[7] => Mux73.IN63
AVS_Address[7] => Mux74.IN63
AVS_Address[7] => Mux75.IN63
AVS_Address[7] => Mux76.IN63
AVS_Address[7] => Mux77.IN63
AVS_Address[7] => Mux78.IN63
AVS_Address[7] => Mux79.IN63
AVS_Address[7] => Mux80.IN63
AVS_Address[7] => Mux81.IN63
AVS_Address[7] => Mux82.IN63
AVS_Address[7] => Mux83.IN63
AVS_Address[7] => Mux84.IN63
AVS_Address[7] => Mux85.IN63
AVS_Address[7] => Mux86.IN63
AVS_Address[7] => Mux87.IN63
AVS_Address[7] => Mux88.IN63
AVS_Address[7] => Mux89.IN63
AVS_Address[7] => Mux90.IN63
AVS_Address[7] => Mux91.IN63
AVS_Address[7] => Mux92.IN63
AVS_Address[7] => Mux93.IN63
AVS_Address[7] => Mux94.IN63
AVS_Address[7] => Mux95.IN63
AVS_Address[7] => Mux96.IN63
AVS_Address[7] => Mux97.IN63
AVS_Address[7] => Mux98.IN63
AVS_Address[7] => Mux99.IN63
AVS_Address[7] => Mux100.IN63
AVS_Address[7] => Mux101.IN63
AVS_Address[7] => Mux102.IN63
AVS_Address[7] => Mux103.IN63
AVS_Address[7] => Mux104.IN63
AVS_Address[7] => Mux105.IN63
AVS_Address[7] => Mux106.IN63
AVS_Address[7] => Mux107.IN63
AVS_Address[7] => Mux108.IN63
AVS_Address[7] => Mux109.IN63
AVS_Address[7] => Mux110.IN63
AVS_Address[7] => Mux111.IN63
AVS_Address[7] => Mux112.IN63
AVS_Address[7] => Mux113.IN63
AVS_Address[7] => Mux114.IN63
AVS_Address[7] => Mux115.IN63
AVS_Address[7] => Mux116.IN63
AVS_Address[7] => Mux117.IN63
AVS_Address[7] => Mux118.IN63
AVS_Address[7] => Mux119.IN63
AVS_Address[7] => Mux120.IN63
AVS_Address[7] => Mux121.IN63
AVS_Address[7] => Mux122.IN63
AVS_Address[7] => Mux123.IN63
AVS_Address[7] => Mux124.IN63
AVS_Address[7] => Mux125.IN63
AVS_Address[7] => Mux126.IN63
AVS_Address[7] => Mux127.IN63
AVS_Address[7] => Mux128.IN63
AVS_Address[7] => Mux129.IN63
AVS_Address[7] => Mux130.IN63
AVS_Address[7] => Mux131.IN63
AVS_Address[7] => Mux132.IN63
AVS_Address[7] => Mux133.IN63
AVS_Address[7] => Mux134.IN63
AVS_Address[7] => Mux135.IN63
AVS_Address[7] => Mux136.IN63
AVS_Address[7] => Mux137.IN63
AVS_Address[7] => Mux138.IN63
AVS_Address[7] => Mux139.IN63
AVS_Address[7] => Mux140.IN63
AVS_Address[7] => Mux141.IN63
AVS_Address[7] => Mux142.IN63
AVS_Address[7] => Mux143.IN63
AVS_Address[7] => Mux144.IN63
AVS_Address[7] => Mux145.IN63
AVS_Address[7] => Mux146.IN63
AVS_Address[7] => Mux147.IN63
AVS_Address[7] => Mux148.IN63
AVS_Address[7] => Mux149.IN63
AVS_Address[7] => Mux150.IN63
AVS_Address[7] => Mux151.IN63
AVS_Address[7] => Mux152.IN63
AVS_Address[7] => Mux153.IN63
AVS_Address[7] => Mux154.IN63
AVS_Address[7] => Mux155.IN63
AVS_Address[7] => Mux156.IN63
AVS_Address[7] => Mux157.IN63
AVS_Address[7] => Mux158.IN63
AVS_Address[7] => Mux159.IN63
AVS_Address[7] => Mux160.IN63
AVS_Address[7] => Mux161.IN63
AVS_Address[7] => Mux162.IN63
AVS_Address[7] => Mux163.IN63
AVS_Address[7] => Mux164.IN63
AVS_Address[7] => Mux165.IN63
AVS_Address[7] => Mux166.IN63
AVS_Address[7] => Mux167.IN63
AVS_Address[7] => Mux168.IN63
AVS_Address[7] => Mux169.IN63
AVS_Address[7] => Mux170.IN63
AVS_Address[7] => Mux171.IN63
AVS_Address[7] => Mux172.IN63
AVS_Address[7] => Mux173.IN63
AVS_Address[7] => Mux174.IN63
AVS_Address[7] => Mux175.IN63
AVS_Address[7] => Mux176.IN63
AVS_Address[7] => Mux177.IN63
AVS_Address[7] => Mux178.IN63
AVS_Address[7] => Mux179.IN63
AVS_Address[7] => Mux180.IN63
AVS_Address[7] => Mux181.IN63
AVS_Address[7] => Mux182.IN63
AVS_Address[7] => Mux183.IN63
AVS_Address[7] => Mux184.IN63
AVS_Address[7] => Mux185.IN63
AVS_Address[7] => Mux186.IN63
AVS_Address[7] => Mux187.IN63
AVS_Address[7] => Mux188.IN63
AVS_Address[7] => Mux189.IN63
AVS_Address[7] => Mux190.IN63
AVS_Address[7] => Mux191.IN63
AVS_Address[7] => Mux192.IN63
AVS_Address[7] => Mux193.IN63
AVS_Address[7] => Mux194.IN63
AVS_Address[7] => Mux195.IN63
AVS_Address[7] => Mux196.IN63
AVS_Address[7] => Mux197.IN63
AVS_Address[7] => Mux198.IN63
AVS_Address[7] => Mux199.IN63
AVS_Address[7] => Mux200.IN63
AVS_Address[7] => Mux201.IN63
AVS_Address[7] => Mux202.IN63
AVS_Address[7] => Mux203.IN63
AVS_Address[7] => Mux204.IN63
AVS_Address[7] => Mux205.IN63
AVS_Address[7] => Mux206.IN63
AVS_Address[7] => Mux207.IN63
AVS_Address[7] => Mux208.IN63
AVS_Address[7] => Mux209.IN63
AVS_Address[7] => Mux210.IN63
AVS_Address[7] => Mux211.IN63
AVS_Address[7] => Mux212.IN63
AVS_Address[7] => Mux213.IN63
AVS_Address[7] => Mux214.IN63
AVS_Address[7] => Mux215.IN63
AVS_Address[7] => Mux216.IN63
AVS_Address[7] => Mux217.IN63
AVS_Address[7] => Mux218.IN63
AVS_Address[7] => Mux219.IN63
AVS_Address[7] => Mux220.IN63
AVS_Address[7] => Mux221.IN63
AVS_Address[7] => Mux222.IN63
AVS_Address[7] => Mux223.IN63
AVS_Address[7] => Mux224.IN63
AVS_Address[7] => Mux225.IN63
AVS_Address[7] => Mux226.IN63
AVS_Address[7] => Mux227.IN63
AVS_Address[7] => Mux228.IN63
AVS_Address[7] => Mux229.IN63
AVS_Address[7] => Mux230.IN63
AVS_Address[7] => Mux231.IN63
AVS_Address[7] => Mux232.IN63
AVS_Address[7] => Mux233.IN63
AVS_Address[7] => Mux234.IN63
AVS_Address[7] => Mux235.IN63
AVS_Address[7] => Mux236.IN63
AVS_Address[7] => Mux237.IN63
AVS_Address[7] => Mux238.IN63
AVS_Address[7] => Mux239.IN63
AVS_Address[7] => Mux240.IN63
AVS_Address[7] => Mux241.IN63
AVS_Address[7] => Mux242.IN63
AVS_Address[7] => Mux243.IN63
AVS_Address[7] => Mux244.IN63
AVS_Address[7] => Mux245.IN63
AVS_Address[7] => Mux246.IN63
AVS_Address[7] => Mux247.IN63
AVS_Address[7] => Mux248.IN63
AVS_Address[7] => Mux249.IN63
AVS_Address[7] => Mux250.IN63
AVS_Address[7] => Mux251.IN63
AVS_Address[7] => Mux252.IN63
AVS_Address[7] => Mux253.IN63
AVS_Address[7] => Mux254.IN63
AVS_Address[7] => Mux255.IN63
AVS_Address[7] => Mux256.IN63
AVS_Address[7] => Mux257.IN63
AVS_Address[7] => Mux258.IN63
AVS_Address[7] => Mux259.IN63
AVS_Address[7] => Mux260.IN63
AVS_Address[7] => Mux261.IN63
AVS_Address[7] => Mux262.IN63
AVS_Address[7] => Mux263.IN63
AVS_Address[7] => Mux264.IN63
AVS_Address[7] => Mux265.IN63
AVS_Address[7] => Mux266.IN63
AVS_Address[7] => Mux267.IN63
AVS_Address[7] => Mux268.IN63
AVS_Address[7] => Mux269.IN63
AVS_Address[7] => Mux270.IN63
AVS_Address[7] => Mux271.IN63
AVS_Address[7] => Mux272.IN63
AVS_Address[7] => Mux273.IN63
AVS_Address[7] => Mux274.IN63
AVS_Address[7] => Mux275.IN63
AVS_Address[7] => Mux276.IN63
AVS_Address[7] => Mux277.IN63
AVS_Address[7] => Mux278.IN63
AVS_Address[7] => Mux279.IN63
AVS_Address[7] => Mux280.IN63
AVS_Address[7] => Mux281.IN63
AVS_Address[7] => Mux282.IN63
AVS_Address[7] => Mux283.IN63
AVS_Address[7] => Mux284.IN63
AVS_Address[7] => Mux285.IN63
AVS_Address[7] => Mux286.IN63
AVS_Address[7] => Mux287.IN63
AVS_Address[7] => Mux288.IN63
AVS_Address[7] => Mux289.IN63
AVS_Address[7] => Mux290.IN63
AVS_Address[7] => Mux291.IN63
AVS_Address[7] => Mux292.IN63
AVS_Address[7] => Mux293.IN63
AVS_Address[7] => Mux294.IN63
AVS_Address[7] => Mux295.IN63
AVS_Address[7] => Mux296.IN63
AVS_Address[7] => Mux297.IN63
AVS_Address[7] => Mux298.IN63
AVS_Address[7] => Mux299.IN63
AVS_Address[7] => Mux300.IN63
AVS_Address[7] => Mux301.IN63
AVS_Address[7] => Mux302.IN63
AVS_Address[7] => Mux303.IN63
AVS_Address[7] => Mux304.IN63
AVS_Address[7] => Mux305.IN63
AVS_Address[7] => Mux306.IN63
AVS_Address[7] => Mux307.IN63
AVS_Address[7] => Mux308.IN63
AVS_Address[7] => Mux309.IN63
AVS_Address[7] => Mux310.IN63
AVS_Address[7] => Mux311.IN63
AVS_Address[7] => Mux312.IN63
AVS_Address[7] => Mux313.IN63
AVS_Address[7] => Mux314.IN63
AVS_Address[7] => Mux315.IN63
AVS_Address[7] => Mux316.IN63
AVS_Address[7] => Mux317.IN63
AVS_Address[7] => Mux318.IN63
AVS_Address[7] => Mux319.IN63
AVS_Address[7] => Mux320.IN63
AVS_Address[7] => Mux321.IN63
AVS_Address[7] => Mux322.IN63
AVS_Address[7] => Mux323.IN63
AVS_Address[7] => Mux324.IN63
AVS_Address[7] => Mux325.IN63
AVS_Address[7] => Mux326.IN63
AVS_Address[7] => Mux327.IN63
AVS_Address[7] => Mux328.IN63
AVS_Address[7] => Mux329.IN63
AVS_Address[7] => Mux330.IN63
AVS_Address[7] => Mux331.IN63
AVS_Address[7] => Mux332.IN63
AVS_Address[7] => Mux333.IN63
AVS_Address[7] => Mux334.IN63
AVS_Address[7] => Mux335.IN63
AVS_Address[7] => Mux336.IN63
AVS_Address[7] => Mux337.IN63
AVS_Address[7] => Mux338.IN63
AVS_Address[7] => Mux339.IN63
AVS_Address[7] => Mux340.IN63
AVS_Address[7] => Mux341.IN63
AVS_Address[7] => Mux342.IN63
AVS_Address[7] => Mux343.IN63
AVS_Address[7] => Mux344.IN63
AVS_Address[7] => Mux345.IN63
AVS_Address[7] => Mux346.IN63
AVS_Address[7] => Mux347.IN63
AVS_Address[7] => Mux348.IN63
AVS_Address[7] => Mux349.IN63
AVS_Address[7] => Mux350.IN63
AVS_Address[7] => Mux351.IN63
AVS_Address[7] => Mux352.IN63
AVS_Address[7] => Mux353.IN63
AVS_Address[7] => Mux354.IN63
AVS_Address[7] => Mux355.IN63
AVS_Address[7] => Mux356.IN63
AVS_Address[7] => Mux357.IN63
AVS_Address[7] => Mux358.IN63
AVS_Address[7] => Mux359.IN63
AVS_Address[7] => Mux360.IN63
AVS_Address[7] => Mux361.IN63
AVS_Address[7] => Mux362.IN63
AVS_Address[7] => Mux363.IN63
AVS_Address[7] => Mux364.IN63
AVS_Address[7] => Mux365.IN63
AVS_Address[7] => Mux366.IN63
AVS_Address[7] => Mux367.IN63
AVS_Address[7] => Mux368.IN63
AVS_Address[7] => Mux369.IN63
AVS_Address[7] => Mux370.IN63
AVS_Address[7] => Mux371.IN63
AVS_Address[7] => Mux372.IN63
AVS_Address[7] => Mux373.IN63
AVS_Address[7] => Mux374.IN63
AVS_Address[7] => Mux375.IN63
AVS_Address[7] => Mux376.IN63
AVS_Address[7] => Mux377.IN63
AVS_Address[7] => Mux378.IN63
AVS_Address[7] => Mux379.IN63
AVS_Address[7] => Mux380.IN63
AVS_Address[7] => Mux381.IN63
AVS_Address[7] => Mux382.IN63
AVS_Address[7] => Mux383.IN63
AVS_Address[7] => Mux384.IN63
AVS_Address[7] => Mux385.IN63
AVS_Address[7] => Mux386.IN63
AVS_Address[7] => Mux387.IN63
AVS_Address[7] => Mux388.IN63
AVS_Address[7] => Mux389.IN63
AVS_Address[7] => Mux390.IN63
AVS_Address[7] => Mux391.IN63
AVS_Address[7] => Mux392.IN63
AVS_Address[7] => Mux393.IN63
AVS_Address[7] => Mux394.IN63
AVS_Address[7] => Mux395.IN63
AVS_Address[7] => Mux396.IN63
AVS_Address[7] => Mux397.IN63
AVS_Address[7] => Mux398.IN63
AVS_Address[7] => Mux399.IN63
AVS_Address[7] => Mux400.IN63
AVS_Address[7] => Mux401.IN63
AVS_Address[7] => Mux402.IN63
AVS_Address[7] => Mux403.IN63
AVS_Address[7] => Mux404.IN63
AVS_Address[7] => Mux405.IN63
AVS_Address[7] => Mux406.IN63
AVS_Address[7] => Mux407.IN63
AVS_Address[7] => Mux408.IN63
AVS_Address[7] => Mux409.IN63
AVS_Address[7] => Mux410.IN63
AVS_Address[7] => Mux411.IN63
AVS_Address[7] => Mux412.IN63
AVS_Address[7] => Mux413.IN63
AVS_Address[7] => Mux414.IN63
AVS_Address[7] => Mux415.IN63
AVS_Address[7] => Mux416.IN63
AVS_Address[7] => Mux417.IN63
AVS_Address[7] => Mux418.IN63
AVS_Address[7] => Mux419.IN63
AVS_Address[7] => Mux420.IN63
AVS_Address[7] => Mux421.IN63
AVS_Address[7] => Mux422.IN63
AVS_Address[7] => Mux423.IN63
AVS_Address[7] => Mux424.IN63
AVS_Address[7] => Mux425.IN63
AVS_Address[7] => Mux426.IN63
AVS_Address[7] => Mux427.IN63
AVS_Address[7] => Mux428.IN63
AVS_Address[7] => Mux429.IN63
AVS_Address[7] => Mux430.IN63
AVS_Address[7] => Mux431.IN63
AVS_Address[7] => Mux432.IN63
AVS_Address[7] => Mux433.IN63
AVS_Address[7] => Mux434.IN63
AVS_Address[7] => Mux435.IN63
AVS_Address[7] => Mux436.IN63
AVS_Address[7] => Mux437.IN63
AVS_Address[7] => Mux438.IN63
AVS_Address[7] => Mux439.IN63
AVS_Address[7] => Mux440.IN63
AVS_Address[7] => Mux441.IN63
AVS_Address[7] => Mux442.IN63
AVS_Address[7] => Mux443.IN63
AVS_Address[7] => Mux444.IN63
AVS_Address[7] => Mux445.IN63
AVS_Address[7] => Mux446.IN63
AVS_Address[7] => Mux447.IN63
AVS_Address[7] => Mux448.IN63
AVS_Address[7] => Mux449.IN63
AVS_Address[7] => Mux450.IN63
AVS_Address[7] => Mux451.IN63
AVS_Address[7] => Mux452.IN63
AVS_Address[7] => Mux453.IN63
AVS_Address[7] => Mux454.IN63
AVS_Address[7] => Mux455.IN63
AVS_Address[7] => Mux456.IN63
AVS_Address[7] => Mux457.IN63
AVS_Address[7] => Mux458.IN63
AVS_Address[7] => Mux459.IN63
AVS_Address[7] => Mux460.IN63
AVS_Address[7] => Mux461.IN63
AVS_Address[7] => Mux462.IN63
AVS_Address[7] => Mux463.IN63
AVS_Address[7] => Mux464.IN63
AVS_Address[7] => Mux465.IN63
AVS_Address[7] => Mux466.IN63
AVS_Address[7] => Mux467.IN63
AVS_Address[7] => Mux468.IN63
AVS_Address[7] => Mux469.IN63
AVS_Address[7] => Mux470.IN63
AVS_Address[7] => Mux471.IN63
AVS_Address[7] => Mux472.IN63
AVS_Address[7] => Mux473.IN63
AVS_Address[7] => Mux474.IN63
AVS_Address[7] => Mux475.IN63
AVS_Address[7] => Mux476.IN63
AVS_Address[7] => Mux477.IN63
AVS_Address[7] => Mux478.IN63
AVS_Address[7] => Mux479.IN63
AVS_Address[7] => Mux480.IN63
AVS_Address[7] => Mux481.IN63
AVS_Address[7] => Mux482.IN63
AVS_Address[7] => Mux483.IN63
AVS_Address[7] => Mux484.IN63
AVS_Address[7] => Mux485.IN63
AVS_Address[7] => Mux486.IN63
AVS_Address[7] => Mux487.IN63
AVS_Address[7] => Mux488.IN63
AVS_Address[7] => Mux489.IN63
AVS_Address[7] => Mux490.IN63
AVS_Address[7] => Mux491.IN63
AVS_Address[7] => Mux492.IN63
AVS_Address[7] => Mux493.IN63
AVS_Address[7] => Mux494.IN63
AVS_Address[7] => Mux495.IN63
AVS_Address[7] => Mux496.IN63
AVS_Address[7] => Mux497.IN63
AVS_Address[7] => Mux498.IN63
AVS_Address[7] => Mux499.IN63
AVS_Address[7] => Mux500.IN63
AVS_Address[7] => Mux501.IN63
AVS_Address[7] => Mux502.IN63
AVS_Address[7] => Mux503.IN63
AVS_Address[7] => Mux504.IN63
AVS_Address[7] => Mux505.IN63
AVS_Address[7] => Mux506.IN63
AVS_Address[7] => Mux507.IN63
AVS_Address[7] => Mux508.IN63
AVS_Address[7] => Mux509.IN63
AVS_Address[7] => Mux510.IN63
AVS_Address[7] => Mux511.IN63
AVS_Address[7] => Mux512.IN63
AVS_Address[7] => Mux513.IN63
AVS_Address[7] => Mux514.IN63
AVS_Address[7] => Mux515.IN63
AVS_Address[7] => Mux516.IN63
AVS_Address[7] => Mux517.IN63
AVS_Address[7] => Mux518.IN63
AVS_Address[7] => Mux519.IN63
AVS_Address[7] => Mux520.IN63
AVS_Address[7] => Mux521.IN63
AVS_Address[7] => Mux522.IN63
AVS_Address[7] => Mux523.IN63
AVS_Address[7] => Mux524.IN63
AVS_Address[7] => Mux525.IN63
AVS_Address[7] => Mux526.IN63
AVS_Address[7] => Mux527.IN63
AVS_Address[7] => Mux528.IN63
AVS_Address[7] => Mux529.IN63
AVS_Address[7] => Mux530.IN63
AVS_Address[7] => Mux531.IN63
AVS_Address[7] => Mux532.IN63
AVS_Address[7] => Mux533.IN63
AVS_Address[7] => Mux534.IN63
AVS_Address[7] => Mux535.IN63
AVS_Address[7] => Mux536.IN63
AVS_Address[7] => Mux537.IN63
AVS_Address[7] => Mux538.IN63
AVS_Address[7] => Mux539.IN63
AVS_Address[7] => Mux540.IN63
AVS_Address[7] => Mux541.IN63
AVS_Address[7] => Mux542.IN63
AVS_Address[7] => Mux543.IN63
AVS_Address[7] => Mux544.IN63
AVS_Address[7] => Mux545.IN63
AVS_Address[7] => Mux546.IN63
AVS_Address[7] => Mux547.IN63
AVS_Address[7] => Mux548.IN63
AVS_Address[7] => Mux549.IN63
AVS_Address[7] => Mux550.IN63
AVS_Address[7] => Mux551.IN63
AVS_Address[7] => Mux552.IN63
AVS_Address[7] => Mux553.IN63
AVS_Address[7] => Mux554.IN63
AVS_Address[7] => Mux555.IN63
AVS_Address[7] => Mux556.IN63
AVS_Address[7] => Mux557.IN63
AVS_Address[7] => Mux558.IN63
AVS_Address[7] => Mux559.IN63
AVS_Address[7] => Mux560.IN63
AVS_Address[7] => Mux561.IN63
AVS_Address[7] => Mux562.IN63
AVS_Address[7] => Mux563.IN63
AVS_Address[7] => Mux564.IN63
AVS_Address[7] => Mux565.IN63
AVS_Address[7] => Mux566.IN63
AVS_Address[7] => Mux567.IN63
AVS_Address[7] => Mux568.IN63
AVS_Address[7] => Mux569.IN63
AVS_Address[7] => Mux570.IN63
AVS_Address[7] => Mux571.IN63
AVS_Address[7] => Mux572.IN63
AVS_Address[7] => Mux573.IN63
AVS_Address[7] => Mux574.IN63
AVS_Address[7] => Mux575.IN63
AVS_Address[7] => Mux576.IN63
AVS_Address[7] => Mux577.IN63
AVS_Address[7] => Mux578.IN63
AVS_Address[7] => Mux579.IN63
AVS_Address[7] => Mux580.IN63
AVS_Address[7] => Mux581.IN63
AVS_Address[7] => Mux582.IN63
AVS_Address[7] => Mux583.IN63
AVS_Address[7] => Mux584.IN63
AVS_Address[7] => Mux585.IN63
AVS_Address[7] => Mux586.IN63
AVS_Address[7] => Mux587.IN63
AVS_Address[7] => Mux588.IN63
AVS_Address[7] => Mux589.IN63
AVS_Address[7] => Mux590.IN63
AVS_Address[7] => Mux591.IN63
AVS_Address[7] => Mux592.IN63
AVS_Address[7] => Mux593.IN63
AVS_Address[7] => Mux594.IN63
AVS_Address[7] => Mux595.IN63
AVS_Address[7] => Mux596.IN63
AVS_Address[7] => Mux597.IN63
AVS_Address[7] => Mux598.IN63
AVS_Address[7] => Mux599.IN63
AVS_Address[7] => Mux600.IN63
AVS_Address[7] => Mux601.IN63
AVS_Address[7] => Mux602.IN63
AVS_Address[7] => Mux603.IN63
AVS_Address[7] => Mux604.IN63
AVS_Address[7] => Mux605.IN63
AVS_Address[7] => Mux606.IN63
AVS_Address[7] => Mux607.IN63
AVS_Address[7] => Mux608.IN63
AVS_Address[7] => Mux609.IN63
AVS_Address[7] => Mux610.IN63
AVS_Address[7] => Mux611.IN63
AVS_Address[7] => Mux612.IN63
AVS_Address[7] => Mux613.IN63
AVS_Address[7] => Mux614.IN63
AVS_Address[7] => Mux615.IN63
AVS_Address[7] => Mux616.IN63
AVS_Address[7] => Mux617.IN63
AVS_Address[7] => Mux618.IN63
AVS_Address[7] => Mux619.IN63
AVS_Address[7] => Mux620.IN63
AVS_Address[7] => Mux621.IN63
AVS_Address[7] => Mux622.IN63
AVS_Address[7] => Mux623.IN63
AVS_Address[7] => Mux624.IN63
AVS_Address[7] => Mux625.IN63
AVS_Address[7] => Mux626.IN63
AVS_Address[7] => Mux627.IN63
AVS_Address[7] => Mux628.IN63
AVS_Address[7] => Mux629.IN63
AVS_Address[7] => Mux630.IN63
AVS_Address[7] => Mux631.IN63
AVS_Address[7] => Mux632.IN63
AVS_Address[7] => Mux633.IN63
AVS_Address[7] => Mux634.IN63
AVS_Address[7] => Mux635.IN63
AVS_Address[7] => Mux636.IN63
AVS_Address[7] => Mux637.IN63
AVS_Address[7] => Mux638.IN63
AVS_Address[7] => Mux639.IN63
AVS_Address[7] => Mux640.IN63
AVS_Address[7] => Mux641.IN63
AVS_Address[7] => Mux642.IN63
AVS_Address[7] => Mux643.IN63
AVS_Address[7] => Mux644.IN63
AVS_Address[7] => Mux645.IN63
AVS_Address[7] => Mux646.IN63
AVS_Address[7] => Mux647.IN63
AVS_Address[7] => Mux648.IN63
AVS_Address[7] => Mux649.IN63
AVS_Address[7] => Mux650.IN63
AVS_Address[7] => Mux651.IN63
AVS_Address[7] => Mux652.IN63
AVS_Address[7] => Mux653.IN63
AVS_Address[7] => Mux654.IN63
AVS_Address[7] => Mux655.IN63
AVS_Address[7] => Mux656.IN63
AVS_Address[7] => Mux657.IN63
AVS_Address[7] => Mux658.IN63
AVS_Address[7] => Mux659.IN63
AVS_Address[7] => Mux660.IN63
AVS_Address[7] => Mux661.IN63
AVS_Address[7] => Mux662.IN63
AVS_Address[7] => Mux663.IN63
AVS_Address[7] => Mux664.IN63
AVS_Address[7] => Mux665.IN63
AVS_Address[7] => Mux666.IN63
AVS_Address[7] => Mux667.IN63
AVS_Address[7] => Mux668.IN63
AVS_Address[7] => Mux669.IN63
AVS_Address[7] => Mux670.IN63
AVS_Address[7] => Mux671.IN63
AVS_Address[7] => Mux672.IN63
AVS_Address[7] => Mux673.IN63
AVS_Address[7] => Mux674.IN63
AVS_Address[7] => Mux675.IN63
AVS_Address[7] => Mux676.IN63
AVS_Address[7] => Mux677.IN63
AVS_Address[7] => Mux678.IN63
AVS_Address[7] => Mux679.IN63
AVS_Address[7] => Mux680.IN63
AVS_Address[7] => Mux681.IN63
AVS_Address[7] => Mux682.IN63
AVS_Address[7] => Mux683.IN63
AVS_Address[7] => Mux684.IN63
AVS_Address[7] => Mux685.IN63
AVS_Address[7] => Mux686.IN63
AVS_Address[7] => Mux687.IN63
AVS_Address[7] => Mux688.IN63
AVS_Address[7] => Mux689.IN63
AVS_Address[7] => Mux690.IN63
AVS_Address[7] => Mux691.IN63
AVS_Address[7] => Mux692.IN63
AVS_Address[7] => Mux693.IN63
AVS_Address[7] => Mux694.IN63
AVS_Address[7] => Mux695.IN63
AVS_Address[7] => Mux696.IN63
AVS_Address[7] => Mux697.IN63
AVS_Address[7] => Mux698.IN63
AVS_Address[7] => Mux699.IN63
AVS_Address[7] => Mux700.IN63
AVS_Address[7] => Mux701.IN63
AVS_Address[7] => Mux702.IN63
AVS_Address[7] => Mux703.IN63
AVS_Address[7] => Mux704.IN63
AVS_Address[7] => Mux705.IN63
AVS_Address[7] => Mux706.IN63
AVS_Address[7] => Mux707.IN63
AVS_Address[7] => Mux708.IN63
AVS_Address[7] => Mux709.IN63
AVS_Address[7] => Mux710.IN63
AVS_Address[7] => Mux711.IN63
AVS_Address[7] => Mux712.IN63
AVS_Address[7] => Mux713.IN63
AVS_Address[7] => Mux714.IN63
AVS_Address[7] => Mux715.IN63
AVS_Address[7] => Mux716.IN63
AVS_Address[7] => Mux717.IN63
AVS_Address[7] => Mux718.IN63
AVS_Address[7] => Mux719.IN63
AVS_Address[7] => Mux720.IN63
AVS_Address[7] => Mux721.IN63
AVS_Address[7] => Mux722.IN63
AVS_Address[7] => Mux723.IN63
AVS_Address[7] => Mux724.IN63
AVS_Address[7] => Mux725.IN63
AVS_Address[7] => Mux726.IN63
AVS_Address[7] => Mux727.IN63
AVS_Address[7] => Mux728.IN63
AVS_Address[7] => Mux729.IN63
AVS_Address[7] => Mux730.IN63
AVS_Address[7] => Mux731.IN63
AVS_Address[7] => Mux732.IN63
AVS_Address[7] => Mux733.IN63
AVS_Address[7] => Mux734.IN63
AVS_Address[7] => Mux735.IN63
AVS_Address[7] => Mux736.IN63
AVS_Address[7] => Mux737.IN63
AVS_Address[7] => Mux738.IN63
AVS_Address[7] => Mux739.IN63
AVS_Address[7] => Mux740.IN63
AVS_Address[7] => Mux741.IN63
AVS_Address[7] => Mux742.IN63
AVS_Address[7] => Mux743.IN63
AVS_Address[7] => Mux744.IN63
AVS_Address[7] => Mux745.IN63
AVS_Address[7] => Mux746.IN63
AVS_Address[7] => Mux747.IN63
AVS_Address[7] => Mux748.IN63
AVS_Address[7] => Mux749.IN63
AVS_Address[7] => Mux750.IN63
AVS_Address[7] => Mux751.IN63
AVS_Address[7] => Mux752.IN63
AVS_Address[7] => Mux753.IN63
AVS_Address[7] => Mux754.IN63
AVS_Address[7] => Mux755.IN63
AVS_Address[7] => Mux756.IN63
AVS_Address[7] => Mux757.IN63
AVS_Address[7] => Mux758.IN63
AVS_Address[7] => Mux759.IN63
AVS_Address[7] => Mux760.IN63
AVS_Address[7] => Mux761.IN63
AVS_Address[7] => Mux762.IN63
AVS_Address[7] => Mux763.IN63
AVS_Address[7] => Mux764.IN63
AVS_Address[7] => Mux765.IN63
AVS_Address[7] => Mux766.IN63
AVS_Address[7] => Mux767.IN63
AVS_Address[7] => Mux768.IN63
AVS_Address[7] => Mux769.IN63
AVS_Address[7] => Mux770.IN63
AVS_Address[7] => Mux771.IN63
AVS_Address[7] => Mux772.IN63
AVS_Address[7] => Mux773.IN63
AVS_Address[7] => Mux774.IN63
AVS_Address[7] => Mux775.IN63
AVS_Address[7] => Mux776.IN63
AVS_Address[7] => Mux777.IN63
AVS_Address[7] => Mux778.IN63
AVS_Address[7] => Mux779.IN63
AVS_Address[7] => Mux780.IN63
AVS_Address[7] => Mux781.IN63
AVS_Address[7] => Mux782.IN63
AVS_Address[7] => Mux783.IN63
AVS_Address[7] => Mux784.IN63
AVS_Address[7] => Mux785.IN63
AVS_Address[7] => Mux786.IN63
AVS_Address[7] => Mux787.IN63
AVS_Address[7] => Mux788.IN63
AVS_Address[7] => Mux789.IN63
AVS_Address[7] => Mux790.IN63
AVS_Address[7] => Mux791.IN63
AVS_Address[7] => Mux792.IN63
AVS_Address[7] => Mux793.IN63
AVS_Address[7] => Mux794.IN63
AVS_Address[7] => Mux795.IN63
AVS_Address[7] => Mux796.IN63
AVS_Address[7] => Mux797.IN63
AVS_Address[7] => Mux798.IN63
AVS_Address[7] => Mux799.IN63
AVS_Address[7] => Mux800.IN63
AVS_Address[7] => Mux801.IN63
AVS_Address[7] => Mux802.IN63
AVS_Address[7] => Mux803.IN63
AVS_Address[7] => Mux804.IN63
AVS_Address[7] => Mux805.IN63
AVS_Address[7] => Mux806.IN63
AVS_Address[7] => Mux807.IN63
AVS_Address[7] => Mux808.IN63
AVS_Address[7] => Mux809.IN63
AVS_Address[7] => Mux810.IN63
AVS_Address[7] => Mux811.IN63
AVS_Address[7] => Mux812.IN63
AVS_Address[7] => Mux813.IN63
AVS_Address[7] => Mux814.IN63
AVS_Address[7] => Mux815.IN63
AVS_Address[7] => Mux816.IN63
AVS_Address[7] => Mux817.IN63
AVS_Address[7] => Mux818.IN63
AVS_Address[7] => Mux819.IN63
AVS_Address[7] => Mux820.IN63
AVS_Address[7] => Mux821.IN63
AVS_Address[7] => Mux822.IN63
AVS_Address[7] => Mux823.IN63
AVS_Address[7] => Mux824.IN63
AVS_Address[7] => Mux825.IN63
AVS_Address[7] => Mux826.IN63
AVS_Address[7] => Mux827.IN63
AVS_Address[7] => Mux828.IN63
AVS_Address[7] => Mux829.IN63
AVS_Address[7] => Mux830.IN63
AVS_Address[7] => Mux831.IN63
AVS_Address[7] => Mux832.IN63
AVS_Address[7] => Mux833.IN63
AVS_Address[7] => Mux834.IN63
AVS_Address[7] => Mux835.IN63
AVS_Address[7] => Mux836.IN63
AVS_Address[7] => Mux837.IN63
AVS_Address[7] => Mux838.IN63
AVS_Address[7] => Mux839.IN63
AVS_Address[7] => Mux840.IN63
AVS_Address[7] => Mux841.IN63
AVS_Address[7] => Mux842.IN63
AVS_Address[7] => Mux843.IN63
AVS_Address[7] => Mux844.IN63
AVS_Address[7] => Mux845.IN63
AVS_Address[7] => Mux846.IN63
AVS_Address[7] => Mux847.IN63
AVS_Address[7] => Mux848.IN63
AVS_Address[7] => Mux849.IN63
AVS_Address[7] => Mux850.IN63
AVS_Address[7] => Mux851.IN63
AVS_Address[7] => Mux852.IN63
AVS_Address[7] => Mux853.IN63
AVS_Address[7] => Mux854.IN63
AVS_Address[7] => Mux855.IN63
AVS_Address[7] => Mux856.IN63
AVS_Address[7] => Mux857.IN63
AVS_Address[7] => Mux858.IN63
AVS_Address[7] => Mux859.IN63
AVS_Address[7] => Mux860.IN63
AVS_Address[7] => Mux861.IN63
AVS_Address[7] => Mux862.IN63
AVS_Address[7] => Mux863.IN63
AVS_Address[7] => Mux864.IN63
AVS_Address[7] => Mux865.IN63
AVS_Address[7] => Mux866.IN63
AVS_Address[7] => Mux867.IN63
AVS_Address[7] => Mux868.IN63
AVS_Address[7] => Mux869.IN63
AVS_Address[7] => Mux870.IN63
AVS_Address[7] => Mux871.IN63
AVS_Address[7] => Mux872.IN63
AVS_Address[7] => Mux873.IN63
AVS_Address[7] => Mux874.IN63
AVS_Address[7] => Mux875.IN63
AVS_Address[7] => Mux876.IN63
AVS_Address[7] => Mux877.IN63
AVS_Address[7] => Mux878.IN63
AVS_Address[7] => Mux879.IN63
AVS_Address[7] => Mux880.IN63
AVS_Address[7] => Mux881.IN63
AVS_Address[7] => Mux882.IN63
AVS_Address[7] => Mux883.IN63
AVS_Address[7] => Mux884.IN63
AVS_Address[7] => Mux885.IN63
AVS_Address[7] => Mux886.IN63
AVS_Address[7] => Mux887.IN63
AVS_Address[7] => Mux888.IN63
AVS_Address[7] => Mux889.IN63
AVS_Address[7] => Mux890.IN63
AVS_Address[7] => Mux891.IN63
AVS_Address[7] => Mux892.IN63
AVS_Address[7] => Mux893.IN63
AVS_Address[7] => Mux894.IN63
AVS_Address[7] => Mux895.IN63
AVS_Address[7] => Mux896.IN63
AVS_Address[7] => Mux897.IN63
AVS_Address[7] => Mux898.IN63
AVS_Address[7] => Mux899.IN63
AVS_Address[7] => Mux900.IN63
AVS_Address[7] => Mux901.IN63
AVS_Address[7] => Mux902.IN63
AVS_Address[7] => Mux903.IN63
AVS_Address[7] => Mux904.IN63
AVS_Address[7] => Mux905.IN63
AVS_Address[7] => Mux906.IN63
AVS_Address[7] => Mux907.IN63
AVS_Address[7] => Mux908.IN63
AVS_Address[7] => Mux909.IN63
AVS_Address[7] => Mux910.IN63
AVS_Address[7] => Mux911.IN63
AVS_Address[7] => Mux912.IN63
AVS_Address[7] => Mux913.IN63
AVS_Address[7] => Mux914.IN63
AVS_Address[7] => Mux915.IN63
AVS_Address[7] => Mux916.IN63
AVS_Address[7] => Mux917.IN63
AVS_Address[7] => Mux918.IN63
AVS_Address[7] => Mux919.IN63
AVS_Address[7] => Mux920.IN63
AVS_Address[7] => Mux921.IN63
AVS_Address[7] => Mux922.IN63
AVS_Address[7] => Mux923.IN63
AVS_Address[7] => Mux924.IN63
AVS_Address[7] => Mux925.IN63
AVS_Address[7] => Mux926.IN63
AVS_Address[7] => Mux927.IN63
AVS_Address[7] => Mux928.IN63
AVS_Address[7] => Mux929.IN63
AVS_Address[7] => Mux930.IN63
AVS_Address[7] => Mux931.IN63
AVS_Address[7] => Mux932.IN63
AVS_Address[7] => Mux933.IN63
AVS_Address[7] => Mux934.IN63
AVS_Address[7] => Mux935.IN63
AVS_Address[7] => Mux936.IN63
AVS_Address[7] => Mux937.IN63
AVS_Address[7] => Mux938.IN63
AVS_Address[7] => Mux939.IN63
AVS_Address[7] => Mux940.IN63
AVS_Address[7] => Mux941.IN63
AVS_Address[7] => Mux942.IN63
AVS_Address[7] => Mux943.IN63
AVS_Address[7] => Mux944.IN63
AVS_Address[7] => Mux945.IN63
AVS_Address[7] => Mux946.IN63
AVS_Address[7] => Mux947.IN63
AVS_Address[7] => Mux948.IN63
AVS_Address[7] => Mux949.IN63
AVS_Address[7] => Mux950.IN63
AVS_Address[7] => Mux951.IN63
AVS_Address[7] => Mux952.IN63
AVS_Address[7] => Mux953.IN63
AVS_Address[7] => Mux954.IN63
AVS_Address[7] => Mux955.IN63
AVS_Address[7] => Mux956.IN63
AVS_Address[7] => Mux957.IN63
AVS_Address[7] => Mux958.IN63
AVS_Address[7] => Mux959.IN63
AVS_Address[7] => Mux960.IN63
AVS_Address[7] => Mux961.IN63
AVS_Address[7] => Mux962.IN63
AVS_Address[7] => Mux963.IN63
AVS_Address[7] => Mux964.IN63
AVS_Address[7] => Mux965.IN63
AVS_Address[7] => Mux966.IN63
AVS_Address[7] => Mux967.IN63
AVS_Address[7] => Mux968.IN63
AVS_Address[7] => Mux969.IN63
AVS_Address[7] => Mux970.IN63
AVS_Address[7] => Mux971.IN63
AVS_Address[7] => Mux972.IN63
AVS_Address[7] => Mux973.IN63
AVS_Address[7] => Mux974.IN63
AVS_Address[7] => Mux975.IN63
AVS_Address[7] => Mux976.IN63
AVS_Address[7] => Mux977.IN63
AVS_Address[7] => Mux978.IN63
AVS_Address[7] => Mux979.IN63
AVS_Address[7] => Mux980.IN63
AVS_Address[7] => Mux981.IN63
AVS_Address[7] => Mux982.IN63
AVS_Address[7] => Mux983.IN63
AVS_Address[7] => Mux984.IN63
AVS_Address[7] => Mux985.IN63
AVS_Address[7] => Mux986.IN63
AVS_Address[7] => Mux987.IN63
AVS_Address[7] => Mux988.IN63
AVS_Address[7] => Mux989.IN63
AVS_Address[7] => Mux990.IN63
AVS_Address[7] => Mux991.IN63
AVS_Address[7] => Mux992.IN63
AVS_Address[7] => Mux993.IN63
AVS_Address[7] => Mux994.IN63
AVS_Address[7] => Mux995.IN63
AVS_Address[7] => Mux996.IN63
AVS_Address[7] => Mux997.IN63
AVS_Address[7] => Mux998.IN63
AVS_Address[7] => Mux999.IN63
AVS_Address[7] => Mux1000.IN63
AVS_Address[7] => Mux1001.IN63
AVS_Address[7] => Mux1002.IN63
AVS_Address[7] => Mux1003.IN63
AVS_Address[7] => Mux1004.IN63
AVS_Address[7] => Mux1005.IN63
AVS_Address[7] => Mux1006.IN63
AVS_Address[7] => Mux1007.IN63
AVS_Address[7] => Mux1008.IN63
AVS_Address[7] => Mux1009.IN63
AVS_Address[7] => Mux1010.IN63
AVS_Address[7] => Mux1011.IN63
AVS_Address[7] => Mux1012.IN63
AVS_Address[7] => Mux1013.IN63
AVS_Address[7] => Mux1014.IN63
AVS_Address[7] => Mux1015.IN63
AVS_Address[7] => Mux1016.IN63
AVS_Address[7] => Mux1017.IN63
AVS_Address[7] => Mux1018.IN63
AVS_Address[7] => Mux1019.IN63
AVS_Address[7] => Mux1020.IN63
AVS_Address[7] => Mux1021.IN63
AVS_Address[7] => Mux1022.IN63
AVS_Address[7] => Mux1023.IN63
AVS_Address[7] => Mux1024.IN63
AVS_Address[7] => Mux1025.IN63
AVS_Address[7] => Mux1026.IN63
AVS_Address[7] => Mux1027.IN63
AVS_Address[7] => Mux1028.IN63
AVS_Address[7] => Mux1029.IN63
AVS_Address[7] => Mux1030.IN63
AVS_Address[7] => Mux1031.IN63
AVS_Address[7] => Mux1032.IN63
AVS_Address[7] => Mux1033.IN63
AVS_Address[7] => Mux1034.IN63
AVS_Address[7] => Mux1035.IN63
AVS_Address[7] => Mux1036.IN63
AVS_Address[7] => Mux1037.IN63
AVS_Address[7] => Mux1038.IN63
AVS_Address[7] => Mux1039.IN63
AVS_Address[7] => Mux1040.IN63
AVS_Address[7] => Mux1041.IN64
AVS_Address[7] => Mux1042.IN63
AVS_Address[7] => Mux1043.IN63
AVS_Address[7] => Mux1044.IN63
AVS_Address[7] => Mux1045.IN63
AVS_Address[7] => Mux1046.IN63
AVS_Address[7] => Mux1047.IN63
AVS_Address[7] => Mux1048.IN63
AVS_Address[7] => Mux1049.IN63
AVS_Address[7] => Mux1050.IN63
AVS_Address[7] => Mux1051.IN63
AVS_Address[7] => Mux1052.IN63
AVS_Address[7] => Mux1053.IN63
AVS_Address[7] => Mux1054.IN63
AVS_Address[7] => Mux1055.IN63
AVS_Address[7] => Mux1056.IN63
AVS_Address[7] => Mux1057.IN63
AVS_Address[7] => Mux1058.IN63
AVS_Address[7] => Mux1059.IN63
AVS_Address[7] => Mux1060.IN63
AVS_Address[7] => Mux1061.IN63
AVS_Address[7] => Mux1062.IN63
AVS_Address[7] => Mux1063.IN63
AVS_Address[7] => Mux1064.IN63
AVS_Address[7] => Mux1065.IN63
AVS_Address[7] => Mux1066.IN63
AVS_Address[7] => Mux1067.IN63
AVS_Address[7] => Mux1068.IN63
AVS_Address[7] => Mux1069.IN63
AVS_Address[7] => Mux1070.IN63
AVS_Address[7] => Mux1071.IN63
AVS_Address[7] => Mux1072.IN63
AVS_Address[7] => Mux1073.IN63
AVS_Address[7] => Mux1074.IN63
AVS_Address[7] => Mux1075.IN63
AVS_Address[7] => Mux1076.IN63
AVS_Address[7] => Mux1077.IN63
AVS_Address[7] => Mux1078.IN63
AVS_Address[7] => Mux1079.IN63
AVS_Address[7] => Mux1080.IN63
AVS_Address[7] => Mux1081.IN63
AVS_Address[7] => Mux1082.IN63
AVS_Address[7] => Mux1083.IN63
AVS_Address[7] => Mux1084.IN63
AVS_Address[7] => Mux1085.IN63
AVS_Address[7] => Mux1086.IN63
AVS_Address[7] => Mux1087.IN63
AVS_Address[7] => Mux1088.IN63
AVS_Address[7] => Mux1089.IN63
AVS_Address[7] => Mux1090.IN63
AVS_Address[7] => Mux1091.IN63
AVS_Address[7] => Mux1092.IN63
AVS_Address[7] => Mux1093.IN63
AVS_Address[7] => Mux1094.IN63
AVS_Address[7] => Mux1095.IN63
AVS_Address[7] => Mux1096.IN63
AVS_Address[7] => Mux1097.IN63
AVS_Address[7] => Mux1098.IN63
AVS_Address[7] => Mux1099.IN63
AVS_Address[7] => Mux1100.IN63
AVS_Address[7] => Mux1101.IN63
AVS_Address[7] => Mux1102.IN63
AVS_Address[7] => Mux1103.IN63
AVS_Address[7] => Mux1104.IN63
AVS_Address[7] => Mux1105.IN63
AVS_Address[7] => Mux1106.IN63
AVS_Address[7] => Mux1107.IN63
AVS_Address[7] => Mux1108.IN63
AVS_Address[7] => Mux1109.IN63
AVS_Address[7] => Mux1110.IN63
AVS_Address[7] => Mux1111.IN63
AVS_Address[7] => Mux1112.IN63
AVS_Address[7] => Mux1113.IN63
AVS_Address[7] => Mux1114.IN63
AVS_Address[7] => Mux1115.IN63
AVS_Address[7] => Mux1116.IN63
AVS_Address[7] => Mux1117.IN63
AVS_Address[7] => Mux1118.IN63
AVS_Address[7] => Mux1119.IN63
AVS_Address[7] => Mux1120.IN63
AVS_Address[7] => Mux1121.IN63
AVS_Address[7] => Mux1122.IN63
AVS_Address[7] => Mux1123.IN63
AVS_Address[7] => Mux1124.IN63
AVS_Address[7] => Mux1125.IN63
AVS_Address[7] => Mux1126.IN63
AVS_Address[7] => Mux1127.IN63
AVS_Address[7] => Mux1128.IN63
AVS_Address[7] => Mux1129.IN63
AVS_Address[7] => Mux1130.IN63
AVS_Address[7] => Mux1131.IN63
AVS_Address[7] => Mux1132.IN63
AVS_Address[7] => Mux1133.IN63
AVS_Address[7] => Mux1134.IN63
AVS_Address[7] => Mux1135.IN63
AVS_Address[7] => Mux1136.IN63
AVS_Address[7] => Mux1137.IN63
AVS_Address[7] => Mux1138.IN63
AVS_Address[7] => Mux1139.IN63
AVS_Address[7] => Mux1140.IN63
AVS_Address[7] => Mux1141.IN63
AVS_Address[7] => Mux1142.IN63
AVS_Address[7] => Mux1143.IN63
AVS_Address[7] => Mux1144.IN63
AVS_Address[7] => Mux1145.IN63
AVS_Address[7] => Mux1146.IN63
AVS_Address[7] => Mux1147.IN63
AVS_Address[7] => Mux1148.IN63
AVS_Address[7] => Mux1149.IN63
AVS_Address[7] => Mux1150.IN63
AVS_Address[7] => Mux1151.IN63
AVS_Address[7] => Mux1152.IN63
AVS_Address[7] => Mux1153.IN63
AVS_Address[7] => Mux1154.IN63
AVS_Address[7] => Mux1155.IN63
AVS_Address[7] => Mux1156.IN63
AVS_Address[7] => Mux1157.IN63
AVS_Address[7] => Mux1158.IN63
AVS_Address[7] => Mux1159.IN63
AVS_Address[7] => Mux1160.IN63
AVS_Address[7] => Mux1161.IN63
AVS_Address[7] => Mux1162.IN63
AVS_Address[7] => Mux1163.IN63
AVS_Address[7] => Mux1164.IN63
AVS_Address[7] => Mux1165.IN63
AVS_Address[7] => Mux1166.IN63
AVS_Address[7] => Mux1167.IN63
AVS_Address[7] => Mux1168.IN63
AVS_Address[7] => Mux1169.IN63
AVS_Address[7] => Mux1170.IN63
AVS_Address[7] => Mux1171.IN63
AVS_Address[7] => Mux1172.IN63
AVS_Address[7] => Mux1173.IN63
AVS_Address[7] => Mux1174.IN63
AVS_Address[7] => Mux1175.IN63
AVS_Address[7] => Mux1176.IN63
AVS_Address[7] => Mux1177.IN63
AVS_Address[7] => Mux1178.IN63
AVS_Address[7] => Mux1179.IN63
AVS_Address[7] => Mux1180.IN63
AVS_Address[7] => Mux1181.IN63
AVS_Address[7] => Mux1182.IN63
AVS_Address[7] => Mux1183.IN63
AVS_Address[7] => Mux1184.IN63
AVS_Address[7] => Mux1185.IN63
AVS_Address[7] => Mux1186.IN63
AVS_Address[7] => Mux1187.IN63
AVS_Address[7] => Mux1188.IN63
AVS_Address[7] => Mux1189.IN63
AVS_Address[7] => Mux1190.IN63
AVS_Address[7] => Mux1191.IN63
AVS_Address[7] => Mux1192.IN63
AVS_Address[7] => Mux1193.IN63
AVS_Address[7] => Mux1194.IN63
AVS_Address[7] => Mux1195.IN63
AVS_Address[7] => Mux1196.IN63
AVS_Address[7] => Mux1197.IN63
AVS_Address[7] => Mux1198.IN63
AVS_Address[7] => Mux1199.IN63
AVS_Address[7] => Mux1200.IN63
AVS_Address[7] => Mux1201.IN63
AVS_Address[7] => Mux1202.IN63
AVS_Address[7] => Mux1203.IN63
AVS_Address[7] => Mux1204.IN63
AVS_Address[7] => Mux1205.IN63
AVS_Address[7] => Mux1206.IN63
AVS_Address[7] => Mux1207.IN63
AVS_Address[7] => Mux1208.IN63
AVS_Address[7] => Mux1209.IN63
AVS_Address[7] => Mux1210.IN63
AVS_Address[7] => Mux1211.IN63
AVS_Address[7] => Mux1212.IN63
AVS_Address[7] => Mux1213.IN63
AVS_Address[7] => Mux1214.IN63
AVS_Address[7] => Mux1215.IN63
AVS_Address[7] => Mux1216.IN63
AVS_Address[7] => Mux1217.IN63
AVS_Address[7] => Mux1218.IN63
AVS_Address[7] => Mux1219.IN63
AVS_Address[7] => Mux1220.IN63
AVS_Address[7] => Mux1221.IN63
AVS_Address[7] => Mux1222.IN63
AVS_Address[7] => Mux1223.IN63
AVS_Address[7] => Mux1224.IN63
AVS_Address[7] => Mux1225.IN63
AVS_Address[7] => Mux1226.IN63
AVS_Address[7] => Mux1227.IN63
AVS_Address[7] => Mux1228.IN63
AVS_Address[7] => Mux1229.IN63
AVS_Address[7] => Mux1230.IN63
AVS_Address[7] => Mux1231.IN63
AVS_Address[7] => Mux1232.IN63
AVS_Address[7] => Mux1233.IN63
AVS_Address[7] => Mux1234.IN63
AVS_Address[7] => Mux1235.IN63
AVS_Address[7] => Mux1236.IN63
AVS_Address[7] => Mux1237.IN63
AVS_Address[7] => Mux1238.IN63
AVS_Address[7] => Mux1239.IN63
AVS_Address[7] => Mux1240.IN63
AVS_Address[7] => Mux1241.IN63
AVS_Address[7] => Mux1242.IN63
AVS_Address[7] => Mux1243.IN63
AVS_Address[7] => Mux1244.IN63
AVS_Address[7] => Mux1245.IN63
AVS_Address[7] => Mux1246.IN63
AVS_Address[7] => Mux1247.IN63
AVS_Address[7] => Mux1248.IN63
AVS_Address[7] => Mux1249.IN63
AVS_Address[7] => Mux1250.IN63
AVS_Address[7] => Mux1251.IN63
AVS_Address[7] => Mux1252.IN63
AVS_Address[7] => Mux1253.IN63
AVS_Address[7] => Mux1254.IN63
AVS_Address[7] => Mux1255.IN63
AVS_Address[7] => Mux1256.IN63
AVS_Address[7] => Mux1257.IN63
AVS_Address[7] => Mux1258.IN63
AVS_Address[7] => Mux1259.IN63
AVS_Address[7] => Mux1260.IN63
AVS_Address[7] => Mux1261.IN63
AVS_Address[7] => Mux1262.IN63
AVS_Address[7] => Mux1263.IN63
AVS_Address[7] => Mux1264.IN63
AVS_Address[7] => Mux1265.IN63
AVS_Address[7] => Mux1266.IN63
AVS_Address[7] => Mux1267.IN63
AVS_Address[7] => Mux1268.IN63
AVS_Address[7] => Mux1269.IN63
AVS_Address[7] => Mux1270.IN63
AVS_Address[7] => Mux1271.IN63
AVS_Address[7] => Mux1272.IN63
AVS_Address[7] => Mux1273.IN63
AVS_Address[7] => Mux1274.IN63
AVS_Address[7] => Mux1275.IN63
AVS_Address[7] => Mux1276.IN63
AVS_Address[7] => Mux1277.IN63
AVS_Address[7] => Mux1278.IN63
AVS_Address[7] => Mux1279.IN63
AVS_Address[7] => Mux1280.IN63
AVS_Address[7] => Mux1281.IN63
AVS_Address[7] => Mux1282.IN63
AVS_Address[7] => Mux1283.IN63
AVS_Address[7] => Mux1284.IN63
AVS_Address[7] => Mux1285.IN63
AVS_Address[7] => Mux1286.IN63
AVS_Address[7] => Mux1287.IN63
AVS_Address[7] => Mux1288.IN63
AVS_Address[7] => Mux1289.IN63
AVS_Address[7] => Mux1290.IN63
AVS_Address[7] => Mux1291.IN63
AVS_Address[7] => Mux1292.IN63
AVS_Address[7] => Mux1293.IN63
AVS_Address[7] => Mux1294.IN63
AVS_Address[7] => Mux1295.IN63
AVS_Address[7] => Mux1296.IN63
AVS_Address[7] => Mux1297.IN63
AVS_Address[7] => Mux1298.IN63
AVS_Address[7] => Mux1299.IN63
AVS_Address[7] => Mux1300.IN63
AVS_Address[7] => Mux1301.IN63
AVS_Address[7] => Mux1302.IN63
AVS_Address[7] => Mux1303.IN63
AVS_Address[7] => Mux1304.IN63
AVS_Address[7] => Mux1305.IN63
AVS_Address[7] => Mux1306.IN63
AVS_Address[7] => Mux1307.IN63
AVS_Address[7] => Mux1308.IN63
AVS_Address[7] => Mux1309.IN63
AVS_Address[7] => Mux1310.IN63
AVS_Address[7] => Mux1311.IN63
AVS_Address[7] => Mux1312.IN63
AVS_Address[7] => Mux1313.IN63
AVS_Address[7] => Mux1314.IN63
AVS_Address[7] => Mux1315.IN63
AVS_Address[7] => Mux1316.IN63
AVS_Address[7] => Mux1317.IN63
AVS_Address[7] => Mux1318.IN63
AVS_Address[7] => Mux1319.IN63
AVS_Address[7] => Mux1320.IN63
AVS_Address[7] => Mux1321.IN63
AVS_Address[7] => Mux1322.IN63
AVS_Address[7] => Mux1323.IN63
AVS_Address[7] => Mux1324.IN63
AVS_Address[7] => Mux1325.IN63
AVS_Address[7] => Mux1326.IN63
AVS_Address[7] => Mux1327.IN63
AVS_Address[7] => Mux1328.IN63
AVS_Address[7] => Mux1329.IN63
AVS_Address[7] => Mux1330.IN63
AVS_Address[7] => Mux1331.IN63
AVS_Address[7] => Mux1332.IN63
AVS_Address[7] => Mux1333.IN63
AVS_Address[7] => Mux1334.IN63
AVS_Address[7] => Mux1335.IN63
AVS_Address[7] => Mux1336.IN63
AVS_Address[7] => Mux1337.IN63
AVS_Address[7] => Mux1338.IN63
AVS_Address[7] => Mux1339.IN63
AVS_Address[7] => Mux1340.IN63
AVS_Address[7] => Mux1341.IN63
AVS_Address[7] => Mux1342.IN63
AVS_Address[7] => Mux1343.IN63
AVS_Address[7] => Mux1344.IN63
AVS_Address[7] => Mux1345.IN63
AVS_Address[7] => Mux1346.IN63
AVS_Address[7] => Mux1347.IN63
AVS_Address[7] => Mux1348.IN63
AVS_Address[7] => Mux1349.IN63
AVS_Address[7] => Mux1350.IN63
AVS_Address[7] => Mux1351.IN63
AVS_Address[7] => Mux1352.IN63
AVS_Address[7] => Mux1353.IN63
AVS_Address[7] => Mux1354.IN63
AVS_Address[7] => Mux1355.IN63
AVS_Address[7] => Mux1356.IN63
AVS_Address[7] => Mux1357.IN63
AVS_Address[7] => Mux1358.IN63
AVS_Address[7] => Mux1359.IN63
AVS_Address[7] => Mux1360.IN63
AVS_Address[7] => Mux1361.IN63
AVS_Address[7] => Mux1362.IN63
AVS_Address[7] => Mux1363.IN63
AVS_Address[7] => Mux1364.IN63
AVS_Address[7] => Mux1365.IN63
AVS_Address[7] => Mux1366.IN63
AVS_Address[7] => Mux1367.IN63
AVS_Address[7] => Mux1368.IN63
AVS_Address[7] => Mux1369.IN63
AVS_Address[7] => Mux1370.IN63
AVS_Address[7] => Mux1371.IN63
AVS_Address[7] => Mux1372.IN63
AVS_Address[7] => Mux1373.IN63
AVS_Address[7] => Mux1374.IN63
AVS_Address[7] => Mux1375.IN63
AVS_Address[7] => Mux1376.IN63
AVS_Address[7] => Mux1377.IN63
AVS_Address[7] => Mux1378.IN63
AVS_Address[7] => Mux1379.IN63
AVS_Address[7] => Mux1380.IN63
AVS_Address[7] => Mux1381.IN63
AVS_Address[7] => Mux1382.IN63
AVS_Address[7] => Mux1383.IN63
AVS_Address[7] => Mux1384.IN63
AVS_Address[7] => Mux1385.IN63
AVS_Address[7] => Mux1386.IN63
AVS_Address[7] => Mux1387.IN63
AVS_Address[7] => Mux1388.IN63
AVS_Address[7] => Mux1389.IN63
AVS_Address[7] => Mux1390.IN63
AVS_Address[7] => Mux1391.IN63
AVS_Address[7] => Mux1392.IN63
AVS_Address[7] => Mux1393.IN63
AVS_Address[7] => Mux1394.IN63
AVS_Address[7] => Mux1395.IN63
AVS_Address[7] => Mux1396.IN63
AVS_Address[7] => Mux1397.IN63
AVS_Address[7] => Mux1398.IN63
AVS_Address[7] => Mux1399.IN63
AVS_Address[7] => Mux1400.IN63
AVS_Address[7] => Mux1401.IN63
AVS_Address[7] => Mux1402.IN63
AVS_Address[7] => Mux1403.IN63
AVS_Address[7] => Mux1404.IN63
AVS_Address[7] => Mux1405.IN63
AVS_Address[7] => Mux1406.IN63
AVS_Address[7] => Mux1407.IN63
AVS_Address[7] => Mux1408.IN63
AVS_Address[7] => Mux1409.IN63
AVS_Address[7] => Mux1410.IN63
AVS_Address[7] => Mux1411.IN63
AVS_Address[7] => Mux1412.IN63
AVS_Address[7] => Mux1413.IN63
AVS_Address[7] => Mux1414.IN63
AVS_Address[7] => Mux1415.IN63
AVS_Address[7] => Mux1416.IN63
AVS_Address[7] => Mux1417.IN63
AVS_Address[7] => Mux1418.IN63
AVS_Address[7] => Mux1419.IN63
AVS_Address[7] => Mux1420.IN63
AVS_Address[7] => Mux1421.IN63
AVS_Address[7] => Mux1422.IN63
AVS_Address[7] => Mux1423.IN63
AVS_Address[7] => Mux1424.IN63
AVS_Address[7] => Mux1425.IN63
AVS_Address[7] => Mux1426.IN63
AVS_Address[7] => Mux1427.IN63
AVS_Address[7] => Mux1428.IN63
AVS_Address[7] => Mux1429.IN63
AVS_Address[7] => Mux1430.IN63
AVS_Address[7] => Mux1431.IN63
AVS_Address[7] => Mux1432.IN63
AVS_Address[7] => Mux1433.IN63
AVS_Address[7] => Mux1434.IN63
AVS_Address[7] => Mux1435.IN63
AVS_Address[7] => Mux1436.IN63
AVS_Address[7] => Mux1437.IN63
AVS_Address[7] => Mux1438.IN63
AVS_Address[7] => Mux1439.IN63
AVS_Address[7] => Mux1440.IN63
AVS_Address[7] => Mux1441.IN63
AVS_Address[7] => Mux1442.IN63
AVS_Address[7] => Mux1443.IN63
AVS_Address[7] => Mux1444.IN63
AVS_Address[7] => Mux1445.IN63
AVS_Address[7] => Mux1446.IN63
AVS_Address[7] => Mux1447.IN63
AVS_Address[7] => Mux1448.IN63
AVS_Address[7] => Mux1449.IN63
AVS_Address[7] => Mux1450.IN63
AVS_Address[7] => Mux1451.IN63
AVS_Address[7] => Mux1452.IN63
AVS_Address[7] => Mux1453.IN63
AVS_Address[7] => Mux1454.IN63
AVS_Address[7] => Mux1455.IN63
AVS_Address[7] => Mux1456.IN63
AVS_Address[7] => Mux1457.IN63
AVS_Address[7] => Mux1458.IN63
AVS_Address[7] => Mux1459.IN63
AVS_Address[7] => Mux1460.IN63
AVS_Address[7] => Mux1461.IN63
AVS_Address[7] => Mux1462.IN63
AVS_Address[7] => Mux1463.IN63
AVS_Address[7] => Mux1464.IN63
AVS_Address[7] => Mux1465.IN63
AVS_Address[7] => Mux1466.IN63
AVS_Address[7] => Mux1467.IN63
AVS_Address[7] => Mux1468.IN63
AVS_Address[7] => Mux1469.IN63
AVS_Address[7] => Mux1470.IN63
AVS_Address[7] => Mux1471.IN63
AVS_Address[7] => Mux1472.IN63
AVS_Address[7] => Mux1473.IN63
AVS_Address[7] => Mux1474.IN63
AVS_Address[7] => Mux1475.IN63
AVS_Address[7] => Mux1476.IN63
AVS_Address[7] => Mux1477.IN63
AVS_Address[7] => Mux1478.IN63
AVS_Address[7] => Mux1479.IN63
AVS_Address[7] => Mux1480.IN63
AVS_Address[7] => Mux1481.IN63
AVS_Address[7] => Mux1482.IN63
AVS_Address[7] => Mux1483.IN63
AVS_Address[7] => Mux1484.IN63
AVS_Address[7] => Mux1485.IN63
AVS_Address[7] => Mux1486.IN63
AVS_Address[7] => Mux1487.IN63
AVS_Address[7] => Mux1488.IN63
AVS_Address[7] => Mux1489.IN63
AVS_Address[7] => Mux1490.IN63
AVS_Address[7] => Mux1491.IN63
AVS_Address[7] => Mux1492.IN63
AVS_Address[7] => Mux1493.IN63
AVS_Address[7] => Mux1494.IN63
AVS_Address[7] => Mux1495.IN63
AVS_Address[7] => Mux1496.IN63
AVS_Address[7] => Mux1497.IN63
AVS_Address[7] => Mux1498.IN63
AVS_Address[7] => Mux1499.IN63
AVS_Address[7] => Mux1500.IN63
AVS_Address[7] => Mux1501.IN63
AVS_Address[7] => Mux1502.IN63
AVS_Address[7] => Mux1503.IN63
AVS_Address[7] => Mux1504.IN63
AVS_Address[7] => Mux1505.IN63
AVS_Address[7] => Mux1506.IN63
AVS_Address[7] => Mux1507.IN63
AVS_Address[7] => Mux1508.IN63
AVS_Address[7] => Mux1509.IN63
AVS_Address[7] => Mux1510.IN63
AVS_Address[7] => Mux1511.IN63
AVS_Address[7] => Mux1512.IN63
AVS_Address[7] => Mux1513.IN63
AVS_Address[7] => Mux1514.IN63
AVS_Address[7] => Mux1515.IN63
AVS_Address[7] => Mux1516.IN63
AVS_Address[7] => Mux1517.IN63
AVS_Address[7] => Mux1518.IN63
AVS_Address[7] => Mux1519.IN63
AVS_Address[7] => Mux1520.IN63
AVS_Address[7] => Mux1521.IN63
AVS_Address[7] => Mux1522.IN63
AVS_Address[7] => Mux1523.IN63
AVS_Address[7] => Mux1524.IN63
AVS_Address[7] => Mux1525.IN63
AVS_Address[7] => Mux1526.IN63
AVS_Address[7] => Mux1527.IN63
AVS_Address[7] => Mux1528.IN63
AVS_Address[7] => Mux1529.IN63
AVS_Address[7] => Mux1530.IN63
AVS_Address[7] => Mux1531.IN63
AVS_Address[7] => Mux1532.IN63
AVS_Address[7] => Mux1533.IN63
AVS_Address[7] => Mux1534.IN63
AVS_Address[7] => Mux1535.IN63
AVS_Address[7] => Mux1536.IN63
AVS_Address[7] => Mux1537.IN63
AVS_Address[7] => Mux1538.IN63
AVS_Address[7] => Mux1539.IN63
AVS_Address[7] => Mux1540.IN63
AVS_Address[7] => Mux1541.IN63
AVS_Address[7] => Mux1542.IN63
AVS_Address[7] => Mux1543.IN63
AVS_Address[7] => Mux1544.IN63
AVS_Address[7] => Mux1545.IN63
AVS_Address[7] => Mux1546.IN63
AVS_Address[7] => Mux1547.IN63
AVS_Address[7] => Mux1548.IN63
AVS_Address[7] => Mux1549.IN63
AVS_Address[7] => Mux1550.IN63
AVS_Address[7] => Mux1551.IN63
AVS_Address[7] => Mux1552.IN63
AVS_Address[7] => Mux1553.IN63
AVS_Address[7] => Mux1554.IN63
AVS_Address[7] => Mux1555.IN63
AVS_Address[7] => Mux1556.IN63
AVS_Address[7] => Mux1557.IN63
AVS_Address[7] => Mux1558.IN63
AVS_Address[7] => Mux1559.IN63
AVS_Address[7] => Mux1560.IN63
AVS_Address[7] => Mux1561.IN63
AVS_Address[7] => Mux1562.IN63
AVS_Address[7] => Mux1563.IN63
AVS_Address[7] => Mux1564.IN63
AVS_Address[7] => Mux1565.IN63
AVS_Address[7] => Mux1566.IN63
AVS_Address[7] => Mux1567.IN63
AVS_Address[7] => Mux1568.IN63
AVS_Address[7] => Mux1569.IN63
AVS_Address[7] => Mux1570.IN63
AVS_Address[7] => Mux1571.IN63
AVS_Address[7] => Mux1572.IN63
AVS_Address[7] => Mux1573.IN63
AVS_Address[7] => Mux1574.IN63
AVS_Address[7] => Mux1575.IN63
AVS_Address[7] => Mux1576.IN63
AVS_Address[7] => Mux1577.IN63
AVS_Address[7] => Mux1578.IN63
AVS_Address[7] => Mux1579.IN63
AVS_Address[7] => Mux1580.IN63
AVS_Address[7] => Mux1581.IN63
AVS_Address[7] => Mux1582.IN63
AVS_Address[7] => Mux1583.IN63
AVS_Address[7] => Mux1584.IN63
AVS_Address[7] => Mux1585.IN63
AVS_Address[7] => Mux1586.IN63
AVS_Address[7] => Mux1587.IN63
AVS_Address[7] => Mux1588.IN63
AVS_Address[7] => Mux1589.IN63
AVS_Address[7] => Mux1590.IN63
AVS_Address[7] => Mux1591.IN63
AVS_Address[7] => Mux1592.IN63
AVS_Address[7] => Mux1593.IN63
AVS_Address[7] => Mux1594.IN63
AVS_Address[7] => Mux1595.IN63
AVS_Address[7] => Mux1596.IN63
AVS_Address[7] => Mux1597.IN63
AVS_Address[7] => Mux1598.IN63
AVS_Address[7] => Mux1599.IN63
AVS_Address[7] => Mux1600.IN63
AVS_Address[7] => Mux1601.IN63
AVS_Address[7] => Mux1602.IN63
AVS_Address[7] => Mux1603.IN63
AVS_Address[7] => Mux1604.IN63
AVS_Address[7] => Mux1605.IN63
AVS_Address[7] => Mux1606.IN63
AVS_Address[7] => Mux1607.IN63
AVS_Address[7] => Mux1608.IN63
AVS_Address[7] => Mux1609.IN63
AVS_Address[7] => Mux1610.IN63
AVS_Address[7] => Mux1611.IN63
AVS_Address[7] => Mux1612.IN63
AVS_Address[7] => Mux1613.IN63
AVS_Address[7] => Mux1614.IN63
AVS_Address[7] => Mux1615.IN63
AVS_Address[7] => Mux1616.IN63
AVS_Address[7] => Mux1617.IN63
AVS_Address[7] => Mux1618.IN63
AVS_Address[7] => Mux1619.IN63
AVS_Address[7] => Mux1620.IN63
AVS_Address[7] => Mux1621.IN63
AVS_Address[7] => Mux1622.IN63
AVS_Address[7] => Mux1623.IN63
AVS_Address[7] => Mux1624.IN63
AVS_Address[7] => Mux1625.IN63
AVS_Address[7] => Mux1626.IN63
AVS_Address[7] => Mux1627.IN63
AVS_Address[7] => Mux1628.IN63
AVS_Address[7] => Mux1629.IN63
AVS_Address[7] => Mux1630.IN63
AVS_Address[7] => Mux1631.IN63
AVS_Address[7] => Mux1632.IN63
AVS_Address[7] => Mux1633.IN63
AVS_Address[7] => Mux1634.IN63
AVS_Address[7] => Mux1635.IN63
AVS_Address[7] => Mux1636.IN63
AVS_Address[7] => Mux1637.IN63
AVS_Address[7] => Mux1638.IN63
AVS_Address[7] => Mux1639.IN63
AVS_Address[7] => Mux1640.IN63
AVS_Address[7] => Mux1641.IN63
AVS_Address[7] => Mux1642.IN63
AVS_Address[7] => Mux1643.IN63
AVS_Address[7] => Mux1644.IN63
AVS_Address[7] => Mux1645.IN63
AVS_Address[7] => Mux1646.IN63
AVS_Address[7] => Mux1647.IN63
AVS_Address[7] => Mux1648.IN63
AVS_Address[7] => Mux1649.IN63
AVS_Address[7] => Mux1650.IN63
AVS_Address[7] => Mux1651.IN63
AVS_Address[7] => Mux1652.IN63
AVS_Address[7] => Mux1653.IN63
AVS_Address[7] => Mux1654.IN63
AVS_Address[7] => Mux1655.IN63
AVS_Address[7] => Mux1656.IN63
AVS_Address[7] => Mux1657.IN63
AVS_Address[7] => Mux1658.IN63
AVS_Address[7] => Mux1659.IN63
AVS_Address[7] => Mux1660.IN63
AVS_Address[7] => Mux1661.IN63
AVS_Address[7] => Mux1662.IN63
AVS_Address[7] => Mux1663.IN63
AVS_Address[7] => Mux1664.IN63
AVS_Address[7] => Mux1665.IN63
AVS_Address[7] => Mux1666.IN63
AVS_Address[7] => Mux1667.IN63
AVS_Address[7] => Mux1668.IN63
AVS_Address[7] => Mux1669.IN63
AVS_Address[7] => Mux1670.IN63
AVS_Address[7] => Mux1671.IN63
AVS_Address[7] => Mux1672.IN63
AVS_Address[7] => Mux1673.IN63
AVS_Address[7] => Mux1674.IN63
AVS_Address[7] => Mux1675.IN63
AVS_Address[7] => Mux1676.IN63
AVS_Address[7] => Mux1677.IN63
AVS_Address[7] => Mux1678.IN63
AVS_Address[7] => Mux1679.IN63
AVS_Address[7] => Mux1680.IN63
AVS_Address[7] => Mux1681.IN63
AVS_Address[7] => Mux1682.IN63
AVS_Address[7] => Mux1683.IN63
AVS_Address[7] => Mux1684.IN63
AVS_Address[7] => Mux1685.IN63
AVS_Address[7] => Mux1686.IN63
AVS_Address[7] => Mux1687.IN63
AVS_Address[7] => Mux1688.IN63
AVS_Address[7] => Mux1689.IN63
AVS_Address[7] => Mux1690.IN63
AVS_Address[7] => Mux1691.IN63
AVS_Address[7] => Mux1692.IN63
AVS_Address[7] => Mux1693.IN63
AVS_Address[7] => Mux1694.IN63
AVS_Address[7] => Mux1695.IN63
AVS_Address[7] => Mux1696.IN63
AVS_Address[7] => Mux1697.IN63
AVS_Address[7] => Mux1698.IN63
AVS_Address[7] => Mux1699.IN63
AVS_Address[7] => Mux1700.IN63
AVS_Address[7] => Mux1701.IN63
AVS_Address[7] => Mux1702.IN63
AVS_Address[7] => Mux1703.IN63
AVS_Address[7] => Mux1704.IN63
AVS_Address[7] => Mux1705.IN63
AVS_Address[7] => Mux1706.IN63
AVS_Address[7] => Mux1707.IN63
AVS_Address[7] => Mux1708.IN63
AVS_Address[7] => Mux1709.IN63
AVS_Address[7] => Mux1710.IN63
AVS_Address[7] => Mux1711.IN63
AVS_Address[7] => Mux1712.IN63
AVS_Address[7] => Mux1713.IN63
AVS_Address[7] => Mux1714.IN63
AVS_Address[7] => Mux1715.IN63
AVS_Address[7] => Mux1716.IN63
AVS_Address[7] => Mux1717.IN63
AVS_Address[7] => Mux1718.IN63
AVS_Address[7] => Mux1719.IN63
AVS_Address[7] => Mux1720.IN63
AVS_Address[7] => Mux1721.IN63
AVS_Address[7] => Mux1722.IN63
AVS_Address[7] => Mux1723.IN63
AVS_Address[7] => Mux1724.IN63
AVS_Address[7] => Mux1725.IN63
AVS_Address[7] => Mux1726.IN63
AVS_Address[7] => Mux1727.IN63
AVS_Address[7] => Mux1728.IN63
AVS_Address[7] => Mux1729.IN63
AVS_Address[7] => Mux1730.IN63
AVS_Address[7] => Mux1731.IN63
AVS_Address[7] => Mux1732.IN63
AVS_Address[7] => Mux1733.IN63
AVS_Address[7] => Mux1734.IN63
AVS_Address[7] => Mux1735.IN63
AVS_Address[7] => Mux1736.IN63
AVS_Address[7] => Mux1737.IN63
AVS_Address[7] => Mux1738.IN63
AVS_Address[7] => Mux1739.IN63
AVS_Address[7] => Mux1740.IN63
AVS_Address[7] => Mux1741.IN63
AVS_Address[7] => Mux1742.IN63
AVS_Address[7] => Mux1743.IN63
AVS_Address[7] => Mux1744.IN63
AVS_Address[7] => Mux1745.IN63
AVS_Address[7] => Mux1746.IN63
AVS_Address[7] => Mux1747.IN63
AVS_Address[7] => Mux1748.IN63
AVS_Address[7] => Mux1749.IN63
AVS_Address[7] => Mux1750.IN63
AVS_Address[7] => Mux1751.IN63
AVS_Address[7] => Mux1752.IN63
AVS_Address[7] => Mux1753.IN63
AVS_Address[7] => Mux1754.IN63
AVS_Address[7] => Mux1755.IN63
AVS_Address[7] => Mux1756.IN63
AVS_Address[7] => Mux1757.IN63
AVS_Address[7] => Mux1758.IN63
AVS_Address[7] => Mux1759.IN63
AVS_Address[7] => Mux1760.IN63
AVS_Address[7] => Mux1761.IN63
AVS_Address[7] => Mux1762.IN63
AVS_Address[7] => Mux1763.IN63
AVS_Address[7] => Mux1764.IN63
AVS_Address[7] => Mux1765.IN63
AVS_Address[7] => Mux1766.IN63
AVS_Address[7] => Mux1767.IN63
AVS_Address[7] => Mux1768.IN63
AVS_Address[7] => Mux1769.IN63
AVS_Address[7] => Mux1770.IN63
AVS_Address[7] => Mux1771.IN63
AVS_Address[7] => Mux1772.IN63
AVS_Address[7] => Mux1773.IN63
AVS_Address[7] => Mux1774.IN63
AVS_Address[7] => Mux1775.IN63
AVS_Address[7] => Mux1776.IN63
AVS_Address[7] => Mux1777.IN63
AVS_Address[7] => Mux1778.IN63
AVS_Address[7] => Mux1779.IN63
AVS_Address[7] => Mux1780.IN63
AVS_Address[7] => Mux1781.IN63
AVS_Address[7] => Mux1782.IN63
AVS_Address[7] => Mux1783.IN63
AVS_Address[7] => Mux1784.IN63
AVS_Address[7] => Mux1785.IN63
AVS_Address[7] => Mux1786.IN63
AVS_Address[7] => Mux1787.IN63
AVS_Address[7] => Mux1788.IN63
AVS_Address[7] => Mux1789.IN63
AVS_Address[7] => Mux1790.IN63
AVS_Address[7] => Mux1791.IN63
AVS_Address[7] => Mux1792.IN63
AVS_Address[7] => Mux1793.IN63
AVS_Address[7] => Mux1794.IN63
AVS_Address[7] => Mux1795.IN63
AVS_Address[7] => Mux1796.IN63
AVS_Address[7] => Mux1797.IN63
AVS_Address[7] => Mux1798.IN63
AVS_Address[7] => Mux1799.IN63
AVS_Address[7] => Mux1800.IN63
AVS_Address[7] => Mux1801.IN63
AVS_Address[7] => Mux1802.IN63
AVS_Address[7] => Mux1803.IN63
AVS_Address[7] => Mux1804.IN63
AVS_Address[7] => Mux1805.IN63
AVS_Address[7] => Mux1806.IN63
AVS_Address[7] => Mux1807.IN63
AVS_Address[7] => Mux1808.IN63
AVS_Address[7] => Mux1809.IN63
AVS_Address[7] => Mux1810.IN63
AVS_Address[7] => Mux1811.IN63
AVS_Address[7] => Mux1812.IN63
AVS_Address[7] => Mux1813.IN63
AVS_Address[7] => Mux1814.IN63
AVS_Address[7] => Mux1815.IN63
AVS_Address[7] => Mux1816.IN63
AVS_Address[7] => Mux1817.IN63
AVS_Address[7] => Mux1818.IN63
AVS_Address[7] => Mux1819.IN63
AVS_Address[7] => Mux1820.IN63
AVS_Address[7] => Mux1821.IN63
AVS_Address[7] => Mux1822.IN63
AVS_Address[7] => Mux1823.IN63
AVS_Address[7] => Mux1824.IN63
AVS_Address[7] => Mux1825.IN63
AVS_Address[7] => Mux1826.IN63
AVS_Address[7] => Mux1827.IN63
AVS_Address[7] => Mux1828.IN63
AVS_Address[7] => Mux1829.IN63
AVS_Address[7] => Mux1830.IN63
AVS_Address[7] => Mux1831.IN63
AVS_Address[7] => Mux1832.IN63
AVS_Address[7] => Mux1833.IN63
AVS_Address[7] => Mux1834.IN63
AVS_Address[7] => Mux1835.IN63
AVS_Address[7] => Mux1836.IN63
AVS_Address[7] => Mux1837.IN63
AVS_Address[7] => Mux1838.IN63
AVS_Address[7] => Mux1839.IN63
AVS_Address[7] => Mux1840.IN63
AVS_Address[7] => Mux1841.IN63
AVS_Address[7] => Mux1842.IN63
AVS_Address[7] => Mux1843.IN63
AVS_Address[7] => Mux1844.IN63
AVS_Address[7] => Mux1845.IN63
AVS_Address[7] => Mux1846.IN63
AVS_Address[7] => Mux1847.IN63
AVS_Address[7] => Mux1848.IN63
AVS_Address[7] => Mux1849.IN63
AVS_Address[7] => Mux1850.IN63
AVS_Address[7] => Mux1851.IN63
AVS_Address[7] => Mux1852.IN63
AVS_Address[7] => Mux1853.IN63
AVS_Address[7] => Mux1854.IN63
AVS_Address[7] => Mux1855.IN63
AVS_Address[7] => Mux1856.IN63
AVS_Address[7] => Mux1857.IN63
AVS_Address[7] => Mux1858.IN63
AVS_Address[7] => Mux1859.IN63
AVS_Address[7] => Mux1860.IN63
AVS_Address[7] => Mux1861.IN63
AVS_Address[7] => Mux1862.IN63
AVS_Address[7] => Mux1863.IN63
AVS_Address[7] => Mux1864.IN63
AVS_Address[7] => Mux1865.IN63
AVS_Address[7] => Mux1866.IN63
AVS_Address[7] => Mux1867.IN63
AVS_Address[7] => Mux1868.IN63
AVS_Address[7] => Mux1869.IN63
AVS_Address[7] => Mux1870.IN63
AVS_Address[7] => Mux1871.IN63
AVS_Address[7] => Mux1872.IN63
AVS_Address[7] => Mux1873.IN63
AVS_Address[7] => Mux1874.IN63
AVS_Address[7] => Mux1875.IN63
AVS_Address[7] => Mux1876.IN63
AVS_Address[7] => Mux1877.IN63
AVS_Address[7] => Mux1878.IN63
AVS_Address[7] => Mux1879.IN63
AVS_Address[7] => Mux1880.IN63
AVS_Address[7] => Mux1881.IN63
AVS_Address[7] => Mux1882.IN63
AVS_Address[7] => Mux1883.IN63
AVS_Address[7] => Mux1884.IN63
AVS_Address[7] => Mux1885.IN63
AVS_Address[7] => Mux1886.IN63
AVS_Address[7] => Mux1887.IN63
AVS_Address[7] => Mux1888.IN63
AVS_Address[7] => Mux1889.IN63
AVS_Address[7] => Mux1890.IN63
AVS_Address[7] => Mux1891.IN63
AVS_Address[7] => Mux1892.IN63
AVS_Address[7] => Mux1893.IN63
AVS_Address[7] => Mux1894.IN63
AVS_Address[7] => Mux1895.IN63
AVS_Address[7] => Mux1896.IN63
AVS_Address[7] => Mux1897.IN63
AVS_Address[7] => Mux1898.IN63
AVS_Address[7] => Mux1899.IN63
AVS_Address[7] => Mux1900.IN63
AVS_Address[7] => Mux1901.IN63
AVS_Address[7] => Mux1902.IN63
AVS_Address[7] => Mux1903.IN63
AVS_Address[7] => Mux1904.IN63
AVS_Address[7] => Mux1905.IN63
AVS_Address[7] => Mux1906.IN63
AVS_Address[7] => Mux1907.IN63
AVS_Address[7] => Mux1908.IN63
AVS_Address[7] => Mux1909.IN63
AVS_Address[7] => Mux1910.IN63
AVS_Address[7] => Mux1911.IN63
AVS_Address[7] => Mux1912.IN63
AVS_Address[7] => Mux1913.IN63
AVS_Address[7] => Mux1914.IN63
AVS_Address[7] => Mux1915.IN63
AVS_Address[7] => Mux1916.IN63
AVS_Address[7] => Mux1917.IN63
AVS_Address[7] => Mux1918.IN63
AVS_Address[7] => Mux1919.IN63
AVS_Address[7] => Mux1920.IN63
AVS_Address[7] => Mux1921.IN63
AVS_Address[7] => Mux1922.IN63
AVS_Address[7] => Mux1923.IN63
AVS_Address[7] => Mux1924.IN63
AVS_Address[7] => Mux1925.IN63
AVS_Address[7] => Mux1926.IN63
AVS_Address[7] => Mux1927.IN63
AVS_Address[7] => Mux1928.IN63
AVS_Address[7] => Mux1929.IN63
AVS_Address[7] => Mux1930.IN63
AVS_Address[7] => Mux1931.IN63
AVS_Address[7] => Mux1932.IN63
AVS_Address[7] => Mux1933.IN63
AVS_Address[7] => Mux1934.IN63
AVS_Address[7] => Mux1935.IN63
AVS_Address[7] => Mux1936.IN63
AVS_Address[7] => Mux1937.IN63
AVS_Address[7] => Mux1938.IN63
AVS_Address[7] => Mux1939.IN63
AVS_Address[7] => Mux1940.IN63
AVS_Address[7] => Mux1941.IN63
AVS_Address[7] => Mux1942.IN63
AVS_Address[7] => Mux1943.IN63
AVS_Address[7] => Mux1944.IN63
AVS_Address[7] => Mux1945.IN63
AVS_Address[7] => Mux1946.IN63
AVS_Address[7] => Mux1947.IN63
AVS_Address[7] => Mux1948.IN63
AVS_Address[7] => Mux1949.IN63
AVS_Address[7] => Mux1950.IN63
AVS_Address[7] => Mux1951.IN63
AVS_Address[7] => Mux1952.IN63
AVS_Address[7] => Mux1953.IN63
AVS_Address[7] => Mux1954.IN63
AVS_Address[7] => Mux1955.IN63
AVS_Address[7] => Mux1956.IN63
AVS_Address[7] => Mux1957.IN63
AVS_Address[7] => Mux1958.IN63
AVS_Address[7] => Mux1959.IN63
AVS_Address[7] => Mux1960.IN63
AVS_Address[7] => Mux1961.IN63
AVS_Address[7] => Mux1962.IN63
AVS_Address[7] => Mux1963.IN63
AVS_Address[7] => Mux1964.IN63
AVS_Address[7] => Mux1965.IN63
AVS_Address[7] => Mux1966.IN63
AVS_Address[7] => Mux1967.IN63
AVS_Address[7] => Mux1968.IN63
AVS_Address[7] => Mux1969.IN63
AVS_Address[7] => Mux1970.IN63
AVS_Address[7] => Mux1971.IN63
AVS_Address[7] => Mux1972.IN63
AVS_Address[7] => Mux1973.IN63
AVS_Address[7] => Mux1974.IN63
AVS_Address[7] => Mux1975.IN63
AVS_Address[7] => Mux1976.IN63
AVS_Address[7] => Mux1977.IN63
AVS_Address[7] => Mux1978.IN63
AVS_Address[7] => Mux1979.IN63
AVS_Address[7] => Mux1980.IN63
AVS_Address[7] => Mux1981.IN63
AVS_Address[7] => Mux1982.IN63
AVS_Address[7] => Mux1983.IN63
AVS_Address[7] => Mux1984.IN63
AVS_Address[7] => Mux1985.IN63
AVS_Address[7] => Mux1986.IN63
AVS_Address[7] => Mux1987.IN63
AVS_Address[7] => Mux1988.IN63
AVS_Address[7] => Mux1989.IN63
AVS_Address[7] => Mux1990.IN63
AVS_Address[7] => Mux1991.IN63
AVS_Address[7] => Mux1992.IN63
AVS_Address[7] => Mux1993.IN63
AVS_Address[7] => Mux1994.IN63
AVS_Address[7] => Mux1995.IN63
AVS_Address[7] => Mux1996.IN63
AVS_Address[7] => Mux1997.IN63
AVS_Address[7] => Mux1998.IN63
AVS_Address[7] => Mux1999.IN63
AVS_Address[7] => Mux2000.IN63
AVS_Address[7] => Mux2001.IN63
AVS_Address[7] => Mux2002.IN63
AVS_Address[7] => Mux2003.IN63
AVS_Address[7] => Mux2004.IN63
AVS_Address[7] => Mux2005.IN63
AVS_Address[7] => Mux2006.IN63
AVS_Address[7] => Mux2007.IN63
AVS_Address[7] => Mux2008.IN63
AVS_Address[7] => Mux2009.IN63
AVS_Address[7] => Mux2010.IN63
AVS_Address[7] => Mux2011.IN63
AVS_Address[7] => Mux2012.IN63
AVS_Address[7] => Mux2013.IN63
AVS_Address[7] => Mux2014.IN63
AVS_Address[7] => Mux2015.IN63
AVS_Address[7] => Mux2016.IN63
AVS_Address[7] => Mux2017.IN63
AVS_Address[7] => Equal0.IN0
AVS_Address[7] => Equal1.IN0
AVS_Address[7] => Equal2.IN0
AVS_Address[7] => Equal3.IN0
AVS_Address[7] => Equal4.IN0
AVS_Address[7] => Equal5.IN0
AVS_Address[7] => Equal6.IN0
AVS_Address[7] => Equal7.IN0
AVS_Address[7] => Equal8.IN0
AVS_Address[7] => Equal9.IN0
AVS_Address[7] => Equal10.IN0
AVS_Address[7] => Equal11.IN0
AVS_Address[7] => Equal12.IN0
AVS_Address[7] => Equal13.IN0
AVS_Address[7] => Equal14.IN0
AVS_Address[7] => Equal15.IN0
AVS_Address[7] => Equal16.IN0
AVS_Address[7] => Equal17.IN0
AVS_Address[7] => Equal18.IN0
AVS_Address[7] => Equal19.IN0
AVS_Address[7] => Equal20.IN0
AVS_Address[7] => Equal21.IN0
AVS_Address[7] => Equal22.IN0
AVS_Address[7] => Equal23.IN0
AVS_Address[7] => Equal24.IN0
AVS_Address[7] => Equal25.IN0
AVS_Address[7] => Equal26.IN0
AVS_Address[7] => Equal27.IN0
AVS_Address[7] => Equal28.IN0
AVS_Address[7] => Equal29.IN0
AVS_Address[7] => Equal30.IN0
AVS_Address[7] => Equal31.IN0
AVS_Address[7] => Equal32.IN0
AVS_Address[7] => Equal33.IN0
AVS_Address[7] => Equal34.IN0
AVS_Address[7] => Equal35.IN0
AVS_Address[7] => Equal36.IN0
AVS_Address[7] => Equal37.IN0
AVS_Address[7] => Equal38.IN0
AVS_Address[7] => Equal39.IN0
AVS_Address[7] => Equal40.IN0
AVS_Address[7] => Equal41.IN0
AVS_Address[7] => Equal42.IN0
AVS_Address[7] => Equal43.IN0
AVS_Address[7] => Equal44.IN0
AVS_Address[7] => Equal45.IN0
AVS_Address[7] => Equal46.IN0
AVS_Address[7] => Equal47.IN0
AVS_Address[7] => Equal48.IN0
AVS_Address[7] => Equal49.IN0
AVS_Address[7] => Equal50.IN0
AVS_Address[7] => Equal51.IN0
AVS_Address[7] => Equal52.IN0
AVS_Address[7] => Equal53.IN0
AVS_Address[7] => Equal54.IN0
AVS_Address[7] => Equal55.IN0
AVS_Address[7] => Equal56.IN0
AVS_Address[7] => Equal57.IN0
AVS_Address[7] => Equal58.IN0
AVS_Address[7] => Equal59.IN0
AVS_Address[7] => Equal60.IN0
AVS_Address[7] => Equal61.IN6
AVS_Address[7] => Equal62.IN5
AVS_Address[7] => Equal63.IN5
AVS_Address[7] => Equal64.IN4
AVS_Address[7] => Equal65.IN5
AVS_Address[7] => Equal66.IN4
AVS_Address[7] => Equal67.IN4
AVS_Address[7] => Equal68.IN3
AVS_Address[7] => Equal69.IN6
AVS_Address[7] => Equal70.IN5
AVS_Address[7] => Equal71.IN5
AVS_Address[7] => Equal72.IN4
AVS_Address[7] => Equal73.IN5
AVS_Address[7] => Equal74.IN4
AVS_Address[7] => Equal75.IN4
AVS_Address[7] => Equal76.IN3
AVS_Address[7] => Equal77.IN5
AVS_Address[7] => Equal78.IN4
AVS_Address[7] => Equal79.IN4
AVS_Address[7] => Equal80.IN3
AVS_Address[7] => Equal81.IN4
AVS_Address[7] => Equal82.IN3
AVS_Address[7] => Equal83.IN3
AVS_Address[7] => Equal84.IN2
AVS_Address[7] => Equal85.IN6
AVS_Address[7] => Equal86.IN5
AVS_Address[7] => Equal87.IN5
AVS_Address[7] => Equal88.IN4
AVS_Address[7] => Equal89.IN5
AVS_Address[7] => Equal90.IN4
AVS_Address[7] => Equal91.IN4
AVS_Address[7] => Equal92.IN3
AVS_Address[7] => Equal93.IN5
AVS_Address[7] => Equal94.IN4
AVS_Address[7] => Equal95.IN4
AVS_Address[7] => Equal96.IN3
AVS_Address[7] => Equal97.IN4
AVS_Address[7] => Equal98.IN3
AVS_Address[7] => Equal99.IN3
AVS_Address[7] => Equal100.IN2
AVS_Address[7] => Equal101.IN5
AVS_Address[7] => Equal102.IN4
AVS_Address[7] => Equal103.IN4
AVS_Address[7] => Equal104.IN3
AVS_Address[7] => Equal105.IN4
AVS_Address[7] => Equal106.IN3
AVS_Address[7] => Equal107.IN3
AVS_Address[7] => Equal108.IN2
AVS_Address[7] => Equal109.IN4
AVS_Address[7] => Equal110.IN3
AVS_Address[7] => Equal111.IN3
AVS_Address[7] => Equal112.IN2
AVS_Address[7] => Equal113.IN3
AVS_Address[7] => Equal114.IN2
AVS_Address[7] => Equal115.IN2
AVS_Address[7] => Equal116.IN1
AVS_Address[7] => Equal117.IN6
AVS_Address[7] => Equal118.IN5
AVS_Address[7] => Equal119.IN5
AVS_Address[7] => Equal120.IN4
AVS_Address[7] => Equal121.IN5
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_Read => AVS_ReadData.OUTPUTSELECT
AVS_ReadData[0] <= AVS_ReadData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[1] <= AVS_ReadData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[2] <= AVS_ReadData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[3] <= AVS_ReadData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[4] <= AVS_ReadData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[5] <= AVS_ReadData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[6] <= AVS_ReadData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[7] <= AVS_ReadData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[8] <= AVS_ReadData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[9] <= AVS_ReadData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[10] <= AVS_ReadData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[11] <= AVS_ReadData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[12] <= AVS_ReadData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[13] <= AVS_ReadData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[14] <= AVS_ReadData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_ReadData[15] <= AVS_ReadData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVS_Write => enable.OUTPUTSELECT
AVS_Write => new_value.OUTPUTSELECT
AVS_Write => period[15].ENA
AVS_Write => period[14].ENA
AVS_Write => period[13].ENA
AVS_Write => period[12].ENA
AVS_Write => period[11].ENA
AVS_Write => period[10].ENA
AVS_Write => period[9].ENA
AVS_Write => period[8].ENA
AVS_Write => period[7].ENA
AVS_Write => period[6].ENA
AVS_Write => period[5].ENA
AVS_Write => period[4].ENA
AVS_Write => period[3].ENA
AVS_Write => period[2].ENA
AVS_Write => period[1].ENA
AVS_Write => period[0].ENA
AVS_Write => phase_A_count[15].ENA
AVS_Write => phase_A_count[14].ENA
AVS_Write => phase_A_count[13].ENA
AVS_Write => phase_A_count[12].ENA
AVS_Write => phase_A_count[11].ENA
AVS_Write => phase_A_count[10].ENA
AVS_Write => phase_A_count[9].ENA
AVS_Write => phase_A_count[8].ENA
AVS_Write => phase_A_count[7].ENA
AVS_Write => phase_A_count[6].ENA
AVS_Write => phase_A_count[5].ENA
AVS_Write => phase_A_count[4].ENA
AVS_Write => phase_A_count[3].ENA
AVS_Write => phase_A_count[2].ENA
AVS_Write => phase_A_count[1].ENA
AVS_Write => phase_A_count[0].ENA
AVS_Write => phase_B_count[15].ENA
AVS_Write => phase_B_count[14].ENA
AVS_Write => phase_B_count[13].ENA
AVS_Write => phase_B_count[12].ENA
AVS_Write => phase_B_count[11].ENA
AVS_Write => phase_B_count[10].ENA
AVS_Write => phase_B_count[9].ENA
AVS_Write => phase_B_count[8].ENA
AVS_Write => phase_B_count[7].ENA
AVS_Write => phase_B_count[6].ENA
AVS_Write => phase_B_count[5].ENA
AVS_Write => phase_B_count[4].ENA
AVS_Write => phase_B_count[3].ENA
AVS_Write => phase_B_count[2].ENA
AVS_Write => phase_B_count[1].ENA
AVS_Write => phase_B_count[0].ENA
AVS_Write => phase_A[60][15].ENA
AVS_Write => phase_A[60][14].ENA
AVS_Write => phase_A[60][13].ENA
AVS_Write => phase_A[60][12].ENA
AVS_Write => phase_A[60][11].ENA
AVS_Write => phase_A[60][10].ENA
AVS_Write => phase_A[60][9].ENA
AVS_Write => phase_A[60][8].ENA
AVS_Write => phase_A[60][7].ENA
AVS_Write => phase_A[60][6].ENA
AVS_Write => phase_A[60][5].ENA
AVS_Write => phase_A[60][4].ENA
AVS_Write => phase_A[60][3].ENA
AVS_Write => phase_A[60][2].ENA
AVS_Write => phase_A[60][1].ENA
AVS_Write => phase_A[60][0].ENA
AVS_Write => phase_A[59][15].ENA
AVS_Write => phase_A[59][14].ENA
AVS_Write => phase_A[59][13].ENA
AVS_Write => phase_A[59][12].ENA
AVS_Write => phase_A[59][11].ENA
AVS_Write => phase_A[59][10].ENA
AVS_Write => phase_A[59][9].ENA
AVS_Write => phase_A[59][8].ENA
AVS_Write => phase_A[59][7].ENA
AVS_Write => phase_A[59][6].ENA
AVS_Write => phase_A[59][5].ENA
AVS_Write => phase_A[59][4].ENA
AVS_Write => phase_A[59][3].ENA
AVS_Write => phase_A[59][2].ENA
AVS_Write => phase_A[59][1].ENA
AVS_Write => phase_A[59][0].ENA
AVS_Write => phase_A[58][15].ENA
AVS_Write => phase_A[58][14].ENA
AVS_Write => phase_A[58][13].ENA
AVS_Write => phase_A[58][12].ENA
AVS_Write => phase_A[58][11].ENA
AVS_Write => phase_A[58][10].ENA
AVS_Write => phase_A[58][9].ENA
AVS_Write => phase_A[58][8].ENA
AVS_Write => phase_A[58][7].ENA
AVS_Write => phase_A[58][6].ENA
AVS_Write => phase_A[58][5].ENA
AVS_Write => phase_A[58][4].ENA
AVS_Write => phase_A[58][3].ENA
AVS_Write => phase_A[58][2].ENA
AVS_Write => phase_A[58][1].ENA
AVS_Write => phase_A[58][0].ENA
AVS_Write => phase_A[57][15].ENA
AVS_Write => phase_A[57][14].ENA
AVS_Write => phase_A[57][13].ENA
AVS_Write => phase_A[57][12].ENA
AVS_Write => phase_A[57][11].ENA
AVS_Write => phase_A[57][10].ENA
AVS_Write => phase_A[57][9].ENA
AVS_Write => phase_A[57][8].ENA
AVS_Write => phase_A[57][7].ENA
AVS_Write => phase_A[57][6].ENA
AVS_Write => phase_A[57][5].ENA
AVS_Write => phase_A[57][4].ENA
AVS_Write => phase_A[57][3].ENA
AVS_Write => phase_A[57][2].ENA
AVS_Write => phase_A[57][1].ENA
AVS_Write => phase_A[57][0].ENA
AVS_Write => phase_A[56][15].ENA
AVS_Write => phase_A[56][14].ENA
AVS_Write => phase_A[56][13].ENA
AVS_Write => phase_A[56][12].ENA
AVS_Write => phase_A[56][11].ENA
AVS_Write => phase_A[56][10].ENA
AVS_Write => phase_A[56][9].ENA
AVS_Write => phase_A[56][8].ENA
AVS_Write => phase_A[56][7].ENA
AVS_Write => phase_A[56][6].ENA
AVS_Write => phase_A[56][5].ENA
AVS_Write => phase_A[56][4].ENA
AVS_Write => phase_A[56][3].ENA
AVS_Write => phase_A[56][2].ENA
AVS_Write => phase_A[56][1].ENA
AVS_Write => phase_A[56][0].ENA
AVS_Write => phase_A[55][15].ENA
AVS_Write => phase_A[55][14].ENA
AVS_Write => phase_A[55][13].ENA
AVS_Write => phase_A[55][12].ENA
AVS_Write => phase_A[55][11].ENA
AVS_Write => phase_A[55][10].ENA
AVS_Write => phase_A[55][9].ENA
AVS_Write => phase_A[55][8].ENA
AVS_Write => phase_A[55][7].ENA
AVS_Write => phase_A[55][6].ENA
AVS_Write => phase_A[55][5].ENA
AVS_Write => phase_A[55][4].ENA
AVS_Write => phase_A[55][3].ENA
AVS_Write => phase_A[55][2].ENA
AVS_Write => phase_A[55][1].ENA
AVS_Write => phase_A[55][0].ENA
AVS_Write => phase_A[54][15].ENA
AVS_Write => phase_A[54][14].ENA
AVS_Write => phase_A[54][13].ENA
AVS_Write => phase_A[54][12].ENA
AVS_Write => phase_A[54][11].ENA
AVS_Write => phase_A[54][10].ENA
AVS_Write => phase_A[54][9].ENA
AVS_Write => phase_A[54][8].ENA
AVS_Write => phase_A[54][7].ENA
AVS_Write => phase_A[54][6].ENA
AVS_Write => phase_A[54][5].ENA
AVS_Write => phase_A[54][4].ENA
AVS_Write => phase_A[54][3].ENA
AVS_Write => phase_A[54][2].ENA
AVS_Write => phase_A[54][1].ENA
AVS_Write => phase_A[54][0].ENA
AVS_Write => phase_A[53][15].ENA
AVS_Write => phase_A[53][14].ENA
AVS_Write => phase_A[53][13].ENA
AVS_Write => phase_A[53][12].ENA
AVS_Write => phase_A[53][11].ENA
AVS_Write => phase_A[53][10].ENA
AVS_Write => phase_A[53][9].ENA
AVS_Write => phase_A[53][8].ENA
AVS_Write => phase_A[53][7].ENA
AVS_Write => phase_A[53][6].ENA
AVS_Write => phase_A[53][5].ENA
AVS_Write => phase_A[53][4].ENA
AVS_Write => phase_A[53][3].ENA
AVS_Write => phase_A[53][2].ENA
AVS_Write => phase_A[53][1].ENA
AVS_Write => phase_A[53][0].ENA
AVS_Write => phase_A[52][15].ENA
AVS_Write => phase_A[52][14].ENA
AVS_Write => phase_A[52][13].ENA
AVS_Write => phase_A[52][12].ENA
AVS_Write => phase_A[52][11].ENA
AVS_Write => phase_A[52][10].ENA
AVS_Write => phase_A[52][9].ENA
AVS_Write => phase_A[52][8].ENA
AVS_Write => phase_A[52][7].ENA
AVS_Write => phase_A[52][6].ENA
AVS_Write => phase_A[52][5].ENA
AVS_Write => phase_A[52][4].ENA
AVS_Write => phase_A[52][3].ENA
AVS_Write => phase_A[52][2].ENA
AVS_Write => phase_A[52][1].ENA
AVS_Write => phase_A[52][0].ENA
AVS_Write => phase_A[51][15].ENA
AVS_Write => phase_A[51][14].ENA
AVS_Write => phase_A[51][13].ENA
AVS_Write => phase_A[51][12].ENA
AVS_Write => phase_A[51][11].ENA
AVS_Write => phase_A[51][10].ENA
AVS_Write => phase_A[51][9].ENA
AVS_Write => phase_A[51][8].ENA
AVS_Write => phase_A[51][7].ENA
AVS_Write => phase_A[51][6].ENA
AVS_Write => phase_A[51][5].ENA
AVS_Write => phase_A[51][4].ENA
AVS_Write => phase_A[51][3].ENA
AVS_Write => phase_A[51][2].ENA
AVS_Write => phase_A[51][1].ENA
AVS_Write => phase_A[51][0].ENA
AVS_Write => phase_A[50][15].ENA
AVS_Write => phase_A[50][14].ENA
AVS_Write => phase_A[50][13].ENA
AVS_Write => phase_A[50][12].ENA
AVS_Write => phase_A[50][11].ENA
AVS_Write => phase_A[50][10].ENA
AVS_Write => phase_A[50][9].ENA
AVS_Write => phase_A[50][8].ENA
AVS_Write => phase_A[50][7].ENA
AVS_Write => phase_A[50][6].ENA
AVS_Write => phase_A[50][5].ENA
AVS_Write => phase_A[50][4].ENA
AVS_Write => phase_A[50][3].ENA
AVS_Write => phase_A[50][2].ENA
AVS_Write => phase_A[50][1].ENA
AVS_Write => phase_A[50][0].ENA
AVS_Write => phase_A[49][15].ENA
AVS_Write => phase_A[49][14].ENA
AVS_Write => phase_A[49][13].ENA
AVS_Write => phase_A[49][12].ENA
AVS_Write => phase_A[49][11].ENA
AVS_Write => phase_A[49][10].ENA
AVS_Write => phase_A[49][9].ENA
AVS_Write => phase_A[49][8].ENA
AVS_Write => phase_A[49][7].ENA
AVS_Write => phase_A[49][6].ENA
AVS_Write => phase_A[49][5].ENA
AVS_Write => phase_A[49][4].ENA
AVS_Write => phase_A[49][3].ENA
AVS_Write => phase_A[49][2].ENA
AVS_Write => phase_A[49][1].ENA
AVS_Write => phase_A[49][0].ENA
AVS_Write => phase_A[48][15].ENA
AVS_Write => phase_A[48][14].ENA
AVS_Write => phase_A[48][13].ENA
AVS_Write => phase_A[48][12].ENA
AVS_Write => phase_A[48][11].ENA
AVS_Write => phase_A[48][10].ENA
AVS_Write => phase_A[48][9].ENA
AVS_Write => phase_A[48][8].ENA
AVS_Write => phase_A[48][7].ENA
AVS_Write => phase_A[48][6].ENA
AVS_Write => phase_A[48][5].ENA
AVS_Write => phase_A[48][4].ENA
AVS_Write => phase_A[48][3].ENA
AVS_Write => phase_A[48][2].ENA
AVS_Write => phase_A[48][1].ENA
AVS_Write => phase_A[48][0].ENA
AVS_Write => phase_A[47][15].ENA
AVS_Write => phase_A[47][14].ENA
AVS_Write => phase_A[47][13].ENA
AVS_Write => phase_A[47][12].ENA
AVS_Write => phase_A[47][11].ENA
AVS_Write => phase_A[47][10].ENA
AVS_Write => phase_A[47][9].ENA
AVS_Write => phase_A[47][8].ENA
AVS_Write => phase_A[47][7].ENA
AVS_Write => phase_A[47][6].ENA
AVS_Write => phase_A[47][5].ENA
AVS_Write => phase_A[47][4].ENA
AVS_Write => phase_A[47][3].ENA
AVS_Write => phase_A[47][2].ENA
AVS_Write => phase_A[47][1].ENA
AVS_Write => phase_A[47][0].ENA
AVS_Write => phase_A[46][15].ENA
AVS_Write => phase_A[46][14].ENA
AVS_Write => phase_A[46][13].ENA
AVS_Write => phase_A[46][12].ENA
AVS_Write => phase_A[46][11].ENA
AVS_Write => phase_A[46][10].ENA
AVS_Write => phase_A[46][9].ENA
AVS_Write => phase_A[46][8].ENA
AVS_Write => phase_A[46][7].ENA
AVS_Write => phase_A[46][6].ENA
AVS_Write => phase_A[46][5].ENA
AVS_Write => phase_A[46][4].ENA
AVS_Write => phase_A[46][3].ENA
AVS_Write => phase_A[46][2].ENA
AVS_Write => phase_A[46][1].ENA
AVS_Write => phase_A[46][0].ENA
AVS_Write => phase_A[45][15].ENA
AVS_Write => phase_A[45][14].ENA
AVS_Write => phase_A[45][13].ENA
AVS_Write => phase_A[45][12].ENA
AVS_Write => phase_A[45][11].ENA
AVS_Write => phase_A[45][10].ENA
AVS_Write => phase_A[45][9].ENA
AVS_Write => phase_A[45][8].ENA
AVS_Write => phase_A[45][7].ENA
AVS_Write => phase_A[45][6].ENA
AVS_Write => phase_A[45][5].ENA
AVS_Write => phase_A[45][4].ENA
AVS_Write => phase_A[45][3].ENA
AVS_Write => phase_A[45][2].ENA
AVS_Write => phase_A[45][1].ENA
AVS_Write => phase_A[45][0].ENA
AVS_Write => phase_A[44][15].ENA
AVS_Write => phase_A[44][14].ENA
AVS_Write => phase_A[44][13].ENA
AVS_Write => phase_A[44][12].ENA
AVS_Write => phase_A[44][11].ENA
AVS_Write => phase_A[44][10].ENA
AVS_Write => phase_A[44][9].ENA
AVS_Write => phase_A[44][8].ENA
AVS_Write => phase_A[44][7].ENA
AVS_Write => phase_A[44][6].ENA
AVS_Write => phase_A[44][5].ENA
AVS_Write => phase_A[44][4].ENA
AVS_Write => phase_A[44][3].ENA
AVS_Write => phase_A[44][2].ENA
AVS_Write => phase_A[44][1].ENA
AVS_Write => phase_A[44][0].ENA
AVS_Write => phase_A[43][15].ENA
AVS_Write => phase_A[43][14].ENA
AVS_Write => phase_A[43][13].ENA
AVS_Write => phase_A[43][12].ENA
AVS_Write => phase_A[43][11].ENA
AVS_Write => phase_A[43][10].ENA
AVS_Write => phase_A[43][9].ENA
AVS_Write => phase_A[43][8].ENA
AVS_Write => phase_A[43][7].ENA
AVS_Write => phase_A[43][6].ENA
AVS_Write => phase_A[43][5].ENA
AVS_Write => phase_A[43][4].ENA
AVS_Write => phase_A[43][3].ENA
AVS_Write => phase_A[43][2].ENA
AVS_Write => phase_A[43][1].ENA
AVS_Write => phase_A[43][0].ENA
AVS_Write => phase_A[42][15].ENA
AVS_Write => phase_A[42][14].ENA
AVS_Write => phase_A[42][13].ENA
AVS_Write => phase_A[42][12].ENA
AVS_Write => phase_A[42][11].ENA
AVS_Write => phase_A[42][10].ENA
AVS_Write => phase_A[42][9].ENA
AVS_Write => phase_A[42][8].ENA
AVS_Write => phase_A[42][7].ENA
AVS_Write => phase_A[42][6].ENA
AVS_Write => phase_A[42][5].ENA
AVS_Write => phase_A[42][4].ENA
AVS_Write => phase_A[42][3].ENA
AVS_Write => phase_A[42][2].ENA
AVS_Write => phase_A[42][1].ENA
AVS_Write => phase_A[42][0].ENA
AVS_Write => phase_A[41][15].ENA
AVS_Write => phase_A[41][14].ENA
AVS_Write => phase_A[41][13].ENA
AVS_Write => phase_A[41][12].ENA
AVS_Write => phase_A[41][11].ENA
AVS_Write => phase_A[41][10].ENA
AVS_Write => phase_A[41][9].ENA
AVS_Write => phase_A[41][8].ENA
AVS_Write => phase_A[41][7].ENA
AVS_Write => phase_A[41][6].ENA
AVS_Write => phase_A[41][5].ENA
AVS_Write => phase_A[41][4].ENA
AVS_Write => phase_A[41][3].ENA
AVS_Write => phase_A[41][2].ENA
AVS_Write => phase_A[41][1].ENA
AVS_Write => phase_A[41][0].ENA
AVS_Write => phase_A[40][15].ENA
AVS_Write => phase_A[40][14].ENA
AVS_Write => phase_A[40][13].ENA
AVS_Write => phase_A[40][12].ENA
AVS_Write => phase_A[40][11].ENA
AVS_Write => phase_A[40][10].ENA
AVS_Write => phase_A[40][9].ENA
AVS_Write => phase_A[40][8].ENA
AVS_Write => phase_A[40][7].ENA
AVS_Write => phase_A[40][6].ENA
AVS_Write => phase_A[40][5].ENA
AVS_Write => phase_A[40][4].ENA
AVS_Write => phase_A[40][3].ENA
AVS_Write => phase_A[40][2].ENA
AVS_Write => phase_A[40][1].ENA
AVS_Write => phase_A[40][0].ENA
AVS_Write => phase_A[39][15].ENA
AVS_Write => phase_A[39][14].ENA
AVS_Write => phase_A[39][13].ENA
AVS_Write => phase_A[39][12].ENA
AVS_Write => phase_A[39][11].ENA
AVS_Write => phase_A[39][10].ENA
AVS_Write => phase_A[39][9].ENA
AVS_Write => phase_A[39][8].ENA
AVS_Write => phase_A[39][7].ENA
AVS_Write => phase_A[39][6].ENA
AVS_Write => phase_A[39][5].ENA
AVS_Write => phase_A[39][4].ENA
AVS_Write => phase_A[39][3].ENA
AVS_Write => phase_A[39][2].ENA
AVS_Write => phase_A[39][1].ENA
AVS_Write => phase_A[39][0].ENA
AVS_Write => phase_A[38][15].ENA
AVS_Write => phase_A[38][14].ENA
AVS_Write => phase_A[38][13].ENA
AVS_Write => phase_A[38][12].ENA
AVS_Write => phase_A[38][11].ENA
AVS_Write => phase_A[38][10].ENA
AVS_Write => phase_A[38][9].ENA
AVS_Write => phase_A[38][8].ENA
AVS_Write => phase_A[38][7].ENA
AVS_Write => phase_A[38][6].ENA
AVS_Write => phase_A[38][5].ENA
AVS_Write => phase_A[38][4].ENA
AVS_Write => phase_A[38][3].ENA
AVS_Write => phase_A[38][2].ENA
AVS_Write => phase_A[38][1].ENA
AVS_Write => phase_A[38][0].ENA
AVS_Write => phase_A[37][15].ENA
AVS_Write => phase_A[37][14].ENA
AVS_Write => phase_A[37][13].ENA
AVS_Write => phase_A[37][12].ENA
AVS_Write => phase_A[37][11].ENA
AVS_Write => phase_A[37][10].ENA
AVS_Write => phase_A[37][9].ENA
AVS_Write => phase_A[37][8].ENA
AVS_Write => phase_A[37][7].ENA
AVS_Write => phase_A[37][6].ENA
AVS_Write => phase_A[37][5].ENA
AVS_Write => phase_A[37][4].ENA
AVS_Write => phase_A[37][3].ENA
AVS_Write => phase_A[37][2].ENA
AVS_Write => phase_A[37][1].ENA
AVS_Write => phase_A[37][0].ENA
AVS_Write => phase_A[36][15].ENA
AVS_Write => phase_A[36][14].ENA
AVS_Write => phase_A[36][13].ENA
AVS_Write => phase_A[36][12].ENA
AVS_Write => phase_A[36][11].ENA
AVS_Write => phase_A[36][10].ENA
AVS_Write => phase_A[36][9].ENA
AVS_Write => phase_A[36][8].ENA
AVS_Write => phase_A[36][7].ENA
AVS_Write => phase_A[36][6].ENA
AVS_Write => phase_A[36][5].ENA
AVS_Write => phase_A[36][4].ENA
AVS_Write => phase_A[36][3].ENA
AVS_Write => phase_A[36][2].ENA
AVS_Write => phase_A[36][1].ENA
AVS_Write => phase_A[36][0].ENA
AVS_Write => phase_A[35][15].ENA
AVS_Write => phase_A[35][14].ENA
AVS_Write => phase_A[35][13].ENA
AVS_Write => phase_A[35][12].ENA
AVS_Write => phase_A[35][11].ENA
AVS_Write => phase_A[35][10].ENA
AVS_Write => phase_A[35][9].ENA
AVS_Write => phase_A[35][8].ENA
AVS_Write => phase_A[35][7].ENA
AVS_Write => phase_A[35][6].ENA
AVS_Write => phase_A[35][5].ENA
AVS_Write => phase_A[35][4].ENA
AVS_Write => phase_A[35][3].ENA
AVS_Write => phase_A[35][2].ENA
AVS_Write => phase_A[35][1].ENA
AVS_Write => phase_A[35][0].ENA
AVS_Write => phase_A[34][15].ENA
AVS_Write => phase_A[34][14].ENA
AVS_Write => phase_A[34][13].ENA
AVS_Write => phase_A[34][12].ENA
AVS_Write => phase_A[34][11].ENA
AVS_Write => phase_A[34][10].ENA
AVS_Write => phase_A[34][9].ENA
AVS_Write => phase_A[34][8].ENA
AVS_Write => phase_A[34][7].ENA
AVS_Write => phase_A[34][6].ENA
AVS_Write => phase_A[34][5].ENA
AVS_Write => phase_A[34][4].ENA
AVS_Write => phase_A[34][3].ENA
AVS_Write => phase_A[34][2].ENA
AVS_Write => phase_A[34][1].ENA
AVS_Write => phase_A[34][0].ENA
AVS_Write => phase_A[33][15].ENA
AVS_Write => phase_A[33][14].ENA
AVS_Write => phase_A[33][13].ENA
AVS_Write => phase_A[33][12].ENA
AVS_Write => phase_A[33][11].ENA
AVS_Write => phase_A[33][10].ENA
AVS_Write => phase_A[33][9].ENA
AVS_Write => phase_A[33][8].ENA
AVS_Write => phase_A[33][7].ENA
AVS_Write => phase_A[33][6].ENA
AVS_Write => phase_A[33][5].ENA
AVS_Write => phase_A[33][4].ENA
AVS_Write => phase_A[33][3].ENA
AVS_Write => phase_A[33][2].ENA
AVS_Write => phase_A[33][1].ENA
AVS_Write => phase_A[33][0].ENA
AVS_Write => phase_A[32][15].ENA
AVS_Write => phase_A[32][14].ENA
AVS_Write => phase_A[32][13].ENA
AVS_Write => phase_A[32][12].ENA
AVS_Write => phase_A[32][11].ENA
AVS_Write => phase_A[32][10].ENA
AVS_Write => phase_A[32][9].ENA
AVS_Write => phase_A[32][8].ENA
AVS_Write => phase_A[32][7].ENA
AVS_Write => phase_A[32][6].ENA
AVS_Write => phase_A[32][5].ENA
AVS_Write => phase_A[32][4].ENA
AVS_Write => phase_A[32][3].ENA
AVS_Write => phase_A[32][2].ENA
AVS_Write => phase_A[32][1].ENA
AVS_Write => phase_A[32][0].ENA
AVS_Write => phase_A[31][15].ENA
AVS_Write => phase_A[31][14].ENA
AVS_Write => phase_A[31][13].ENA
AVS_Write => phase_A[31][12].ENA
AVS_Write => phase_A[31][11].ENA
AVS_Write => phase_A[31][10].ENA
AVS_Write => phase_A[31][9].ENA
AVS_Write => phase_A[31][8].ENA
AVS_Write => phase_A[31][7].ENA
AVS_Write => phase_A[31][6].ENA
AVS_Write => phase_A[31][5].ENA
AVS_Write => phase_A[31][4].ENA
AVS_Write => phase_A[31][3].ENA
AVS_Write => phase_A[31][2].ENA
AVS_Write => phase_A[31][1].ENA
AVS_Write => phase_A[31][0].ENA
AVS_Write => phase_A[30][15].ENA
AVS_Write => phase_A[30][14].ENA
AVS_Write => phase_A[30][13].ENA
AVS_Write => phase_A[30][12].ENA
AVS_Write => phase_A[30][11].ENA
AVS_Write => phase_A[30][10].ENA
AVS_Write => phase_A[30][9].ENA
AVS_Write => phase_A[30][8].ENA
AVS_Write => phase_A[30][7].ENA
AVS_Write => phase_A[30][6].ENA
AVS_Write => phase_A[30][5].ENA
AVS_Write => phase_A[30][4].ENA
AVS_Write => phase_A[30][3].ENA
AVS_Write => phase_A[30][2].ENA
AVS_Write => phase_A[30][1].ENA
AVS_Write => phase_A[30][0].ENA
AVS_Write => phase_A[29][15].ENA
AVS_Write => phase_A[29][14].ENA
AVS_Write => phase_A[29][13].ENA
AVS_Write => phase_A[29][12].ENA
AVS_Write => phase_A[29][11].ENA
AVS_Write => phase_A[29][10].ENA
AVS_Write => phase_A[29][9].ENA
AVS_Write => phase_A[29][8].ENA
AVS_Write => phase_A[29][7].ENA
AVS_Write => phase_A[29][6].ENA
AVS_Write => phase_A[29][5].ENA
AVS_Write => phase_A[29][4].ENA
AVS_Write => phase_A[29][3].ENA
AVS_Write => phase_A[29][2].ENA
AVS_Write => phase_A[29][1].ENA
AVS_Write => phase_A[29][0].ENA
AVS_Write => phase_A[28][15].ENA
AVS_Write => phase_A[28][14].ENA
AVS_Write => phase_A[28][13].ENA
AVS_Write => phase_A[28][12].ENA
AVS_Write => phase_A[28][11].ENA
AVS_Write => phase_A[28][10].ENA
AVS_Write => phase_A[28][9].ENA
AVS_Write => phase_A[28][8].ENA
AVS_Write => phase_A[28][7].ENA
AVS_Write => phase_A[28][6].ENA
AVS_Write => phase_A[28][5].ENA
AVS_Write => phase_A[28][4].ENA
AVS_Write => phase_A[28][3].ENA
AVS_Write => phase_A[28][2].ENA
AVS_Write => phase_A[28][1].ENA
AVS_Write => phase_A[28][0].ENA
AVS_Write => phase_A[27][15].ENA
AVS_Write => phase_A[27][14].ENA
AVS_Write => phase_A[27][13].ENA
AVS_Write => phase_A[27][12].ENA
AVS_Write => phase_A[27][11].ENA
AVS_Write => phase_A[27][10].ENA
AVS_Write => phase_A[27][9].ENA
AVS_Write => phase_A[27][8].ENA
AVS_Write => phase_A[27][7].ENA
AVS_Write => phase_A[27][6].ENA
AVS_Write => phase_A[27][5].ENA
AVS_Write => phase_A[27][4].ENA
AVS_Write => phase_A[27][3].ENA
AVS_Write => phase_A[27][2].ENA
AVS_Write => phase_A[27][1].ENA
AVS_Write => phase_A[27][0].ENA
AVS_Write => phase_A[26][15].ENA
AVS_Write => phase_A[26][14].ENA
AVS_Write => phase_A[26][13].ENA
AVS_Write => phase_A[26][12].ENA
AVS_Write => phase_A[26][11].ENA
AVS_Write => phase_A[26][10].ENA
AVS_Write => phase_A[26][9].ENA
AVS_Write => phase_A[26][8].ENA
AVS_Write => phase_A[26][7].ENA
AVS_Write => phase_A[26][6].ENA
AVS_Write => phase_A[26][5].ENA
AVS_Write => phase_A[26][4].ENA
AVS_Write => phase_A[26][3].ENA
AVS_Write => phase_A[26][2].ENA
AVS_Write => phase_A[26][1].ENA
AVS_Write => phase_A[26][0].ENA
AVS_Write => phase_A[25][15].ENA
AVS_Write => phase_A[25][14].ENA
AVS_Write => phase_A[25][13].ENA
AVS_Write => phase_A[25][12].ENA
AVS_Write => phase_A[25][11].ENA
AVS_Write => phase_A[25][10].ENA
AVS_Write => phase_A[25][9].ENA
AVS_Write => phase_A[25][8].ENA
AVS_Write => phase_A[25][7].ENA
AVS_Write => phase_A[25][6].ENA
AVS_Write => phase_A[25][5].ENA
AVS_Write => phase_A[25][4].ENA
AVS_Write => phase_A[25][3].ENA
AVS_Write => phase_A[25][2].ENA
AVS_Write => phase_A[25][1].ENA
AVS_Write => phase_A[25][0].ENA
AVS_Write => phase_A[24][15].ENA
AVS_Write => phase_A[24][14].ENA
AVS_Write => phase_A[24][13].ENA
AVS_Write => phase_A[24][12].ENA
AVS_Write => phase_A[24][11].ENA
AVS_Write => phase_A[24][10].ENA
AVS_Write => phase_A[24][9].ENA
AVS_Write => phase_A[24][8].ENA
AVS_Write => phase_A[24][7].ENA
AVS_Write => phase_A[24][6].ENA
AVS_Write => phase_A[24][5].ENA
AVS_Write => phase_A[24][4].ENA
AVS_Write => phase_A[24][3].ENA
AVS_Write => phase_A[24][2].ENA
AVS_Write => phase_A[24][1].ENA
AVS_Write => phase_A[24][0].ENA
AVS_Write => phase_A[23][15].ENA
AVS_Write => phase_A[23][14].ENA
AVS_Write => phase_A[23][13].ENA
AVS_Write => phase_A[23][12].ENA
AVS_Write => phase_A[23][11].ENA
AVS_Write => phase_A[23][10].ENA
AVS_Write => phase_A[23][9].ENA
AVS_Write => phase_A[23][8].ENA
AVS_Write => phase_A[23][7].ENA
AVS_Write => phase_A[23][6].ENA
AVS_Write => phase_A[23][5].ENA
AVS_Write => phase_A[23][4].ENA
AVS_Write => phase_A[23][3].ENA
AVS_Write => phase_A[23][2].ENA
AVS_Write => phase_A[23][1].ENA
AVS_Write => phase_A[23][0].ENA
AVS_Write => phase_A[22][15].ENA
AVS_Write => phase_A[22][14].ENA
AVS_Write => phase_A[22][13].ENA
AVS_Write => phase_A[22][12].ENA
AVS_Write => phase_A[22][11].ENA
AVS_Write => phase_A[22][10].ENA
AVS_Write => phase_A[22][9].ENA
AVS_Write => phase_A[22][8].ENA
AVS_Write => phase_A[22][7].ENA
AVS_Write => phase_A[22][6].ENA
AVS_Write => phase_A[22][5].ENA
AVS_Write => phase_A[22][4].ENA
AVS_Write => phase_A[22][3].ENA
AVS_Write => phase_A[22][2].ENA
AVS_Write => phase_A[22][1].ENA
AVS_Write => phase_A[22][0].ENA
AVS_Write => phase_A[21][15].ENA
AVS_Write => phase_A[21][14].ENA
AVS_Write => phase_A[21][13].ENA
AVS_Write => phase_A[21][12].ENA
AVS_Write => phase_A[21][11].ENA
AVS_Write => phase_A[21][10].ENA
AVS_Write => phase_A[21][9].ENA
AVS_Write => phase_A[21][8].ENA
AVS_Write => phase_A[21][7].ENA
AVS_Write => phase_A[21][6].ENA
AVS_Write => phase_A[21][5].ENA
AVS_Write => phase_A[21][4].ENA
AVS_Write => phase_A[21][3].ENA
AVS_Write => phase_A[21][2].ENA
AVS_Write => phase_A[21][1].ENA
AVS_Write => phase_A[21][0].ENA
AVS_Write => phase_A[20][15].ENA
AVS_Write => phase_A[20][14].ENA
AVS_Write => phase_A[20][13].ENA
AVS_Write => phase_A[20][12].ENA
AVS_Write => phase_A[20][11].ENA
AVS_Write => phase_A[20][10].ENA
AVS_Write => phase_A[20][9].ENA
AVS_Write => phase_A[20][8].ENA
AVS_Write => phase_A[20][7].ENA
AVS_Write => phase_A[20][6].ENA
AVS_Write => phase_A[20][5].ENA
AVS_Write => phase_A[20][4].ENA
AVS_Write => phase_A[20][3].ENA
AVS_Write => phase_A[20][2].ENA
AVS_Write => phase_A[20][1].ENA
AVS_Write => phase_A[20][0].ENA
AVS_Write => phase_A[19][15].ENA
AVS_Write => phase_A[19][14].ENA
AVS_Write => phase_A[19][13].ENA
AVS_Write => phase_A[19][12].ENA
AVS_Write => phase_A[19][11].ENA
AVS_Write => phase_A[19][10].ENA
AVS_Write => phase_A[19][9].ENA
AVS_Write => phase_A[19][8].ENA
AVS_Write => phase_A[19][7].ENA
AVS_Write => phase_A[19][6].ENA
AVS_Write => phase_A[19][5].ENA
AVS_Write => phase_A[19][4].ENA
AVS_Write => phase_A[19][3].ENA
AVS_Write => phase_A[19][2].ENA
AVS_Write => phase_A[19][1].ENA
AVS_Write => phase_A[19][0].ENA
AVS_Write => phase_A[18][15].ENA
AVS_Write => phase_A[18][14].ENA
AVS_Write => phase_A[18][13].ENA
AVS_Write => phase_A[18][12].ENA
AVS_Write => phase_A[18][11].ENA
AVS_Write => phase_A[18][10].ENA
AVS_Write => phase_A[18][9].ENA
AVS_Write => phase_A[18][8].ENA
AVS_Write => phase_A[18][7].ENA
AVS_Write => phase_A[18][6].ENA
AVS_Write => phase_A[18][5].ENA
AVS_Write => phase_A[18][4].ENA
AVS_Write => phase_A[18][3].ENA
AVS_Write => phase_A[18][2].ENA
AVS_Write => phase_A[18][1].ENA
AVS_Write => phase_A[18][0].ENA
AVS_Write => phase_A[17][15].ENA
AVS_Write => phase_A[17][14].ENA
AVS_Write => phase_A[17][13].ENA
AVS_Write => phase_A[17][12].ENA
AVS_Write => phase_A[17][11].ENA
AVS_Write => phase_A[17][10].ENA
AVS_Write => phase_A[17][9].ENA
AVS_Write => phase_A[17][8].ENA
AVS_Write => phase_A[17][7].ENA
AVS_Write => phase_A[17][6].ENA
AVS_Write => phase_A[17][5].ENA
AVS_Write => phase_A[17][4].ENA
AVS_Write => phase_A[17][3].ENA
AVS_Write => phase_A[17][2].ENA
AVS_Write => phase_A[17][1].ENA
AVS_Write => phase_A[17][0].ENA
AVS_Write => phase_A[16][15].ENA
AVS_Write => phase_A[16][14].ENA
AVS_Write => phase_A[16][13].ENA
AVS_Write => phase_A[16][12].ENA
AVS_Write => phase_A[16][11].ENA
AVS_Write => phase_A[16][10].ENA
AVS_Write => phase_A[16][9].ENA
AVS_Write => phase_A[16][8].ENA
AVS_Write => phase_A[16][7].ENA
AVS_Write => phase_A[16][6].ENA
AVS_Write => phase_A[16][5].ENA
AVS_Write => phase_A[16][4].ENA
AVS_Write => phase_A[16][3].ENA
AVS_Write => phase_A[16][2].ENA
AVS_Write => phase_A[16][1].ENA
AVS_Write => phase_A[16][0].ENA
AVS_Write => phase_A[15][15].ENA
AVS_Write => phase_A[15][14].ENA
AVS_Write => phase_A[15][13].ENA
AVS_Write => phase_A[15][12].ENA
AVS_Write => phase_A[15][11].ENA
AVS_Write => phase_A[15][10].ENA
AVS_Write => phase_A[15][9].ENA
AVS_Write => phase_A[15][8].ENA
AVS_Write => phase_A[15][7].ENA
AVS_Write => phase_A[15][6].ENA
AVS_Write => phase_A[15][5].ENA
AVS_Write => phase_A[15][4].ENA
AVS_Write => phase_A[15][3].ENA
AVS_Write => phase_A[15][2].ENA
AVS_Write => phase_A[15][1].ENA
AVS_Write => phase_A[15][0].ENA
AVS_Write => phase_A[14][15].ENA
AVS_Write => phase_A[14][14].ENA
AVS_Write => phase_A[14][13].ENA
AVS_Write => phase_A[14][12].ENA
AVS_Write => phase_A[14][11].ENA
AVS_Write => phase_A[14][10].ENA
AVS_Write => phase_A[14][9].ENA
AVS_Write => phase_A[14][8].ENA
AVS_Write => phase_A[14][7].ENA
AVS_Write => phase_A[14][6].ENA
AVS_Write => phase_A[14][5].ENA
AVS_Write => phase_A[14][4].ENA
AVS_Write => phase_A[14][3].ENA
AVS_Write => phase_A[14][2].ENA
AVS_Write => phase_A[14][1].ENA
AVS_Write => phase_A[14][0].ENA
AVS_Write => phase_A[13][15].ENA
AVS_Write => phase_A[13][14].ENA
AVS_Write => phase_A[13][13].ENA
AVS_Write => phase_A[13][12].ENA
AVS_Write => phase_A[13][11].ENA
AVS_Write => phase_A[13][10].ENA
AVS_Write => phase_A[13][9].ENA
AVS_Write => phase_A[13][8].ENA
AVS_Write => phase_A[13][7].ENA
AVS_Write => phase_A[13][6].ENA
AVS_Write => phase_A[13][5].ENA
AVS_Write => phase_A[13][4].ENA
AVS_Write => phase_A[13][3].ENA
AVS_Write => phase_A[13][2].ENA
AVS_Write => phase_A[13][1].ENA
AVS_Write => phase_A[13][0].ENA
AVS_Write => phase_A[12][15].ENA
AVS_Write => phase_A[12][14].ENA
AVS_Write => phase_A[12][13].ENA
AVS_Write => phase_A[12][12].ENA
AVS_Write => phase_A[12][11].ENA
AVS_Write => phase_A[12][10].ENA
AVS_Write => phase_A[12][9].ENA
AVS_Write => phase_A[12][8].ENA
AVS_Write => phase_A[12][7].ENA
AVS_Write => phase_A[12][6].ENA
AVS_Write => phase_A[12][5].ENA
AVS_Write => phase_A[12][4].ENA
AVS_Write => phase_A[12][3].ENA
AVS_Write => phase_A[12][2].ENA
AVS_Write => phase_A[12][1].ENA
AVS_Write => phase_A[12][0].ENA
AVS_Write => phase_A[11][15].ENA
AVS_Write => phase_A[11][14].ENA
AVS_Write => phase_A[11][13].ENA
AVS_Write => phase_A[11][12].ENA
AVS_Write => phase_A[11][11].ENA
AVS_Write => phase_A[11][10].ENA
AVS_Write => phase_A[11][9].ENA
AVS_Write => phase_A[11][8].ENA
AVS_Write => phase_A[11][7].ENA
AVS_Write => phase_A[11][6].ENA
AVS_Write => phase_A[11][5].ENA
AVS_Write => phase_A[11][4].ENA
AVS_Write => phase_A[11][3].ENA
AVS_Write => phase_A[11][2].ENA
AVS_Write => phase_A[11][1].ENA
AVS_Write => phase_A[11][0].ENA
AVS_Write => phase_A[10][15].ENA
AVS_Write => phase_A[10][14].ENA
AVS_Write => phase_A[10][13].ENA
AVS_Write => phase_A[10][12].ENA
AVS_Write => phase_A[10][11].ENA
AVS_Write => phase_A[10][10].ENA
AVS_Write => phase_A[10][9].ENA
AVS_Write => phase_A[10][8].ENA
AVS_Write => phase_A[10][7].ENA
AVS_Write => phase_A[10][6].ENA
AVS_Write => phase_A[10][5].ENA
AVS_Write => phase_A[10][4].ENA
AVS_Write => phase_A[10][3].ENA
AVS_Write => phase_A[10][2].ENA
AVS_Write => phase_A[10][1].ENA
AVS_Write => phase_A[10][0].ENA
AVS_Write => phase_A[9][15].ENA
AVS_Write => phase_A[9][14].ENA
AVS_Write => phase_A[9][13].ENA
AVS_Write => phase_A[9][12].ENA
AVS_Write => phase_A[9][11].ENA
AVS_Write => phase_A[9][10].ENA
AVS_Write => phase_A[9][9].ENA
AVS_Write => phase_A[9][8].ENA
AVS_Write => phase_A[9][7].ENA
AVS_Write => phase_A[9][6].ENA
AVS_Write => phase_A[9][5].ENA
AVS_Write => phase_A[9][4].ENA
AVS_Write => phase_A[9][3].ENA
AVS_Write => phase_A[9][2].ENA
AVS_Write => phase_A[9][1].ENA
AVS_Write => phase_A[9][0].ENA
AVS_Write => phase_A[8][15].ENA
AVS_Write => phase_A[8][14].ENA
AVS_Write => phase_A[8][13].ENA
AVS_Write => phase_A[8][12].ENA
AVS_Write => phase_A[8][11].ENA
AVS_Write => phase_A[8][10].ENA
AVS_Write => phase_A[8][9].ENA
AVS_Write => phase_A[8][8].ENA
AVS_Write => phase_A[8][7].ENA
AVS_Write => phase_A[8][6].ENA
AVS_Write => phase_A[8][5].ENA
AVS_Write => phase_A[8][4].ENA
AVS_Write => phase_A[8][3].ENA
AVS_Write => phase_A[8][2].ENA
AVS_Write => phase_A[8][1].ENA
AVS_Write => phase_A[8][0].ENA
AVS_Write => phase_A[7][15].ENA
AVS_Write => phase_A[7][14].ENA
AVS_Write => phase_A[7][13].ENA
AVS_Write => phase_A[7][12].ENA
AVS_Write => phase_A[7][11].ENA
AVS_Write => phase_A[7][10].ENA
AVS_Write => phase_A[7][9].ENA
AVS_Write => phase_A[7][8].ENA
AVS_Write => phase_A[7][7].ENA
AVS_Write => phase_A[7][6].ENA
AVS_Write => phase_A[7][5].ENA
AVS_Write => phase_A[7][4].ENA
AVS_Write => phase_A[7][3].ENA
AVS_Write => phase_A[7][2].ENA
AVS_Write => phase_A[7][1].ENA
AVS_Write => phase_A[7][0].ENA
AVS_Write => phase_A[6][15].ENA
AVS_Write => phase_A[6][14].ENA
AVS_Write => phase_A[6][13].ENA
AVS_Write => phase_A[6][12].ENA
AVS_Write => phase_A[6][11].ENA
AVS_Write => phase_A[6][10].ENA
AVS_Write => phase_A[6][9].ENA
AVS_Write => phase_A[6][8].ENA
AVS_Write => phase_A[6][7].ENA
AVS_Write => phase_A[6][6].ENA
AVS_Write => phase_A[6][5].ENA
AVS_Write => phase_A[6][4].ENA
AVS_Write => phase_A[6][3].ENA
AVS_Write => phase_A[6][2].ENA
AVS_Write => phase_A[6][1].ENA
AVS_Write => phase_A[6][0].ENA
AVS_Write => phase_A[5][15].ENA
AVS_Write => phase_A[5][14].ENA
AVS_Write => phase_A[5][13].ENA
AVS_Write => phase_A[5][12].ENA
AVS_Write => phase_A[5][11].ENA
AVS_Write => phase_A[5][10].ENA
AVS_Write => phase_A[5][9].ENA
AVS_Write => phase_A[5][8].ENA
AVS_Write => phase_A[5][7].ENA
AVS_Write => phase_A[5][6].ENA
AVS_Write => phase_A[5][5].ENA
AVS_Write => phase_A[5][4].ENA
AVS_Write => phase_A[5][3].ENA
AVS_Write => phase_A[5][2].ENA
AVS_Write => phase_A[5][1].ENA
AVS_Write => phase_A[5][0].ENA
AVS_Write => phase_A[4][15].ENA
AVS_Write => phase_A[4][14].ENA
AVS_Write => phase_A[4][13].ENA
AVS_Write => phase_A[4][12].ENA
AVS_Write => phase_A[4][11].ENA
AVS_Write => phase_A[4][10].ENA
AVS_Write => phase_A[4][9].ENA
AVS_Write => phase_A[4][8].ENA
AVS_Write => phase_A[4][7].ENA
AVS_Write => phase_A[4][6].ENA
AVS_Write => phase_A[4][5].ENA
AVS_Write => phase_A[4][4].ENA
AVS_Write => phase_A[4][3].ENA
AVS_Write => phase_A[4][2].ENA
AVS_Write => phase_A[4][1].ENA
AVS_Write => phase_A[4][0].ENA
AVS_Write => phase_A[3][15].ENA
AVS_Write => phase_A[3][14].ENA
AVS_Write => phase_A[3][13].ENA
AVS_Write => phase_A[3][12].ENA
AVS_Write => phase_A[3][11].ENA
AVS_Write => phase_A[3][10].ENA
AVS_Write => phase_A[3][9].ENA
AVS_Write => phase_A[3][8].ENA
AVS_Write => phase_A[3][7].ENA
AVS_Write => phase_A[3][6].ENA
AVS_Write => phase_A[3][5].ENA
AVS_Write => phase_A[3][4].ENA
AVS_Write => phase_A[3][3].ENA
AVS_Write => phase_A[3][2].ENA
AVS_Write => phase_A[3][1].ENA
AVS_Write => phase_A[3][0].ENA
AVS_Write => phase_A[2][15].ENA
AVS_Write => phase_A[2][14].ENA
AVS_Write => phase_A[2][13].ENA
AVS_Write => phase_A[2][12].ENA
AVS_Write => phase_A[2][11].ENA
AVS_Write => phase_A[2][10].ENA
AVS_Write => phase_A[2][9].ENA
AVS_Write => phase_A[2][8].ENA
AVS_Write => phase_A[2][7].ENA
AVS_Write => phase_A[2][6].ENA
AVS_Write => phase_A[2][5].ENA
AVS_Write => phase_A[2][4].ENA
AVS_Write => phase_A[2][3].ENA
AVS_Write => phase_A[2][2].ENA
AVS_Write => phase_A[2][1].ENA
AVS_Write => phase_A[2][0].ENA
AVS_Write => phase_A[1][15].ENA
AVS_Write => phase_A[1][14].ENA
AVS_Write => phase_A[1][13].ENA
AVS_Write => phase_A[1][12].ENA
AVS_Write => phase_A[1][11].ENA
AVS_Write => phase_A[1][10].ENA
AVS_Write => phase_A[1][9].ENA
AVS_Write => phase_A[1][8].ENA
AVS_Write => phase_A[1][7].ENA
AVS_Write => phase_A[1][6].ENA
AVS_Write => phase_A[1][5].ENA
AVS_Write => phase_A[1][4].ENA
AVS_Write => phase_A[1][3].ENA
AVS_Write => phase_A[1][2].ENA
AVS_Write => phase_A[1][1].ENA
AVS_Write => phase_A[1][0].ENA
AVS_Write => phase_A[0][15].ENA
AVS_Write => phase_A[0][14].ENA
AVS_Write => phase_A[0][13].ENA
AVS_Write => phase_A[0][12].ENA
AVS_Write => phase_A[0][11].ENA
AVS_Write => phase_A[0][10].ENA
AVS_Write => phase_A[0][9].ENA
AVS_Write => phase_A[0][8].ENA
AVS_Write => phase_A[0][7].ENA
AVS_Write => phase_A[0][6].ENA
AVS_Write => phase_A[0][5].ENA
AVS_Write => phase_A[0][4].ENA
AVS_Write => phase_A[0][3].ENA
AVS_Write => phase_A[0][2].ENA
AVS_Write => phase_A[0][1].ENA
AVS_Write => phase_A[0][0].ENA
AVS_Write => phase_B[60][15].ENA
AVS_Write => phase_B[60][14].ENA
AVS_Write => phase_B[60][13].ENA
AVS_Write => phase_B[60][12].ENA
AVS_Write => phase_B[60][11].ENA
AVS_Write => phase_B[60][10].ENA
AVS_Write => phase_B[60][9].ENA
AVS_Write => phase_B[60][8].ENA
AVS_Write => phase_B[60][7].ENA
AVS_Write => phase_B[60][6].ENA
AVS_Write => phase_B[60][5].ENA
AVS_Write => phase_B[60][4].ENA
AVS_Write => phase_B[60][3].ENA
AVS_Write => phase_B[60][2].ENA
AVS_Write => phase_B[60][1].ENA
AVS_Write => phase_B[60][0].ENA
AVS_Write => phase_B[59][15].ENA
AVS_Write => phase_B[59][14].ENA
AVS_Write => phase_B[59][13].ENA
AVS_Write => phase_B[59][12].ENA
AVS_Write => phase_B[59][11].ENA
AVS_Write => phase_B[59][10].ENA
AVS_Write => phase_B[59][9].ENA
AVS_Write => phase_B[59][8].ENA
AVS_Write => phase_B[59][7].ENA
AVS_Write => phase_B[59][6].ENA
AVS_Write => phase_B[59][5].ENA
AVS_Write => phase_B[59][4].ENA
AVS_Write => phase_B[59][3].ENA
AVS_Write => phase_B[59][2].ENA
AVS_Write => phase_B[59][1].ENA
AVS_Write => phase_B[59][0].ENA
AVS_Write => phase_B[58][15].ENA
AVS_Write => phase_B[58][14].ENA
AVS_Write => phase_B[58][13].ENA
AVS_Write => phase_B[58][12].ENA
AVS_Write => phase_B[58][11].ENA
AVS_Write => phase_B[58][10].ENA
AVS_Write => phase_B[58][9].ENA
AVS_Write => phase_B[58][8].ENA
AVS_Write => phase_B[58][7].ENA
AVS_Write => phase_B[58][6].ENA
AVS_Write => phase_B[58][5].ENA
AVS_Write => phase_B[58][4].ENA
AVS_Write => phase_B[58][3].ENA
AVS_Write => phase_B[58][2].ENA
AVS_Write => phase_B[58][1].ENA
AVS_Write => phase_B[58][0].ENA
AVS_Write => phase_B[57][15].ENA
AVS_Write => phase_B[57][14].ENA
AVS_Write => phase_B[57][13].ENA
AVS_Write => phase_B[57][12].ENA
AVS_Write => phase_B[57][11].ENA
AVS_Write => phase_B[57][10].ENA
AVS_Write => phase_B[57][9].ENA
AVS_Write => phase_B[57][8].ENA
AVS_Write => phase_B[57][7].ENA
AVS_Write => phase_B[57][6].ENA
AVS_Write => phase_B[57][5].ENA
AVS_Write => phase_B[57][4].ENA
AVS_Write => phase_B[57][3].ENA
AVS_Write => phase_B[57][2].ENA
AVS_Write => phase_B[57][1].ENA
AVS_Write => phase_B[57][0].ENA
AVS_Write => phase_B[56][15].ENA
AVS_Write => phase_B[56][14].ENA
AVS_Write => phase_B[56][13].ENA
AVS_Write => phase_B[56][12].ENA
AVS_Write => phase_B[56][11].ENA
AVS_Write => phase_B[56][10].ENA
AVS_Write => phase_B[56][9].ENA
AVS_Write => phase_B[56][8].ENA
AVS_Write => phase_B[56][7].ENA
AVS_Write => phase_B[56][6].ENA
AVS_Write => phase_B[56][5].ENA
AVS_Write => phase_B[56][4].ENA
AVS_Write => phase_B[56][3].ENA
AVS_Write => phase_B[56][2].ENA
AVS_Write => phase_B[56][1].ENA
AVS_Write => phase_B[56][0].ENA
AVS_Write => phase_B[55][15].ENA
AVS_Write => phase_B[55][14].ENA
AVS_Write => phase_B[55][13].ENA
AVS_Write => phase_B[55][12].ENA
AVS_Write => phase_B[55][11].ENA
AVS_Write => phase_B[55][10].ENA
AVS_Write => phase_B[55][9].ENA
AVS_Write => phase_B[55][8].ENA
AVS_Write => phase_B[55][7].ENA
AVS_Write => phase_B[55][6].ENA
AVS_Write => phase_B[55][5].ENA
AVS_Write => phase_B[55][4].ENA
AVS_Write => phase_B[55][3].ENA
AVS_Write => phase_B[55][2].ENA
AVS_Write => phase_B[55][1].ENA
AVS_Write => phase_B[55][0].ENA
AVS_Write => phase_B[54][15].ENA
AVS_Write => phase_B[54][14].ENA
AVS_Write => phase_B[54][13].ENA
AVS_Write => phase_B[54][12].ENA
AVS_Write => phase_B[54][11].ENA
AVS_Write => phase_B[54][10].ENA
AVS_Write => phase_B[54][9].ENA
AVS_Write => phase_B[54][8].ENA
AVS_Write => phase_B[54][7].ENA
AVS_Write => phase_B[54][6].ENA
AVS_Write => phase_B[54][5].ENA
AVS_Write => phase_B[54][4].ENA
AVS_Write => phase_B[54][3].ENA
AVS_Write => phase_B[54][2].ENA
AVS_Write => phase_B[54][1].ENA
AVS_Write => phase_B[54][0].ENA
AVS_Write => phase_B[53][15].ENA
AVS_Write => phase_B[53][14].ENA
AVS_Write => phase_B[53][13].ENA
AVS_Write => phase_B[53][12].ENA
AVS_Write => phase_B[53][11].ENA
AVS_Write => phase_B[53][10].ENA
AVS_Write => phase_B[53][9].ENA
AVS_Write => phase_B[53][8].ENA
AVS_Write => phase_B[53][7].ENA
AVS_Write => phase_B[53][6].ENA
AVS_Write => phase_B[53][5].ENA
AVS_Write => phase_B[53][4].ENA
AVS_Write => phase_B[53][3].ENA
AVS_Write => phase_B[53][2].ENA
AVS_Write => phase_B[53][1].ENA
AVS_Write => phase_B[53][0].ENA
AVS_Write => phase_B[52][15].ENA
AVS_Write => phase_B[52][14].ENA
AVS_Write => phase_B[52][13].ENA
AVS_Write => phase_B[52][12].ENA
AVS_Write => phase_B[52][11].ENA
AVS_Write => phase_B[52][10].ENA
AVS_Write => phase_B[52][9].ENA
AVS_Write => phase_B[52][8].ENA
AVS_Write => phase_B[52][7].ENA
AVS_Write => phase_B[52][6].ENA
AVS_Write => phase_B[52][5].ENA
AVS_Write => phase_B[52][4].ENA
AVS_Write => phase_B[52][3].ENA
AVS_Write => phase_B[52][2].ENA
AVS_Write => phase_B[52][1].ENA
AVS_Write => phase_B[52][0].ENA
AVS_Write => phase_B[51][15].ENA
AVS_Write => phase_B[51][14].ENA
AVS_Write => phase_B[51][13].ENA
AVS_Write => phase_B[51][12].ENA
AVS_Write => phase_B[51][11].ENA
AVS_Write => phase_B[51][10].ENA
AVS_Write => phase_B[51][9].ENA
AVS_Write => phase_B[51][8].ENA
AVS_Write => phase_B[51][7].ENA
AVS_Write => phase_B[51][6].ENA
AVS_Write => phase_B[51][5].ENA
AVS_Write => phase_B[51][4].ENA
AVS_Write => phase_B[51][3].ENA
AVS_Write => phase_B[51][2].ENA
AVS_Write => phase_B[51][1].ENA
AVS_Write => phase_B[51][0].ENA
AVS_Write => phase_B[50][15].ENA
AVS_Write => phase_B[50][14].ENA
AVS_Write => phase_B[50][13].ENA
AVS_Write => phase_B[50][12].ENA
AVS_Write => phase_B[50][11].ENA
AVS_Write => phase_B[50][10].ENA
AVS_Write => phase_B[50][9].ENA
AVS_Write => phase_B[50][8].ENA
AVS_Write => phase_B[50][7].ENA
AVS_Write => phase_B[50][6].ENA
AVS_Write => phase_B[50][5].ENA
AVS_Write => phase_B[50][4].ENA
AVS_Write => phase_B[50][3].ENA
AVS_Write => phase_B[50][2].ENA
AVS_Write => phase_B[50][1].ENA
AVS_Write => phase_B[50][0].ENA
AVS_Write => phase_B[49][15].ENA
AVS_Write => phase_B[49][14].ENA
AVS_Write => phase_B[49][13].ENA
AVS_Write => phase_B[49][12].ENA
AVS_Write => phase_B[49][11].ENA
AVS_Write => phase_B[49][10].ENA
AVS_Write => phase_B[49][9].ENA
AVS_Write => phase_B[49][8].ENA
AVS_Write => phase_B[49][7].ENA
AVS_Write => phase_B[49][6].ENA
AVS_Write => phase_B[49][5].ENA
AVS_Write => phase_B[49][4].ENA
AVS_Write => phase_B[49][3].ENA
AVS_Write => phase_B[49][2].ENA
AVS_Write => phase_B[49][1].ENA
AVS_Write => phase_B[49][0].ENA
AVS_Write => phase_B[48][15].ENA
AVS_Write => phase_B[48][14].ENA
AVS_Write => phase_B[48][13].ENA
AVS_Write => phase_B[48][12].ENA
AVS_Write => phase_B[48][11].ENA
AVS_Write => phase_B[48][10].ENA
AVS_Write => phase_B[48][9].ENA
AVS_Write => phase_B[48][8].ENA
AVS_Write => phase_B[48][7].ENA
AVS_Write => phase_B[48][6].ENA
AVS_Write => phase_B[48][5].ENA
AVS_Write => phase_B[48][4].ENA
AVS_Write => phase_B[48][3].ENA
AVS_Write => phase_B[48][2].ENA
AVS_Write => phase_B[48][1].ENA
AVS_Write => phase_B[48][0].ENA
AVS_Write => phase_B[47][15].ENA
AVS_Write => phase_B[47][14].ENA
AVS_Write => phase_B[47][13].ENA
AVS_Write => phase_B[47][12].ENA
AVS_Write => phase_B[47][11].ENA
AVS_Write => phase_B[47][10].ENA
AVS_Write => phase_B[47][9].ENA
AVS_Write => phase_B[47][8].ENA
AVS_Write => phase_B[47][7].ENA
AVS_Write => phase_B[47][6].ENA
AVS_Write => phase_B[47][5].ENA
AVS_Write => phase_B[47][4].ENA
AVS_Write => phase_B[47][3].ENA
AVS_Write => phase_B[47][2].ENA
AVS_Write => phase_B[47][1].ENA
AVS_Write => phase_B[47][0].ENA
AVS_Write => phase_B[46][15].ENA
AVS_Write => phase_B[46][14].ENA
AVS_Write => phase_B[46][13].ENA
AVS_Write => phase_B[46][12].ENA
AVS_Write => phase_B[46][11].ENA
AVS_Write => phase_B[46][10].ENA
AVS_Write => phase_B[46][9].ENA
AVS_Write => phase_B[46][8].ENA
AVS_Write => phase_B[46][7].ENA
AVS_Write => phase_B[46][6].ENA
AVS_Write => phase_B[46][5].ENA
AVS_Write => phase_B[46][4].ENA
AVS_Write => phase_B[46][3].ENA
AVS_Write => phase_B[46][2].ENA
AVS_Write => phase_B[46][1].ENA
AVS_Write => phase_B[46][0].ENA
AVS_Write => phase_B[45][15].ENA
AVS_Write => phase_B[45][14].ENA
AVS_Write => phase_B[45][13].ENA
AVS_Write => phase_B[45][12].ENA
AVS_Write => phase_B[45][11].ENA
AVS_Write => phase_B[45][10].ENA
AVS_Write => phase_B[45][9].ENA
AVS_Write => phase_B[45][8].ENA
AVS_Write => phase_B[45][7].ENA
AVS_Write => phase_B[45][6].ENA
AVS_Write => phase_B[45][5].ENA
AVS_Write => phase_B[45][4].ENA
AVS_Write => phase_B[45][3].ENA
AVS_Write => phase_B[45][2].ENA
AVS_Write => phase_B[45][1].ENA
AVS_Write => phase_B[45][0].ENA
AVS_Write => phase_B[44][15].ENA
AVS_Write => phase_B[44][14].ENA
AVS_Write => phase_B[44][13].ENA
AVS_Write => phase_B[44][12].ENA
AVS_Write => phase_B[44][11].ENA
AVS_Write => phase_B[44][10].ENA
AVS_Write => phase_B[44][9].ENA
AVS_Write => phase_B[44][8].ENA
AVS_Write => phase_B[44][7].ENA
AVS_Write => phase_B[44][6].ENA
AVS_Write => phase_B[44][5].ENA
AVS_Write => phase_B[44][4].ENA
AVS_Write => phase_B[44][3].ENA
AVS_Write => phase_B[44][2].ENA
AVS_Write => phase_B[44][1].ENA
AVS_Write => phase_B[44][0].ENA
AVS_Write => phase_B[43][15].ENA
AVS_Write => phase_B[43][14].ENA
AVS_Write => phase_B[43][13].ENA
AVS_Write => phase_B[43][12].ENA
AVS_Write => phase_B[43][11].ENA
AVS_Write => phase_B[43][10].ENA
AVS_Write => phase_B[43][9].ENA
AVS_Write => phase_B[43][8].ENA
AVS_Write => phase_B[43][7].ENA
AVS_Write => phase_B[43][6].ENA
AVS_Write => phase_B[43][5].ENA
AVS_Write => phase_B[43][4].ENA
AVS_Write => phase_B[43][3].ENA
AVS_Write => phase_B[43][2].ENA
AVS_Write => phase_B[43][1].ENA
AVS_Write => phase_B[43][0].ENA
AVS_Write => phase_B[42][15].ENA
AVS_Write => phase_B[42][14].ENA
AVS_Write => phase_B[42][13].ENA
AVS_Write => phase_B[42][12].ENA
AVS_Write => phase_B[42][11].ENA
AVS_Write => phase_B[42][10].ENA
AVS_Write => phase_B[42][9].ENA
AVS_Write => phase_B[42][8].ENA
AVS_Write => phase_B[42][7].ENA
AVS_Write => phase_B[42][6].ENA
AVS_Write => phase_B[42][5].ENA
AVS_Write => phase_B[42][4].ENA
AVS_Write => phase_B[42][3].ENA
AVS_Write => phase_B[42][2].ENA
AVS_Write => phase_B[42][1].ENA
AVS_Write => phase_B[42][0].ENA
AVS_Write => phase_B[41][15].ENA
AVS_Write => phase_B[41][14].ENA
AVS_Write => phase_B[41][13].ENA
AVS_Write => phase_B[41][12].ENA
AVS_Write => phase_B[41][11].ENA
AVS_Write => phase_B[41][10].ENA
AVS_Write => phase_B[41][9].ENA
AVS_Write => phase_B[41][8].ENA
AVS_Write => phase_B[41][7].ENA
AVS_Write => phase_B[41][6].ENA
AVS_Write => phase_B[41][5].ENA
AVS_Write => phase_B[41][4].ENA
AVS_Write => phase_B[41][3].ENA
AVS_Write => phase_B[41][2].ENA
AVS_Write => phase_B[41][1].ENA
AVS_Write => phase_B[41][0].ENA
AVS_Write => phase_B[40][15].ENA
AVS_Write => phase_B[40][14].ENA
AVS_Write => phase_B[40][13].ENA
AVS_Write => phase_B[40][12].ENA
AVS_Write => phase_B[40][11].ENA
AVS_Write => phase_B[40][10].ENA
AVS_Write => phase_B[40][9].ENA
AVS_Write => phase_B[40][8].ENA
AVS_Write => phase_B[40][7].ENA
AVS_Write => phase_B[40][6].ENA
AVS_Write => phase_B[40][5].ENA
AVS_Write => phase_B[40][4].ENA
AVS_Write => phase_B[40][3].ENA
AVS_Write => phase_B[40][2].ENA
AVS_Write => phase_B[40][1].ENA
AVS_Write => phase_B[40][0].ENA
AVS_Write => phase_B[39][15].ENA
AVS_Write => phase_B[39][14].ENA
AVS_Write => phase_B[39][13].ENA
AVS_Write => phase_B[39][12].ENA
AVS_Write => phase_B[39][11].ENA
AVS_Write => phase_B[39][10].ENA
AVS_Write => phase_B[39][9].ENA
AVS_Write => phase_B[39][8].ENA
AVS_Write => phase_B[39][7].ENA
AVS_Write => phase_B[39][6].ENA
AVS_Write => phase_B[39][5].ENA
AVS_Write => phase_B[39][4].ENA
AVS_Write => phase_B[39][3].ENA
AVS_Write => phase_B[39][2].ENA
AVS_Write => phase_B[39][1].ENA
AVS_Write => phase_B[39][0].ENA
AVS_Write => phase_B[38][15].ENA
AVS_Write => phase_B[38][14].ENA
AVS_Write => phase_B[38][13].ENA
AVS_Write => phase_B[38][12].ENA
AVS_Write => phase_B[38][11].ENA
AVS_Write => phase_B[38][10].ENA
AVS_Write => phase_B[38][9].ENA
AVS_Write => phase_B[38][8].ENA
AVS_Write => phase_B[38][7].ENA
AVS_Write => phase_B[38][6].ENA
AVS_Write => phase_B[38][5].ENA
AVS_Write => phase_B[38][4].ENA
AVS_Write => phase_B[38][3].ENA
AVS_Write => phase_B[38][2].ENA
AVS_Write => phase_B[38][1].ENA
AVS_Write => phase_B[38][0].ENA
AVS_Write => phase_B[37][15].ENA
AVS_Write => phase_B[37][14].ENA
AVS_Write => phase_B[37][13].ENA
AVS_Write => phase_B[37][12].ENA
AVS_Write => phase_B[37][11].ENA
AVS_Write => phase_B[37][10].ENA
AVS_Write => phase_B[37][9].ENA
AVS_Write => phase_B[37][8].ENA
AVS_Write => phase_B[37][7].ENA
AVS_Write => phase_B[37][6].ENA
AVS_Write => phase_B[37][5].ENA
AVS_Write => phase_B[37][4].ENA
AVS_Write => phase_B[37][3].ENA
AVS_Write => phase_B[37][2].ENA
AVS_Write => phase_B[37][1].ENA
AVS_Write => phase_B[37][0].ENA
AVS_Write => phase_B[36][15].ENA
AVS_Write => phase_B[36][14].ENA
AVS_Write => phase_B[36][13].ENA
AVS_Write => phase_B[36][12].ENA
AVS_Write => phase_B[36][11].ENA
AVS_Write => phase_B[36][10].ENA
AVS_Write => phase_B[36][9].ENA
AVS_Write => phase_B[36][8].ENA
AVS_Write => phase_B[36][7].ENA
AVS_Write => phase_B[36][6].ENA
AVS_Write => phase_B[36][5].ENA
AVS_Write => phase_B[36][4].ENA
AVS_Write => phase_B[36][3].ENA
AVS_Write => phase_B[36][2].ENA
AVS_Write => phase_B[36][1].ENA
AVS_Write => phase_B[36][0].ENA
AVS_Write => phase_B[35][15].ENA
AVS_Write => phase_B[35][14].ENA
AVS_Write => phase_B[35][13].ENA
AVS_Write => phase_B[35][12].ENA
AVS_Write => phase_B[35][11].ENA
AVS_Write => phase_B[35][10].ENA
AVS_Write => phase_B[35][9].ENA
AVS_Write => phase_B[35][8].ENA
AVS_Write => phase_B[35][7].ENA
AVS_Write => phase_B[35][6].ENA
AVS_Write => phase_B[35][5].ENA
AVS_Write => phase_B[35][4].ENA
AVS_Write => phase_B[35][3].ENA
AVS_Write => phase_B[35][2].ENA
AVS_Write => phase_B[35][1].ENA
AVS_Write => phase_B[35][0].ENA
AVS_Write => phase_B[34][15].ENA
AVS_Write => phase_B[34][14].ENA
AVS_Write => phase_B[34][13].ENA
AVS_Write => phase_B[34][12].ENA
AVS_Write => phase_B[34][11].ENA
AVS_Write => phase_B[34][10].ENA
AVS_Write => phase_B[34][9].ENA
AVS_Write => phase_B[34][8].ENA
AVS_Write => phase_B[34][7].ENA
AVS_Write => phase_B[34][6].ENA
AVS_Write => phase_B[34][5].ENA
AVS_Write => phase_B[34][4].ENA
AVS_Write => phase_B[34][3].ENA
AVS_Write => phase_B[34][2].ENA
AVS_Write => phase_B[34][1].ENA
AVS_Write => phase_B[34][0].ENA
AVS_Write => phase_B[33][15].ENA
AVS_Write => phase_B[33][14].ENA
AVS_Write => phase_B[33][13].ENA
AVS_Write => phase_B[33][12].ENA
AVS_Write => phase_B[33][11].ENA
AVS_Write => phase_B[33][10].ENA
AVS_Write => phase_B[33][9].ENA
AVS_Write => phase_B[33][8].ENA
AVS_Write => phase_B[33][7].ENA
AVS_Write => phase_B[33][6].ENA
AVS_Write => phase_B[33][5].ENA
AVS_Write => phase_B[33][4].ENA
AVS_Write => phase_B[33][3].ENA
AVS_Write => phase_B[33][2].ENA
AVS_Write => phase_B[33][1].ENA
AVS_Write => phase_B[33][0].ENA
AVS_Write => phase_B[32][15].ENA
AVS_Write => phase_B[32][14].ENA
AVS_Write => phase_B[32][13].ENA
AVS_Write => phase_B[32][12].ENA
AVS_Write => phase_B[32][11].ENA
AVS_Write => phase_B[32][10].ENA
AVS_Write => phase_B[32][9].ENA
AVS_Write => phase_B[32][8].ENA
AVS_Write => phase_B[32][7].ENA
AVS_Write => phase_B[32][6].ENA
AVS_Write => phase_B[32][5].ENA
AVS_Write => phase_B[32][4].ENA
AVS_Write => phase_B[32][3].ENA
AVS_Write => phase_B[32][2].ENA
AVS_Write => phase_B[32][1].ENA
AVS_Write => phase_B[32][0].ENA
AVS_Write => phase_B[31][15].ENA
AVS_Write => phase_B[31][14].ENA
AVS_Write => phase_B[31][13].ENA
AVS_Write => phase_B[31][12].ENA
AVS_Write => phase_B[31][11].ENA
AVS_Write => phase_B[31][10].ENA
AVS_Write => phase_B[31][9].ENA
AVS_Write => phase_B[31][8].ENA
AVS_Write => phase_B[31][7].ENA
AVS_Write => phase_B[31][6].ENA
AVS_Write => phase_B[31][5].ENA
AVS_Write => phase_B[31][4].ENA
AVS_Write => phase_B[31][3].ENA
AVS_Write => phase_B[31][2].ENA
AVS_Write => phase_B[31][1].ENA
AVS_Write => phase_B[31][0].ENA
AVS_Write => phase_B[30][15].ENA
AVS_Write => phase_B[30][14].ENA
AVS_Write => phase_B[30][13].ENA
AVS_Write => phase_B[30][12].ENA
AVS_Write => phase_B[30][11].ENA
AVS_Write => phase_B[30][10].ENA
AVS_Write => phase_B[30][9].ENA
AVS_Write => phase_B[30][8].ENA
AVS_Write => phase_B[30][7].ENA
AVS_Write => phase_B[30][6].ENA
AVS_Write => phase_B[30][5].ENA
AVS_Write => phase_B[30][4].ENA
AVS_Write => phase_B[30][3].ENA
AVS_Write => phase_B[30][2].ENA
AVS_Write => phase_B[30][1].ENA
AVS_Write => phase_B[30][0].ENA
AVS_Write => phase_B[29][15].ENA
AVS_Write => phase_B[29][14].ENA
AVS_Write => phase_B[29][13].ENA
AVS_Write => phase_B[29][12].ENA
AVS_Write => phase_B[29][11].ENA
AVS_Write => phase_B[29][10].ENA
AVS_Write => phase_B[29][9].ENA
AVS_Write => phase_B[29][8].ENA
AVS_Write => phase_B[29][7].ENA
AVS_Write => phase_B[29][6].ENA
AVS_Write => phase_B[29][5].ENA
AVS_Write => phase_B[29][4].ENA
AVS_Write => phase_B[29][3].ENA
AVS_Write => phase_B[29][2].ENA
AVS_Write => phase_B[29][1].ENA
AVS_Write => phase_B[29][0].ENA
AVS_Write => phase_B[28][15].ENA
AVS_Write => phase_B[28][14].ENA
AVS_Write => phase_B[28][13].ENA
AVS_Write => phase_B[28][12].ENA
AVS_Write => phase_B[28][11].ENA
AVS_Write => phase_B[28][10].ENA
AVS_Write => phase_B[28][9].ENA
AVS_Write => phase_B[28][8].ENA
AVS_Write => phase_B[28][7].ENA
AVS_Write => phase_B[28][6].ENA
AVS_Write => phase_B[28][5].ENA
AVS_Write => phase_B[28][4].ENA
AVS_Write => phase_B[28][3].ENA
AVS_Write => phase_B[28][2].ENA
AVS_Write => phase_B[28][1].ENA
AVS_Write => phase_B[28][0].ENA
AVS_Write => phase_B[27][15].ENA
AVS_Write => phase_B[27][14].ENA
AVS_Write => phase_B[27][13].ENA
AVS_Write => phase_B[27][12].ENA
AVS_Write => phase_B[27][11].ENA
AVS_Write => phase_B[27][10].ENA
AVS_Write => phase_B[27][9].ENA
AVS_Write => phase_B[27][8].ENA
AVS_Write => phase_B[27][7].ENA
AVS_Write => phase_B[27][6].ENA
AVS_Write => phase_B[27][5].ENA
AVS_Write => phase_B[27][4].ENA
AVS_Write => phase_B[27][3].ENA
AVS_Write => phase_B[27][2].ENA
AVS_Write => phase_B[27][1].ENA
AVS_Write => phase_B[27][0].ENA
AVS_Write => phase_B[26][15].ENA
AVS_Write => phase_B[26][14].ENA
AVS_Write => phase_B[26][13].ENA
AVS_Write => phase_B[26][12].ENA
AVS_Write => phase_B[26][11].ENA
AVS_Write => phase_B[26][10].ENA
AVS_Write => phase_B[26][9].ENA
AVS_Write => phase_B[26][8].ENA
AVS_Write => phase_B[26][7].ENA
AVS_Write => phase_B[26][6].ENA
AVS_Write => phase_B[26][5].ENA
AVS_Write => phase_B[26][4].ENA
AVS_Write => phase_B[26][3].ENA
AVS_Write => phase_B[26][2].ENA
AVS_Write => phase_B[26][1].ENA
AVS_Write => phase_B[26][0].ENA
AVS_Write => phase_B[25][15].ENA
AVS_Write => phase_B[25][14].ENA
AVS_Write => phase_B[25][13].ENA
AVS_Write => phase_B[25][12].ENA
AVS_Write => phase_B[25][11].ENA
AVS_Write => phase_B[25][10].ENA
AVS_Write => phase_B[25][9].ENA
AVS_Write => phase_B[25][8].ENA
AVS_Write => phase_B[25][7].ENA
AVS_Write => phase_B[25][6].ENA
AVS_Write => phase_B[25][5].ENA
AVS_Write => phase_B[25][4].ENA
AVS_Write => phase_B[25][3].ENA
AVS_Write => phase_B[25][2].ENA
AVS_Write => phase_B[25][1].ENA
AVS_Write => phase_B[25][0].ENA
AVS_Write => phase_B[24][15].ENA
AVS_Write => phase_B[24][14].ENA
AVS_Write => phase_B[24][13].ENA
AVS_Write => phase_B[24][12].ENA
AVS_Write => phase_B[24][11].ENA
AVS_Write => phase_B[24][10].ENA
AVS_Write => phase_B[24][9].ENA
AVS_Write => phase_B[24][8].ENA
AVS_Write => phase_B[24][7].ENA
AVS_Write => phase_B[24][6].ENA
AVS_Write => phase_B[24][5].ENA
AVS_Write => phase_B[24][4].ENA
AVS_Write => phase_B[24][3].ENA
AVS_Write => phase_B[24][2].ENA
AVS_Write => phase_B[24][1].ENA
AVS_Write => phase_B[24][0].ENA
AVS_Write => phase_B[23][15].ENA
AVS_Write => phase_B[23][14].ENA
AVS_Write => phase_B[23][13].ENA
AVS_Write => phase_B[23][12].ENA
AVS_Write => phase_B[23][11].ENA
AVS_Write => phase_B[23][10].ENA
AVS_Write => phase_B[23][9].ENA
AVS_Write => phase_B[23][8].ENA
AVS_Write => phase_B[23][7].ENA
AVS_Write => phase_B[23][6].ENA
AVS_Write => phase_B[23][5].ENA
AVS_Write => phase_B[23][4].ENA
AVS_Write => phase_B[23][3].ENA
AVS_Write => phase_B[23][2].ENA
AVS_Write => phase_B[23][1].ENA
AVS_Write => phase_B[23][0].ENA
AVS_Write => phase_B[22][15].ENA
AVS_Write => phase_B[22][14].ENA
AVS_Write => phase_B[22][13].ENA
AVS_Write => phase_B[22][12].ENA
AVS_Write => phase_B[22][11].ENA
AVS_Write => phase_B[22][10].ENA
AVS_Write => phase_B[22][9].ENA
AVS_Write => phase_B[22][8].ENA
AVS_Write => phase_B[22][7].ENA
AVS_Write => phase_B[22][6].ENA
AVS_Write => phase_B[22][5].ENA
AVS_Write => phase_B[22][4].ENA
AVS_Write => phase_B[22][3].ENA
AVS_Write => phase_B[22][2].ENA
AVS_Write => phase_B[22][1].ENA
AVS_Write => phase_B[22][0].ENA
AVS_Write => phase_B[21][15].ENA
AVS_Write => phase_B[21][14].ENA
AVS_Write => phase_B[21][13].ENA
AVS_Write => phase_B[21][12].ENA
AVS_Write => phase_B[21][11].ENA
AVS_Write => phase_B[21][10].ENA
AVS_Write => phase_B[21][9].ENA
AVS_Write => phase_B[21][8].ENA
AVS_Write => phase_B[21][7].ENA
AVS_Write => phase_B[21][6].ENA
AVS_Write => phase_B[21][5].ENA
AVS_Write => phase_B[21][4].ENA
AVS_Write => phase_B[21][3].ENA
AVS_Write => phase_B[21][2].ENA
AVS_Write => phase_B[21][1].ENA
AVS_Write => phase_B[21][0].ENA
AVS_Write => phase_B[20][15].ENA
AVS_Write => phase_B[20][14].ENA
AVS_Write => phase_B[20][13].ENA
AVS_Write => phase_B[20][12].ENA
AVS_Write => phase_B[20][11].ENA
AVS_Write => phase_B[20][10].ENA
AVS_Write => phase_B[20][9].ENA
AVS_Write => phase_B[20][8].ENA
AVS_Write => phase_B[20][7].ENA
AVS_Write => phase_B[20][6].ENA
AVS_Write => phase_B[20][5].ENA
AVS_Write => phase_B[20][4].ENA
AVS_Write => phase_B[20][3].ENA
AVS_Write => phase_B[20][2].ENA
AVS_Write => phase_B[20][1].ENA
AVS_Write => phase_B[20][0].ENA
AVS_Write => phase_B[19][15].ENA
AVS_Write => phase_B[19][14].ENA
AVS_Write => phase_B[19][13].ENA
AVS_Write => phase_B[19][12].ENA
AVS_Write => phase_B[19][11].ENA
AVS_Write => phase_B[19][10].ENA
AVS_Write => phase_B[19][9].ENA
AVS_Write => phase_B[19][8].ENA
AVS_Write => phase_B[19][7].ENA
AVS_Write => phase_B[19][6].ENA
AVS_Write => phase_B[19][5].ENA
AVS_Write => phase_B[19][4].ENA
AVS_Write => phase_B[19][3].ENA
AVS_Write => phase_B[19][2].ENA
AVS_Write => phase_B[19][1].ENA
AVS_Write => phase_B[19][0].ENA
AVS_Write => phase_B[18][15].ENA
AVS_Write => phase_B[18][14].ENA
AVS_Write => phase_B[18][13].ENA
AVS_Write => phase_B[18][12].ENA
AVS_Write => phase_B[18][11].ENA
AVS_Write => phase_B[18][10].ENA
AVS_Write => phase_B[18][9].ENA
AVS_Write => phase_B[18][8].ENA
AVS_Write => phase_B[18][7].ENA
AVS_Write => phase_B[18][6].ENA
AVS_Write => phase_B[18][5].ENA
AVS_Write => phase_B[18][4].ENA
AVS_Write => phase_B[18][3].ENA
AVS_Write => phase_B[18][2].ENA
AVS_Write => phase_B[18][1].ENA
AVS_Write => phase_B[18][0].ENA
AVS_Write => phase_B[17][15].ENA
AVS_Write => phase_B[17][14].ENA
AVS_Write => phase_B[17][13].ENA
AVS_Write => phase_B[17][12].ENA
AVS_Write => phase_B[17][11].ENA
AVS_Write => phase_B[17][10].ENA
AVS_Write => phase_B[17][9].ENA
AVS_Write => phase_B[17][8].ENA
AVS_Write => phase_B[17][7].ENA
AVS_Write => phase_B[17][6].ENA
AVS_Write => phase_B[17][5].ENA
AVS_Write => phase_B[17][4].ENA
AVS_Write => phase_B[17][3].ENA
AVS_Write => phase_B[17][2].ENA
AVS_Write => phase_B[17][1].ENA
AVS_Write => phase_B[17][0].ENA
AVS_Write => phase_B[16][15].ENA
AVS_Write => phase_B[16][14].ENA
AVS_Write => phase_B[16][13].ENA
AVS_Write => phase_B[16][12].ENA
AVS_Write => phase_B[16][11].ENA
AVS_Write => phase_B[16][10].ENA
AVS_Write => phase_B[16][9].ENA
AVS_Write => phase_B[16][8].ENA
AVS_Write => phase_B[16][7].ENA
AVS_Write => phase_B[16][6].ENA
AVS_Write => phase_B[16][5].ENA
AVS_Write => phase_B[16][4].ENA
AVS_Write => phase_B[16][3].ENA
AVS_Write => phase_B[16][2].ENA
AVS_Write => phase_B[16][1].ENA
AVS_Write => phase_B[16][0].ENA
AVS_Write => phase_B[15][15].ENA
AVS_Write => phase_B[15][14].ENA
AVS_Write => phase_B[15][13].ENA
AVS_Write => phase_B[15][12].ENA
AVS_Write => phase_B[15][11].ENA
AVS_Write => phase_B[15][10].ENA
AVS_Write => phase_B[15][9].ENA
AVS_Write => phase_B[15][8].ENA
AVS_Write => phase_B[15][7].ENA
AVS_Write => phase_B[15][6].ENA
AVS_Write => phase_B[15][5].ENA
AVS_Write => phase_B[15][4].ENA
AVS_Write => phase_B[15][3].ENA
AVS_Write => phase_B[15][2].ENA
AVS_Write => phase_B[15][1].ENA
AVS_Write => phase_B[15][0].ENA
AVS_Write => phase_B[14][15].ENA
AVS_Write => phase_B[14][14].ENA
AVS_Write => phase_B[14][13].ENA
AVS_Write => phase_B[14][12].ENA
AVS_Write => phase_B[14][11].ENA
AVS_Write => phase_B[14][10].ENA
AVS_Write => phase_B[14][9].ENA
AVS_Write => phase_B[14][8].ENA
AVS_Write => phase_B[14][7].ENA
AVS_Write => phase_B[14][6].ENA
AVS_Write => phase_B[14][5].ENA
AVS_Write => phase_B[14][4].ENA
AVS_Write => phase_B[14][3].ENA
AVS_Write => phase_B[14][2].ENA
AVS_Write => phase_B[14][1].ENA
AVS_Write => phase_B[14][0].ENA
AVS_Write => phase_B[13][15].ENA
AVS_Write => phase_B[13][14].ENA
AVS_Write => phase_B[13][13].ENA
AVS_Write => phase_B[13][12].ENA
AVS_Write => phase_B[13][11].ENA
AVS_Write => phase_B[13][10].ENA
AVS_Write => phase_B[13][9].ENA
AVS_Write => phase_B[13][8].ENA
AVS_Write => phase_B[13][7].ENA
AVS_Write => phase_B[13][6].ENA
AVS_Write => phase_B[13][5].ENA
AVS_Write => phase_B[13][4].ENA
AVS_Write => phase_B[13][3].ENA
AVS_Write => phase_B[13][2].ENA
AVS_Write => phase_B[13][1].ENA
AVS_Write => phase_B[13][0].ENA
AVS_Write => phase_B[12][15].ENA
AVS_Write => phase_B[12][14].ENA
AVS_Write => phase_B[12][13].ENA
AVS_Write => phase_B[12][12].ENA
AVS_Write => phase_B[12][11].ENA
AVS_Write => phase_B[12][10].ENA
AVS_Write => phase_B[12][9].ENA
AVS_Write => phase_B[12][8].ENA
AVS_Write => phase_B[12][7].ENA
AVS_Write => phase_B[12][6].ENA
AVS_Write => phase_B[12][5].ENA
AVS_Write => phase_B[12][4].ENA
AVS_Write => phase_B[12][3].ENA
AVS_Write => phase_B[12][2].ENA
AVS_Write => phase_B[12][1].ENA
AVS_Write => phase_B[12][0].ENA
AVS_Write => phase_B[11][15].ENA
AVS_Write => phase_B[11][14].ENA
AVS_Write => phase_B[11][13].ENA
AVS_Write => phase_B[11][12].ENA
AVS_Write => phase_B[11][11].ENA
AVS_Write => phase_B[11][10].ENA
AVS_Write => phase_B[11][9].ENA
AVS_Write => phase_B[11][8].ENA
AVS_Write => phase_B[11][7].ENA
AVS_Write => phase_B[11][6].ENA
AVS_Write => phase_B[11][5].ENA
AVS_Write => phase_B[11][4].ENA
AVS_Write => phase_B[11][3].ENA
AVS_Write => phase_B[11][2].ENA
AVS_Write => phase_B[11][1].ENA
AVS_Write => phase_B[11][0].ENA
AVS_Write => phase_B[10][15].ENA
AVS_Write => phase_B[10][14].ENA
AVS_Write => phase_B[10][13].ENA
AVS_Write => phase_B[10][12].ENA
AVS_Write => phase_B[10][11].ENA
AVS_Write => phase_B[10][10].ENA
AVS_Write => phase_B[10][9].ENA
AVS_Write => phase_B[10][8].ENA
AVS_Write => phase_B[10][7].ENA
AVS_Write => phase_B[10][6].ENA
AVS_Write => phase_B[10][5].ENA
AVS_Write => phase_B[10][4].ENA
AVS_Write => phase_B[10][3].ENA
AVS_Write => phase_B[10][2].ENA
AVS_Write => phase_B[10][1].ENA
AVS_Write => phase_B[10][0].ENA
AVS_Write => phase_B[9][15].ENA
AVS_Write => phase_B[9][14].ENA
AVS_Write => phase_B[9][13].ENA
AVS_Write => phase_B[9][12].ENA
AVS_Write => phase_B[9][11].ENA
AVS_Write => phase_B[9][10].ENA
AVS_Write => phase_B[9][9].ENA
AVS_Write => phase_B[9][8].ENA
AVS_Write => phase_B[9][7].ENA
AVS_Write => phase_B[9][6].ENA
AVS_Write => phase_B[9][5].ENA
AVS_Write => phase_B[9][4].ENA
AVS_Write => phase_B[9][3].ENA
AVS_Write => phase_B[9][2].ENA
AVS_Write => phase_B[9][1].ENA
AVS_Write => phase_B[9][0].ENA
AVS_Write => phase_B[8][15].ENA
AVS_Write => phase_B[8][14].ENA
AVS_Write => phase_B[8][13].ENA
AVS_Write => phase_B[8][12].ENA
AVS_Write => phase_B[8][11].ENA
AVS_Write => phase_B[8][10].ENA
AVS_Write => phase_B[8][9].ENA
AVS_Write => phase_B[8][8].ENA
AVS_Write => phase_B[8][7].ENA
AVS_Write => phase_B[8][6].ENA
AVS_Write => phase_B[8][5].ENA
AVS_Write => phase_B[8][4].ENA
AVS_Write => phase_B[8][3].ENA
AVS_Write => phase_B[8][2].ENA
AVS_Write => phase_B[8][1].ENA
AVS_Write => phase_B[8][0].ENA
AVS_Write => phase_B[7][15].ENA
AVS_Write => phase_B[7][14].ENA
AVS_Write => phase_B[7][13].ENA
AVS_Write => phase_B[7][12].ENA
AVS_Write => phase_B[7][11].ENA
AVS_Write => phase_B[7][10].ENA
AVS_Write => phase_B[7][9].ENA
AVS_Write => phase_B[7][8].ENA
AVS_Write => phase_B[7][7].ENA
AVS_Write => phase_B[7][6].ENA
AVS_Write => phase_B[7][5].ENA
AVS_Write => phase_B[7][4].ENA
AVS_Write => phase_B[7][3].ENA
AVS_Write => phase_B[7][2].ENA
AVS_Write => phase_B[7][1].ENA
AVS_Write => phase_B[7][0].ENA
AVS_Write => phase_B[6][15].ENA
AVS_Write => phase_B[6][14].ENA
AVS_Write => phase_B[6][13].ENA
AVS_Write => phase_B[6][12].ENA
AVS_Write => phase_B[6][11].ENA
AVS_Write => phase_B[6][10].ENA
AVS_Write => phase_B[6][9].ENA
AVS_Write => phase_B[6][8].ENA
AVS_Write => phase_B[6][7].ENA
AVS_Write => phase_B[6][6].ENA
AVS_Write => phase_B[6][5].ENA
AVS_Write => phase_B[6][4].ENA
AVS_Write => phase_B[6][3].ENA
AVS_Write => phase_B[6][2].ENA
AVS_Write => phase_B[6][1].ENA
AVS_Write => phase_B[6][0].ENA
AVS_Write => phase_B[5][15].ENA
AVS_Write => phase_B[5][14].ENA
AVS_Write => phase_B[5][13].ENA
AVS_Write => phase_B[5][12].ENA
AVS_Write => phase_B[5][11].ENA
AVS_Write => phase_B[5][10].ENA
AVS_Write => phase_B[5][9].ENA
AVS_Write => phase_B[5][8].ENA
AVS_Write => phase_B[5][7].ENA
AVS_Write => phase_B[5][6].ENA
AVS_Write => phase_B[5][5].ENA
AVS_Write => phase_B[5][4].ENA
AVS_Write => phase_B[5][3].ENA
AVS_Write => phase_B[5][2].ENA
AVS_Write => phase_B[5][1].ENA
AVS_Write => phase_B[5][0].ENA
AVS_Write => phase_B[4][15].ENA
AVS_Write => phase_B[4][14].ENA
AVS_Write => phase_B[4][13].ENA
AVS_Write => phase_B[4][12].ENA
AVS_Write => phase_B[4][11].ENA
AVS_Write => phase_B[4][10].ENA
AVS_Write => phase_B[4][9].ENA
AVS_Write => phase_B[4][8].ENA
AVS_Write => phase_B[4][7].ENA
AVS_Write => phase_B[4][6].ENA
AVS_Write => phase_B[4][5].ENA
AVS_Write => phase_B[4][4].ENA
AVS_Write => phase_B[4][3].ENA
AVS_Write => phase_B[4][2].ENA
AVS_Write => phase_B[4][1].ENA
AVS_Write => phase_B[4][0].ENA
AVS_Write => phase_B[3][15].ENA
AVS_Write => phase_B[3][14].ENA
AVS_Write => phase_B[3][13].ENA
AVS_Write => phase_B[3][12].ENA
AVS_Write => phase_B[3][11].ENA
AVS_Write => phase_B[3][10].ENA
AVS_Write => phase_B[3][9].ENA
AVS_Write => phase_B[3][8].ENA
AVS_Write => phase_B[3][7].ENA
AVS_Write => phase_B[3][6].ENA
AVS_Write => phase_B[3][5].ENA
AVS_Write => phase_B[3][4].ENA
AVS_Write => phase_B[3][3].ENA
AVS_Write => phase_B[3][2].ENA
AVS_Write => phase_B[3][1].ENA
AVS_Write => phase_B[3][0].ENA
AVS_Write => phase_B[2][15].ENA
AVS_Write => phase_B[2][14].ENA
AVS_Write => phase_B[2][13].ENA
AVS_Write => phase_B[2][12].ENA
AVS_Write => phase_B[2][11].ENA
AVS_Write => phase_B[2][10].ENA
AVS_Write => phase_B[2][9].ENA
AVS_Write => phase_B[2][8].ENA
AVS_Write => phase_B[2][7].ENA
AVS_Write => phase_B[2][6].ENA
AVS_Write => phase_B[2][5].ENA
AVS_Write => phase_B[2][4].ENA
AVS_Write => phase_B[2][3].ENA
AVS_Write => phase_B[2][2].ENA
AVS_Write => phase_B[2][1].ENA
AVS_Write => phase_B[2][0].ENA
AVS_Write => phase_B[1][15].ENA
AVS_Write => phase_B[1][14].ENA
AVS_Write => phase_B[1][13].ENA
AVS_Write => phase_B[1][12].ENA
AVS_Write => phase_B[1][11].ENA
AVS_Write => phase_B[1][10].ENA
AVS_Write => phase_B[1][9].ENA
AVS_Write => phase_B[1][8].ENA
AVS_Write => phase_B[1][7].ENA
AVS_Write => phase_B[1][6].ENA
AVS_Write => phase_B[1][5].ENA
AVS_Write => phase_B[1][4].ENA
AVS_Write => phase_B[1][3].ENA
AVS_Write => phase_B[1][2].ENA
AVS_Write => phase_B[1][1].ENA
AVS_Write => phase_B[1][0].ENA
AVS_Write => phase_B[0][15].ENA
AVS_Write => phase_B[0][14].ENA
AVS_Write => phase_B[0][13].ENA
AVS_Write => phase_B[0][12].ENA
AVS_Write => phase_B[0][11].ENA
AVS_Write => phase_B[0][10].ENA
AVS_Write => phase_B[0][9].ENA
AVS_Write => phase_B[0][8].ENA
AVS_Write => phase_B[0][7].ENA
AVS_Write => phase_B[0][6].ENA
AVS_Write => phase_B[0][5].ENA
AVS_Write => phase_B[0][4].ENA
AVS_Write => phase_B[0][3].ENA
AVS_Write => phase_B[0][2].ENA
AVS_Write => phase_B[0][1].ENA
AVS_Write => phase_B[0][0].ENA
AVS_WriteData[0] => enable.OUTPUTSELECT
AVS_WriteData[0] => LessThan1.IN16
AVS_WriteData[0] => phase_A.DATAB
AVS_WriteData[0] => Mux32.IN8
AVS_WriteData[0] => Mux48.IN8
AVS_WriteData[0] => Mux64.IN8
AVS_WriteData[1] => LessThan1.IN15
AVS_WriteData[1] => phase_A.DATAB
AVS_WriteData[1] => Mux31.IN8
AVS_WriteData[1] => Mux47.IN8
AVS_WriteData[1] => Mux63.IN8
AVS_WriteData[2] => LessThan1.IN14
AVS_WriteData[2] => phase_A.DATAB
AVS_WriteData[2] => Mux30.IN8
AVS_WriteData[2] => Mux46.IN8
AVS_WriteData[2] => Mux62.IN8
AVS_WriteData[3] => LessThan1.IN13
AVS_WriteData[3] => phase_A.DATAB
AVS_WriteData[3] => Mux29.IN8
AVS_WriteData[3] => Mux45.IN8
AVS_WriteData[3] => Mux61.IN8
AVS_WriteData[4] => LessThan1.IN12
AVS_WriteData[4] => phase_A.DATAB
AVS_WriteData[4] => Mux28.IN8
AVS_WriteData[4] => Mux44.IN8
AVS_WriteData[4] => Mux60.IN8
AVS_WriteData[5] => LessThan1.IN11
AVS_WriteData[5] => phase_A.DATAB
AVS_WriteData[5] => Mux27.IN8
AVS_WriteData[5] => Mux43.IN8
AVS_WriteData[5] => Mux59.IN8
AVS_WriteData[6] => LessThan1.IN10
AVS_WriteData[6] => phase_A.DATAB
AVS_WriteData[6] => Mux26.IN8
AVS_WriteData[6] => Mux42.IN8
AVS_WriteData[6] => Mux58.IN8
AVS_WriteData[7] => LessThan1.IN9
AVS_WriteData[7] => phase_A.DATAB
AVS_WriteData[7] => Mux25.IN8
AVS_WriteData[7] => Mux41.IN8
AVS_WriteData[7] => Mux57.IN8
AVS_WriteData[8] => LessThan1.IN8
AVS_WriteData[8] => phase_A.DATAB
AVS_WriteData[8] => Mux24.IN8
AVS_WriteData[8] => Mux40.IN8
AVS_WriteData[8] => Mux56.IN8
AVS_WriteData[9] => LessThan1.IN7
AVS_WriteData[9] => phase_A.DATAB
AVS_WriteData[9] => Mux23.IN8
AVS_WriteData[9] => Mux39.IN8
AVS_WriteData[9] => Mux55.IN8
AVS_WriteData[10] => LessThan1.IN6
AVS_WriteData[10] => phase_A.DATAB
AVS_WriteData[10] => Mux22.IN8
AVS_WriteData[10] => Mux38.IN8
AVS_WriteData[10] => Mux54.IN8
AVS_WriteData[11] => LessThan1.IN5
AVS_WriteData[11] => phase_A.DATAB
AVS_WriteData[11] => Mux21.IN8
AVS_WriteData[11] => Mux37.IN8
AVS_WriteData[11] => Mux53.IN8
AVS_WriteData[12] => LessThan1.IN4
AVS_WriteData[12] => phase_A.DATAB
AVS_WriteData[12] => Mux20.IN8
AVS_WriteData[12] => Mux36.IN8
AVS_WriteData[12] => Mux52.IN8
AVS_WriteData[13] => LessThan1.IN3
AVS_WriteData[13] => phase_A.DATAB
AVS_WriteData[13] => Mux19.IN8
AVS_WriteData[13] => Mux35.IN8
AVS_WriteData[13] => Mux51.IN8
AVS_WriteData[14] => LessThan1.IN2
AVS_WriteData[14] => phase_A.DATAB
AVS_WriteData[14] => Mux18.IN8
AVS_WriteData[14] => Mux34.IN8
AVS_WriteData[14] => Mux50.IN8
AVS_WriteData[15] => LessThan1.IN1
AVS_WriteData[15] => phase_A.DATAB
AVS_WriteData[15] => Mux17.IN8
AVS_WriteData[15] => Mux33.IN8
AVS_WriteData[15] => Mux49.IN8
piezo_out[0] <= piezo:piezo_gen:0:piezo_inst.piezo_out
piezo_out[1] <= piezo:piezo_gen:1:piezo_inst.piezo_out
piezo_out[2] <= piezo:piezo_gen:2:piezo_inst.piezo_out
piezo_out[3] <= piezo:piezo_gen:3:piezo_inst.piezo_out
piezo_out[4] <= piezo:piezo_gen:4:piezo_inst.piezo_out
piezo_out[5] <= piezo:piezo_gen:5:piezo_inst.piezo_out
piezo_out[6] <= piezo:piezo_gen:6:piezo_inst.piezo_out
piezo_out[7] <= piezo:piezo_gen:7:piezo_inst.piezo_out
piezo_out[8] <= piezo:piezo_gen:8:piezo_inst.piezo_out
piezo_out[9] <= piezo:piezo_gen:9:piezo_inst.piezo_out
piezo_out[10] <= piezo:piezo_gen:10:piezo_inst.piezo_out
piezo_out[11] <= piezo:piezo_gen:11:piezo_inst.piezo_out
piezo_out[12] <= piezo:piezo_gen:12:piezo_inst.piezo_out
piezo_out[13] <= piezo:piezo_gen:13:piezo_inst.piezo_out
piezo_out[14] <= piezo:piezo_gen:14:piezo_inst.piezo_out
piezo_out[15] <= piezo:piezo_gen:15:piezo_inst.piezo_out
piezo_out[16] <= piezo:piezo_gen:16:piezo_inst.piezo_out
piezo_out[17] <= piezo:piezo_gen:17:piezo_inst.piezo_out
piezo_out[18] <= piezo:piezo_gen:18:piezo_inst.piezo_out
piezo_out[19] <= piezo:piezo_gen:19:piezo_inst.piezo_out
piezo_out[20] <= piezo:piezo_gen:20:piezo_inst.piezo_out
piezo_out[21] <= piezo:piezo_gen:21:piezo_inst.piezo_out
piezo_out[22] <= piezo:piezo_gen:22:piezo_inst.piezo_out
piezo_out[23] <= piezo:piezo_gen:23:piezo_inst.piezo_out
piezo_out[24] <= piezo:piezo_gen:24:piezo_inst.piezo_out
piezo_out[25] <= piezo:piezo_gen:25:piezo_inst.piezo_out
piezo_out[26] <= piezo:piezo_gen:26:piezo_inst.piezo_out
piezo_out[27] <= piezo:piezo_gen:27:piezo_inst.piezo_out
piezo_out[28] <= piezo:piezo_gen:28:piezo_inst.piezo_out
piezo_out[29] <= piezo:piezo_gen:29:piezo_inst.piezo_out
piezo_out[30] <= piezo:piezo_gen:30:piezo_inst.piezo_out
piezo_out[31] <= piezo:piezo_gen:31:piezo_inst.piezo_out
piezo_out[32] <= piezo:piezo_gen:32:piezo_inst.piezo_out
piezo_out[33] <= piezo:piezo_gen:33:piezo_inst.piezo_out
piezo_out[34] <= piezo:piezo_gen:34:piezo_inst.piezo_out
piezo_out[35] <= piezo:piezo_gen:35:piezo_inst.piezo_out
piezo_out[36] <= piezo:piezo_gen:36:piezo_inst.piezo_out
piezo_out[37] <= piezo:piezo_gen:37:piezo_inst.piezo_out
piezo_out[38] <= piezo:piezo_gen:38:piezo_inst.piezo_out
piezo_out[39] <= piezo:piezo_gen:39:piezo_inst.piezo_out
piezo_out[40] <= piezo:piezo_gen:40:piezo_inst.piezo_out
piezo_out[41] <= piezo:piezo_gen:41:piezo_inst.piezo_out
piezo_out[42] <= piezo:piezo_gen:42:piezo_inst.piezo_out
piezo_out[43] <= piezo:piezo_gen:43:piezo_inst.piezo_out
piezo_out[44] <= piezo:piezo_gen:44:piezo_inst.piezo_out
piezo_out[45] <= piezo:piezo_gen:45:piezo_inst.piezo_out
piezo_out[46] <= piezo:piezo_gen:46:piezo_inst.piezo_out
piezo_out[47] <= piezo:piezo_gen:47:piezo_inst.piezo_out
piezo_out[48] <= piezo:piezo_gen:48:piezo_inst.piezo_out
piezo_out[49] <= piezo:piezo_gen:49:piezo_inst.piezo_out
piezo_out[50] <= piezo:piezo_gen:50:piezo_inst.piezo_out
piezo_out[51] <= piezo:piezo_gen:51:piezo_inst.piezo_out
piezo_out[52] <= piezo:piezo_gen:52:piezo_inst.piezo_out
piezo_out[53] <= piezo:piezo_gen:53:piezo_inst.piezo_out
piezo_out[54] <= piezo:piezo_gen:54:piezo_inst.piezo_out
piezo_out[55] <= piezo:piezo_gen:55:piezo_inst.piezo_out
piezo_out[56] <= piezo:piezo_gen:56:piezo_inst.piezo_out
piezo_out[57] <= piezo:piezo_gen:57:piezo_inst.piezo_out
piezo_out[58] <= piezo:piezo_gen:58:piezo_inst.piezo_out
piezo_out[59] <= piezo:piezo_gen:59:piezo_inst.piezo_out
piezo_out[60] <= piezo:piezo_gen:60:piezo_inst.piezo_out
piezo_enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
piezo_status[0] <= sync[0].DB_MAX_OUTPUT_PORT_TYPE
piezo_status[1] <= phase_nA_B.DB_MAX_OUTPUT_PORT_TYPE
piezo_status[2] <= new_value.DB_MAX_OUTPUT_PORT_TYPE
piezo_enable_in => enable.DATAA
piezo_enable_in => Mux16.IN9
piezo_enable_in => Mux16.IN10
piezo_enable_in => Mux16.IN11
piezo_enable_in => Mux16.IN12
piezo_enable_in => Mux16.IN13
piezo_enable_in => Mux16.IN14
piezo_enable_in => Mux16.IN15
piezo_enable_in => Mux16.IN16
piezo_enable_in => Mux16.IN17
piezo_enable_in => Mux16.IN18
piezo_enable_in => Mux16.IN19
piezo_enable_in => Mux16.IN20
piezo_enable_in => Mux16.IN21
piezo_enable_in => Mux16.IN22
piezo_enable_in => Mux16.IN23
piezo_enable_in => Mux16.IN24
piezo_enable_in => Mux16.IN25
piezo_enable_in => Mux16.IN26
piezo_enable_in => Mux16.IN27
piezo_enable_in => Mux16.IN28
piezo_enable_in => Mux16.IN29
piezo_enable_in => Mux16.IN30
piezo_enable_in => Mux16.IN31
piezo_enable_in => Mux16.IN32
piezo_enable_in => Mux16.IN33
piezo_enable_in => Mux16.IN34
piezo_enable_in => Mux16.IN35
piezo_enable_in => Mux16.IN36
piezo_enable_in => Mux16.IN37
piezo_enable_in => Mux16.IN38
piezo_enable_in => Mux16.IN39
piezo_enable_in => Mux16.IN40
piezo_enable_in => Mux16.IN41
piezo_enable_in => Mux16.IN42
piezo_enable_in => Mux16.IN43
piezo_enable_in => Mux16.IN44
piezo_enable_in => Mux16.IN45
piezo_enable_in => Mux16.IN46
piezo_enable_in => Mux16.IN47
piezo_enable_in => Mux16.IN48
piezo_enable_in => Mux16.IN49
piezo_enable_in => Mux16.IN50
piezo_enable_in => Mux16.IN51
piezo_enable_in => Mux16.IN52
piezo_enable_in => Mux16.IN53
piezo_enable_in => Mux16.IN54
piezo_enable_in => Mux16.IN55
piezo_enable_in => Mux16.IN56
piezo_enable_in => Mux16.IN57
piezo_enable_in => Mux16.IN58
piezo_enable_in => Mux16.IN59
piezo_enable_in => Mux16.IN60
piezo_enable_in => Mux16.IN61
piezo_enable_in => Mux16.IN62
piezo_enable_in => Mux16.IN63
piezo_enable_in => Mux16.IN64
piezo_enable_in => Mux16.IN65
piezo_enable_in => Mux16.IN66
piezo_enable_in => Mux16.IN67
piezo_enable_in => Mux16.IN68
piezo_enable_in => Mux16.IN69
piezo_enable_in => Mux16.IN70
piezo_enable_in => Mux16.IN71
piezo_enable_in => Mux16.IN72
piezo_enable_in => Mux16.IN73
piezo_enable_in => Mux16.IN74
piezo_enable_in => Mux16.IN75
piezo_enable_in => Mux16.IN76
piezo_enable_in => Mux16.IN77
piezo_enable_in => Mux16.IN78
piezo_enable_in => Mux16.IN79
piezo_enable_in => Mux16.IN80
piezo_enable_in => Mux16.IN81
piezo_enable_in => Mux16.IN82
piezo_enable_in => Mux16.IN83
piezo_enable_in => Mux16.IN84
piezo_enable_in => Mux16.IN85
piezo_enable_in => Mux16.IN86
piezo_enable_in => Mux16.IN87
piezo_enable_in => Mux16.IN88
piezo_enable_in => Mux16.IN89
piezo_enable_in => Mux16.IN90
piezo_enable_in => Mux16.IN91
piezo_enable_in => Mux16.IN92
piezo_enable_in => Mux16.IN93
piezo_enable_in => Mux16.IN94
piezo_enable_in => Mux16.IN95
piezo_enable_in => Mux16.IN96
piezo_enable_in => Mux16.IN97
piezo_enable_in => Mux16.IN98
piezo_enable_in => Mux16.IN99
piezo_enable_in => Mux16.IN100
piezo_enable_in => Mux16.IN101
piezo_enable_in => Mux16.IN102
piezo_enable_in => Mux16.IN103
piezo_enable_in => Mux16.IN104
piezo_enable_in => Mux16.IN105
piezo_enable_in => Mux16.IN106
piezo_enable_in => Mux16.IN107
piezo_enable_in => Mux16.IN108
piezo_enable_in => Mux16.IN109
piezo_enable_in => Mux16.IN110
piezo_enable_in => Mux16.IN111
piezo_enable_in => Mux16.IN112
piezo_enable_in => Mux16.IN113
piezo_enable_in => Mux16.IN114
piezo_enable_in => Mux16.IN115
piezo_enable_in => Mux16.IN116
piezo_enable_in => Mux16.IN117
piezo_enable_in => Mux16.IN118
piezo_enable_in => Mux16.IN119
piezo_enable_in => Mux16.IN120
piezo_enable_in => Mux16.IN121
piezo_enable_in => Mux16.IN122
piezo_enable_in => Mux16.IN123
piezo_enable_in => Mux16.IN124
piezo_enable_in => Mux16.IN125
piezo_enable_in => Mux16.IN126
piezo_enable_in => Mux16.IN127
piezo_enable_in => Mux16.IN128
piezo_enable_in => Mux16.IN129
piezo_enable_in => Mux16.IN130
piezo_enable_in => Mux16.IN131
piezo_enable_in => Mux16.IN132
piezo_enable_in => Mux16.IN133
piezo_enable_in => Mux16.IN134
piezo_enable_in => Mux16.IN135
piezo_enable_in => Mux16.IN136
piezo_enable_in => Mux16.IN137
piezo_enable_in => Mux16.IN138
piezo_enable_in => Mux16.IN139
piezo_enable_in => Mux16.IN140
piezo_enable_in => Mux16.IN141
piezo_enable_in => Mux16.IN142
piezo_enable_in => Mux16.IN143
piezo_enable_in => Mux16.IN144
piezo_enable_in => Mux16.IN145
piezo_enable_in => Mux16.IN146
piezo_enable_in => Mux16.IN147
piezo_enable_in => Mux16.IN148
piezo_enable_in => Mux16.IN149
piezo_enable_in => Mux16.IN150
piezo_enable_in => Mux16.IN151
piezo_enable_in => Mux16.IN152
piezo_enable_in => Mux16.IN153
piezo_enable_in => Mux16.IN154
piezo_enable_in => Mux16.IN155
piezo_enable_in => Mux16.IN156
piezo_enable_in => Mux16.IN157
piezo_enable_in => Mux16.IN158
piezo_enable_in => Mux16.IN159
piezo_enable_in => Mux16.IN160
piezo_enable_in => Mux16.IN161
piezo_enable_in => Mux16.IN162
piezo_enable_in => Mux16.IN163
piezo_enable_in => Mux16.IN164
piezo_enable_in => Mux16.IN165
piezo_enable_in => Mux16.IN166
piezo_enable_in => Mux16.IN167
piezo_enable_in => Mux16.IN168
piezo_enable_in => Mux16.IN169
piezo_enable_in => Mux16.IN170
piezo_enable_in => Mux16.IN171
piezo_enable_in => Mux16.IN172
piezo_enable_in => Mux16.IN173
piezo_enable_in => Mux16.IN174
piezo_enable_in => Mux16.IN175
piezo_enable_in => Mux16.IN176
piezo_enable_in => Mux16.IN177
piezo_enable_in => Mux16.IN178
piezo_enable_in => Mux16.IN179
piezo_enable_in => Mux16.IN180
piezo_enable_in => Mux16.IN181
piezo_enable_in => Mux16.IN182
piezo_enable_in => Mux16.IN183
piezo_enable_in => Mux16.IN184
piezo_enable_in => Mux16.IN185
piezo_enable_in => Mux16.IN186
piezo_enable_in => Mux16.IN187
piezo_enable_in => Mux16.IN188
piezo_enable_in => Mux16.IN189
piezo_enable_in => Mux16.IN190
piezo_enable_in => Mux16.IN191
piezo_enable_in => Mux16.IN192
piezo_enable_in => Mux16.IN193
piezo_enable_in => Mux16.IN194
piezo_enable_in => Mux16.IN195
piezo_enable_in => Mux16.IN196
piezo_enable_in => Mux16.IN197
piezo_enable_in => Mux16.IN198
piezo_enable_in => Mux16.IN199
piezo_enable_in => Mux16.IN200
piezo_enable_in => Mux16.IN201
piezo_enable_in => Mux16.IN202
piezo_enable_in => Mux16.IN203
piezo_enable_in => Mux16.IN204
piezo_enable_in => Mux16.IN205
piezo_enable_in => Mux16.IN206
piezo_enable_in => Mux16.IN207
piezo_enable_in => Mux16.IN208
piezo_enable_in => Mux16.IN209
piezo_enable_in => Mux16.IN210
piezo_enable_in => Mux16.IN211
piezo_enable_in => Mux16.IN212
piezo_enable_in => Mux16.IN213
piezo_enable_in => Mux16.IN214
piezo_enable_in => Mux16.IN215
piezo_enable_in => Mux16.IN216
piezo_enable_in => Mux16.IN217
piezo_enable_in => Mux16.IN218
piezo_enable_in => Mux16.IN219
piezo_enable_in => Mux16.IN220
piezo_enable_in => Mux16.IN221
piezo_enable_in => Mux16.IN222
piezo_enable_in => Mux16.IN223
piezo_enable_in => Mux16.IN224
piezo_enable_in => Mux16.IN225
piezo_enable_in => Mux16.IN226
piezo_enable_in => Mux16.IN227
piezo_enable_in => Mux16.IN228
piezo_enable_in => Mux16.IN229
piezo_enable_in => Mux16.IN230
piezo_enable_in => Mux16.IN231
piezo_enable_in => Mux16.IN232
piezo_enable_in => Mux16.IN233
piezo_enable_in => Mux16.IN234
piezo_enable_in => Mux16.IN235
piezo_enable_in => Mux16.IN236
piezo_enable_in => Mux16.IN237
piezo_enable_in => Mux16.IN238
piezo_enable_in => Mux16.IN239
piezo_enable_in => Mux16.IN240
piezo_enable_in => Mux16.IN241
piezo_enable_in => Mux16.IN242
piezo_enable_in => Mux16.IN243
piezo_enable_in => Mux16.IN244
piezo_enable_in => Mux16.IN245
piezo_enable_in => Mux16.IN246
piezo_enable_in => Mux16.IN247
piezo_enable_in => Mux16.IN248
piezo_enable_in => Mux16.IN249
piezo_enable_in => Mux16.IN250
piezo_enable_in => Mux16.IN251
piezo_enable_in => Mux16.IN252
piezo_enable_in => Mux16.IN253
piezo_enable_in => Mux16.IN254
piezo_enable_in => Mux16.IN255
piezo_enable_in => Mux16.IN256
piezo_enable_in => Mux16.IN257
piezo_enable_in => Mux16.IN258
piezo_enable_in => Mux16.IN259
piezo_enable_in => Mux16.IN260
piezo_enable_in => Mux16.IN261
piezo_enable_in => Mux16.IN262
piezo_enable_in => Mux16.IN263
piezo_enable_in => enable.DATAA


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst
clk => piezo_out~reg0.CLK
clk => ctr1[0].CLK
clk => ctr1[1].CLK
clk => ctr1[2].CLK
clk => ctr1[3].CLK
clk => ctr1[4].CLK
clk => ctr1[5].CLK
clk => ctr1[6].CLK
clk => ctr1[7].CLK
clk => ctr1[8].CLK
clk => ctr1[9].CLK
clk => ctr1[10].CLK
clk => ctr1[11].CLK
clk => ctr1[12].CLK
clk => ctr1[13].CLK
clk => ctr1[14].CLK
clk => ctr1[15].CLK
clk => ctr0[0].CLK
clk => ctr0[1].CLK
clk => ctr0[2].CLK
clk => ctr0[3].CLK
clk => ctr0[4].CLK
clk => ctr0[5].CLK
clk => ctr0[6].CLK
clk => ctr0[7].CLK
clk => ctr0[8].CLK
clk => ctr0[9].CLK
clk => ctr0[10].CLK
clk => ctr0[11].CLK
clk => ctr0[12].CLK
clk => ctr0[13].CLK
clk => ctr0[14].CLK
clk => ctr0[15].CLK
reset_n => piezo_out~reg0.ACLR
reset_n => ctr1[0].ACLR
reset_n => ctr1[1].ACLR
reset_n => ctr1[2].ACLR
reset_n => ctr1[3].ACLR
reset_n => ctr1[4].ACLR
reset_n => ctr1[5].ACLR
reset_n => ctr1[6].ACLR
reset_n => ctr1[7].ACLR
reset_n => ctr1[8].ACLR
reset_n => ctr1[9].ACLR
reset_n => ctr1[10].ACLR
reset_n => ctr1[11].ACLR
reset_n => ctr1[12].ACLR
reset_n => ctr1[13].ACLR
reset_n => ctr1[14].ACLR
reset_n => ctr1[15].ACLR
reset_n => ctr0[0].ACLR
reset_n => ctr0[1].ACLR
reset_n => ctr0[2].ACLR
reset_n => ctr0[3].ACLR
reset_n => ctr0[4].ACLR
reset_n => ctr0[5].ACLR
reset_n => ctr0[6].ACLR
reset_n => ctr0[7].ACLR
reset_n => ctr0[8].ACLR
reset_n => ctr0[9].ACLR
reset_n => ctr0[10].ACLR
reset_n => ctr0[11].ACLR
reset_n => ctr0[12].ACLR
reset_n => ctr0[13].ACLR
reset_n => ctr0[14].ACLR
reset_n => ctr0[15].ACLR
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr0.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => ctr1.OUTPUTSELECT
piezo_enable => piezo_out.OUTPUTSELECT
piezo_sync => ctr0.DATAA
piezo_sync => ctr0.DATAA
piezo_phase[0] => LessThan1.IN16
piezo_phase[1] => LessThan1.IN15
piezo_phase[2] => LessThan1.IN14
piezo_phase[3] => LessThan1.IN13
piezo_phase[4] => LessThan1.IN12
piezo_phase[5] => LessThan1.IN11
piezo_phase[6] => LessThan1.IN10
piezo_phase[7] => LessThan1.IN9
piezo_phase[8] => LessThan1.IN8
piezo_phase[9] => LessThan1.IN7
piezo_phase[10] => LessThan1.IN6
piezo_phase[11] => LessThan1.IN5
piezo_phase[12] => LessThan1.IN4
piezo_phase[13] => LessThan1.IN3
piezo_phase[14] => LessThan1.IN2
piezo_phase[15] => LessThan1.IN1
piezo_duration[0] => LessThan3.IN16
piezo_duration[1] => LessThan3.IN15
piezo_duration[2] => LessThan3.IN14
piezo_duration[3] => LessThan3.IN13
piezo_duration[4] => LessThan3.IN12
piezo_duration[5] => LessThan3.IN11
piezo_duration[6] => LessThan3.IN10
piezo_duration[7] => LessThan3.IN9
piezo_duration[8] => LessThan3.IN8
piezo_duration[9] => LessThan3.IN7
piezo_duration[10] => LessThan3.IN6
piezo_duration[11] => LessThan3.IN5
piezo_duration[12] => LessThan3.IN4
piezo_duration[13] => LessThan3.IN3
piezo_duration[14] => LessThan3.IN2
piezo_duration[15] => LessThan3.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0
clock => clock.IN2
reset => reset.IN2
event_trigger => rtc_trigger_data[0].IN0
event_trigger => rtc_trigger_data[4].IN0
event_trigger2 => rtc_trigger_data[4].IN1
event_trigger2 => rtc_trigger_data[4].DATAA
avalon_slave_address[0] => ~NO_FANOUT~
avalon_slave_address[1] => ~NO_FANOUT~
avalon_slave_address[2] => ~NO_FANOUT~
avalon_slave_address[3] => ~NO_FANOUT~
avalon_slave_address[4] => ~NO_FANOUT~
avalon_slave_address[5] => ~NO_FANOUT~
avalon_slave_address[6] => ~NO_FANOUT~
avalon_slave_address[7] => ~NO_FANOUT~
avalon_slave_address[8] => Decoder0.IN7
avalon_slave_address[8] => Equal2.IN31
avalon_slave_address[8] => Equal3.IN31
avalon_slave_address[9] => Decoder0.IN6
avalon_slave_address[9] => Equal2.IN30
avalon_slave_address[9] => Equal3.IN30
avalon_slave_address[10] => Decoder0.IN5
avalon_slave_address[10] => Equal2.IN29
avalon_slave_address[10] => Equal3.IN29
avalon_slave_address[11] => Decoder0.IN4
avalon_slave_address[11] => Equal2.IN28
avalon_slave_address[11] => Equal3.IN28
avalon_slave_address[12] => Decoder0.IN3
avalon_slave_address[12] => Equal2.IN27
avalon_slave_address[12] => Equal3.IN27
avalon_slave_address[13] => Decoder0.IN2
avalon_slave_address[13] => Equal2.IN26
avalon_slave_address[13] => Equal3.IN26
avalon_slave_address[14] => Decoder0.IN1
avalon_slave_address[14] => Equal2.IN25
avalon_slave_address[14] => Equal3.IN25
avalon_slave_address[15] => Decoder0.IN0
avalon_slave_address[15] => Equal2.IN24
avalon_slave_address[15] => Equal3.IN24
avalon_slave_write => always2.IN1
avalon_slave_writedata[0] => time_cnt.DATAB
avalon_slave_writedata[0] => Equal1.IN31
avalon_slave_writedata[1] => time_cnt.DATAB
avalon_slave_writedata[1] => Equal1.IN30
avalon_slave_writedata[2] => time_cnt.DATAB
avalon_slave_writedata[2] => Equal1.IN29
avalon_slave_writedata[3] => time_cnt.DATAB
avalon_slave_writedata[3] => Equal1.IN28
avalon_slave_writedata[4] => time_cnt.DATAB
avalon_slave_writedata[4] => Equal1.IN27
avalon_slave_writedata[5] => time_cnt.DATAB
avalon_slave_writedata[5] => Equal1.IN26
avalon_slave_writedata[6] => time_cnt.DATAB
avalon_slave_writedata[6] => Equal1.IN25
avalon_slave_writedata[7] => time_cnt.DATAB
avalon_slave_writedata[7] => Equal1.IN24
avalon_slave_writedata[8] => time_cnt.DATAB
avalon_slave_writedata[8] => Equal1.IN23
avalon_slave_writedata[9] => time_cnt.DATAB
avalon_slave_writedata[9] => Equal1.IN22
avalon_slave_writedata[10] => time_cnt.DATAB
avalon_slave_writedata[10] => Equal1.IN21
avalon_slave_writedata[11] => time_cnt.DATAB
avalon_slave_writedata[11] => Equal1.IN20
avalon_slave_writedata[12] => time_cnt.DATAB
avalon_slave_writedata[12] => Equal1.IN19
avalon_slave_writedata[13] => time_cnt.DATAB
avalon_slave_writedata[13] => Equal1.IN18
avalon_slave_writedata[14] => time_cnt.DATAB
avalon_slave_writedata[14] => Equal1.IN17
avalon_slave_writedata[15] => time_cnt.DATAB
avalon_slave_writedata[15] => Equal1.IN16
avalon_slave_writedata[16] => time_cnt.DATAB
avalon_slave_writedata[16] => Equal1.IN15
avalon_slave_writedata[17] => time_cnt.DATAB
avalon_slave_writedata[17] => Equal1.IN14
avalon_slave_writedata[18] => time_cnt.DATAB
avalon_slave_writedata[18] => Equal1.IN13
avalon_slave_writedata[19] => time_cnt.DATAB
avalon_slave_writedata[19] => Equal1.IN12
avalon_slave_writedata[20] => time_cnt.DATAB
avalon_slave_writedata[20] => Equal1.IN11
avalon_slave_writedata[21] => time_cnt.DATAB
avalon_slave_writedata[21] => Equal1.IN10
avalon_slave_writedata[22] => time_cnt.DATAB
avalon_slave_writedata[22] => Equal1.IN9
avalon_slave_writedata[23] => time_cnt.DATAB
avalon_slave_writedata[23] => Equal1.IN8
avalon_slave_writedata[24] => time_cnt.DATAB
avalon_slave_writedata[24] => Equal1.IN7
avalon_slave_writedata[25] => time_cnt.DATAB
avalon_slave_writedata[25] => Equal1.IN6
avalon_slave_writedata[26] => time_cnt.DATAB
avalon_slave_writedata[26] => Equal1.IN5
avalon_slave_writedata[27] => time_cnt.DATAB
avalon_slave_writedata[27] => Equal1.IN4
avalon_slave_writedata[28] => time_cnt.DATAB
avalon_slave_writedata[28] => Equal1.IN3
avalon_slave_writedata[29] => time_cnt.DATAB
avalon_slave_writedata[29] => Equal1.IN2
avalon_slave_writedata[30] => time_cnt.DATAB
avalon_slave_writedata[30] => Equal1.IN1
avalon_slave_writedata[31] => time_cnt.DATAB
avalon_slave_writedata[31] => Equal1.IN0
avalon_slave_read => avalon_slave_waitrequest.IN1
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => returnvalue.OUTPUTSELECT
avalon_slave_read => avalon_slave_waitFlag.OUTPUTSELECT
avalon_slave_readdata[0] <= returnvalue[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[1] <= returnvalue[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[2] <= returnvalue[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[3] <= returnvalue[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[4] <= returnvalue[4].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[5] <= returnvalue[5].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[6] <= returnvalue[6].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[7] <= returnvalue[7].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[8] <= returnvalue[8].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[9] <= returnvalue[9].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[10] <= returnvalue[10].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[11] <= returnvalue[11].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[12] <= returnvalue[12].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[13] <= returnvalue[13].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[14] <= returnvalue[14].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[15] <= returnvalue[15].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[16] <= returnvalue[16].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[17] <= returnvalue[17].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[18] <= returnvalue[18].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[19] <= returnvalue[19].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[20] <= returnvalue[20].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[21] <= returnvalue[21].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[22] <= returnvalue[22].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[23] <= returnvalue[23].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[24] <= returnvalue[24].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[25] <= returnvalue[25].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[26] <= returnvalue[26].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[27] <= returnvalue[27].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[28] <= returnvalue[28].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[29] <= returnvalue[29].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[30] <= returnvalue[30].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[31] <= returnvalue[31].DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_waitrequest <= avalon_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
piezo_enable <= IO_time_ctl:tim1.port5


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|clock_divider:cd1
clock => counter_up[0].CLK
clock => counter_up[1].CLK
clock => counter_up[2].CLK
clock => counter_up[3].CLK
clock => counter_up[4].CLK
clock => counter_up[5].CLK
clock => counter_up[6].CLK
clock => counter_up[7].CLK
clock => counter_up[8].CLK
clock => counter_up[9].CLK
clock => counter_up[10].CLK
clock => counter_up[11].CLK
clock => counter_up[12].CLK
clock => counter_up[13].CLK
clock => counter_up[14].CLK
clock => counter_up[15].CLK
clock => counter_up[16].CLK
clock => counter_up[17].CLK
clock => counter_up[18].CLK
clock => counter_up[19].CLK
clock => counter_up[20].CLK
clock => counter_up[21].CLK
clock => counter_up[22].CLK
clock => counter_up[23].CLK
clock => counter_up[24].CLK
clock => counter_up[25].CLK
clock => counter_up[26].CLK
clock => counter_up[27].CLK
clock => counter_up[28].CLK
clock => counter_up[29].CLK
clock => counter_up[30].CLK
clock => counter_up[31].CLK
clock => counter_up[32].CLK
clock => out_clk_reg.CLK
reset => out_clk_reg.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
reset => counter_up.OUTPUTSELECT
out_clk <= out_clk_reg.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1
clock => ret_val_IO.CLK
clock => dealy_cnt[0].CLK
clock => dealy_cnt[1].CLK
clock => dealy_cnt[2].CLK
clock => dealy_cnt[3].CLK
clock => dealy_cnt[4].CLK
clock => dealy_cnt[5].CLK
clock => dealy_cnt[6].CLK
clock => dealy_cnt[7].CLK
clock => dealy_cnt[8].CLK
clock => dealy_cnt[9].CLK
clock => dealy_cnt[10].CLK
clock => dealy_cnt[11].CLK
clock => dealy_cnt[12].CLK
clock => dealy_cnt[13].CLK
clock => dealy_cnt[14].CLK
clock => dealy_cnt[15].CLK
clock => dealy_cnt[16].CLK
clock => dealy_cnt[17].CLK
clock => dealy_cnt[18].CLK
clock => dealy_cnt[19].CLK
clock => dealy_cnt[20].CLK
clock => dealy_cnt[21].CLK
clock => dealy_cnt[22].CLK
clock => dealy_cnt[23].CLK
clock => dealy_cnt[24].CLK
clock => dealy_cnt[25].CLK
clock => dealy_cnt[26].CLK
clock => dealy_cnt[27].CLK
clock => dealy_cnt[28].CLK
clock => dealy_cnt[29].CLK
clock => dealy_cnt[30].CLK
clock => dealy_cnt[31].CLK
clock => ret_val[0].CLK
clock => ret_val[1].CLK
clock => ret_val[2].CLK
clock => ret_val[3].CLK
clock => ret_val[4].CLK
clock => ret_val[5].CLK
clock => ret_val[6].CLK
clock => ret_val[7].CLK
clock => ret_val[8].CLK
clock => ret_val[9].CLK
clock => ret_val[10].CLK
clock => ret_val[11].CLK
clock => ret_val[12].CLK
clock => ret_val[13].CLK
clock => ret_val[14].CLK
clock => ret_val[15].CLK
clock => ret_val[16].CLK
clock => ret_val[17].CLK
clock => ret_val[18].CLK
clock => ret_val[19].CLK
clock => ret_val[20].CLK
clock => ret_val[21].CLK
clock => ret_val[22].CLK
clock => ret_val[23].CLK
clock => ret_val[24].CLK
clock => ret_val[25].CLK
clock => ret_val[26].CLK
clock => ret_val[27].CLK
clock => ret_val[28].CLK
clock => ret_val[29].CLK
clock => ret_val[30].CLK
clock => ret_val[31].CLK
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => ret_val.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => dealy_cnt.OUTPUTSELECT
reset => ret_val_IO.OUTPUTSELECT
trigger => ret_val_IO.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => ret_val.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
trigger => dealy_cnt.OUTPUTSELECT
time_cnt[0] => ret_val.DATAB
time_cnt[1] => ret_val.DATAB
time_cnt[2] => ret_val.DATAB
time_cnt[3] => ret_val.DATAB
time_cnt[4] => ret_val.DATAB
time_cnt[5] => ret_val.DATAB
time_cnt[6] => ret_val.DATAB
time_cnt[7] => ret_val.DATAB
time_cnt[8] => ret_val.DATAB
time_cnt[9] => ret_val.DATAB
time_cnt[10] => ret_val.DATAB
time_cnt[11] => ret_val.DATAB
time_cnt[12] => ret_val.DATAB
time_cnt[13] => ret_val.DATAB
time_cnt[14] => ret_val.DATAB
time_cnt[15] => ret_val.DATAB
time_cnt[16] => ret_val.DATAB
time_cnt[17] => ret_val.DATAB
time_cnt[18] => ret_val.DATAB
time_cnt[19] => ret_val.DATAB
time_cnt[20] => ret_val.DATAB
time_cnt[21] => ret_val.DATAB
time_cnt[22] => ret_val.DATAB
time_cnt[23] => ret_val.DATAB
time_cnt[24] => ret_val.DATAB
time_cnt[25] => ret_val.DATAB
time_cnt[26] => ret_val.DATAB
time_cnt[27] => ret_val.DATAB
time_cnt[28] => ret_val.DATAB
time_cnt[29] => ret_val.DATAB
time_cnt[30] => ret_val.DATAB
time_cnt[31] => ret_val.DATAB
time_stamp_US_out[0] <= ret_val[0].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[1] <= ret_val[1].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[2] <= ret_val[2].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[3] <= ret_val[3].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[4] <= ret_val[4].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[5] <= ret_val[5].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[6] <= ret_val[6].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[7] <= ret_val[7].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[8] <= ret_val[8].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[9] <= ret_val[9].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[10] <= ret_val[10].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[11] <= ret_val[11].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[12] <= ret_val[12].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[13] <= ret_val[13].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[14] <= ret_val[14].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[15] <= ret_val[15].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[16] <= ret_val[16].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[17] <= ret_val[17].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[18] <= ret_val[18].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[19] <= ret_val[19].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[20] <= ret_val[20].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[21] <= ret_val[21].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[22] <= ret_val[22].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[23] <= ret_val[23].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[24] <= ret_val[24].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[25] <= ret_val[25].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[26] <= ret_val[26].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[27] <= ret_val[27].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[28] <= ret_val[28].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[29] <= ret_val[29].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[30] <= ret_val[30].DB_MAX_OUTPUT_PORT_TYPE
time_stamp_US_out[31] <= ret_val[31].DB_MAX_OUTPUT_PORT_TYPE
enable_IO <= ret_val_IO.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0
hps_0_h2f_lw_axi_master_awid[0] => hps_0_h2f_lw_axi_master_awid[0].IN1
hps_0_h2f_lw_axi_master_awid[1] => hps_0_h2f_lw_axi_master_awid[1].IN1
hps_0_h2f_lw_axi_master_awid[2] => hps_0_h2f_lw_axi_master_awid[2].IN1
hps_0_h2f_lw_axi_master_awid[3] => hps_0_h2f_lw_axi_master_awid[3].IN1
hps_0_h2f_lw_axi_master_awid[4] => hps_0_h2f_lw_axi_master_awid[4].IN1
hps_0_h2f_lw_axi_master_awid[5] => hps_0_h2f_lw_axi_master_awid[5].IN1
hps_0_h2f_lw_axi_master_awid[6] => hps_0_h2f_lw_axi_master_awid[6].IN1
hps_0_h2f_lw_axi_master_awid[7] => hps_0_h2f_lw_axi_master_awid[7].IN1
hps_0_h2f_lw_axi_master_awid[8] => hps_0_h2f_lw_axi_master_awid[8].IN1
hps_0_h2f_lw_axi_master_awid[9] => hps_0_h2f_lw_axi_master_awid[9].IN1
hps_0_h2f_lw_axi_master_awid[10] => hps_0_h2f_lw_axi_master_awid[10].IN1
hps_0_h2f_lw_axi_master_awid[11] => hps_0_h2f_lw_axi_master_awid[11].IN1
hps_0_h2f_lw_axi_master_awaddr[0] => hps_0_h2f_lw_axi_master_awaddr[0].IN1
hps_0_h2f_lw_axi_master_awaddr[1] => hps_0_h2f_lw_axi_master_awaddr[1].IN1
hps_0_h2f_lw_axi_master_awaddr[2] => hps_0_h2f_lw_axi_master_awaddr[2].IN1
hps_0_h2f_lw_axi_master_awaddr[3] => hps_0_h2f_lw_axi_master_awaddr[3].IN1
hps_0_h2f_lw_axi_master_awaddr[4] => hps_0_h2f_lw_axi_master_awaddr[4].IN1
hps_0_h2f_lw_axi_master_awaddr[5] => hps_0_h2f_lw_axi_master_awaddr[5].IN1
hps_0_h2f_lw_axi_master_awaddr[6] => hps_0_h2f_lw_axi_master_awaddr[6].IN1
hps_0_h2f_lw_axi_master_awaddr[7] => hps_0_h2f_lw_axi_master_awaddr[7].IN1
hps_0_h2f_lw_axi_master_awaddr[8] => hps_0_h2f_lw_axi_master_awaddr[8].IN1
hps_0_h2f_lw_axi_master_awaddr[9] => hps_0_h2f_lw_axi_master_awaddr[9].IN1
hps_0_h2f_lw_axi_master_awaddr[10] => hps_0_h2f_lw_axi_master_awaddr[10].IN1
hps_0_h2f_lw_axi_master_awaddr[11] => hps_0_h2f_lw_axi_master_awaddr[11].IN1
hps_0_h2f_lw_axi_master_awaddr[12] => hps_0_h2f_lw_axi_master_awaddr[12].IN1
hps_0_h2f_lw_axi_master_awaddr[13] => hps_0_h2f_lw_axi_master_awaddr[13].IN1
hps_0_h2f_lw_axi_master_awaddr[14] => hps_0_h2f_lw_axi_master_awaddr[14].IN1
hps_0_h2f_lw_axi_master_awaddr[15] => hps_0_h2f_lw_axi_master_awaddr[15].IN1
hps_0_h2f_lw_axi_master_awaddr[16] => hps_0_h2f_lw_axi_master_awaddr[16].IN1
hps_0_h2f_lw_axi_master_awaddr[17] => hps_0_h2f_lw_axi_master_awaddr[17].IN1
hps_0_h2f_lw_axi_master_awaddr[18] => hps_0_h2f_lw_axi_master_awaddr[18].IN1
hps_0_h2f_lw_axi_master_awaddr[19] => hps_0_h2f_lw_axi_master_awaddr[19].IN1
hps_0_h2f_lw_axi_master_awaddr[20] => hps_0_h2f_lw_axi_master_awaddr[20].IN1
hps_0_h2f_lw_axi_master_awlen[0] => hps_0_h2f_lw_axi_master_awlen[0].IN1
hps_0_h2f_lw_axi_master_awlen[1] => hps_0_h2f_lw_axi_master_awlen[1].IN1
hps_0_h2f_lw_axi_master_awlen[2] => hps_0_h2f_lw_axi_master_awlen[2].IN1
hps_0_h2f_lw_axi_master_awlen[3] => hps_0_h2f_lw_axi_master_awlen[3].IN1
hps_0_h2f_lw_axi_master_awsize[0] => hps_0_h2f_lw_axi_master_awsize[0].IN1
hps_0_h2f_lw_axi_master_awsize[1] => hps_0_h2f_lw_axi_master_awsize[1].IN1
hps_0_h2f_lw_axi_master_awsize[2] => hps_0_h2f_lw_axi_master_awsize[2].IN1
hps_0_h2f_lw_axi_master_awburst[0] => hps_0_h2f_lw_axi_master_awburst[0].IN1
hps_0_h2f_lw_axi_master_awburst[1] => hps_0_h2f_lw_axi_master_awburst[1].IN1
hps_0_h2f_lw_axi_master_awlock[0] => hps_0_h2f_lw_axi_master_awlock[0].IN1
hps_0_h2f_lw_axi_master_awlock[1] => hps_0_h2f_lw_axi_master_awlock[1].IN1
hps_0_h2f_lw_axi_master_awcache[0] => hps_0_h2f_lw_axi_master_awcache[0].IN1
hps_0_h2f_lw_axi_master_awcache[1] => hps_0_h2f_lw_axi_master_awcache[1].IN1
hps_0_h2f_lw_axi_master_awcache[2] => hps_0_h2f_lw_axi_master_awcache[2].IN1
hps_0_h2f_lw_axi_master_awcache[3] => hps_0_h2f_lw_axi_master_awcache[3].IN1
hps_0_h2f_lw_axi_master_awprot[0] => hps_0_h2f_lw_axi_master_awprot[0].IN1
hps_0_h2f_lw_axi_master_awprot[1] => hps_0_h2f_lw_axi_master_awprot[1].IN1
hps_0_h2f_lw_axi_master_awprot[2] => hps_0_h2f_lw_axi_master_awprot[2].IN1
hps_0_h2f_lw_axi_master_awvalid => hps_0_h2f_lw_axi_master_awvalid.IN1
hps_0_h2f_lw_axi_master_awready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.awready
hps_0_h2f_lw_axi_master_wid[0] => hps_0_h2f_lw_axi_master_wid[0].IN1
hps_0_h2f_lw_axi_master_wid[1] => hps_0_h2f_lw_axi_master_wid[1].IN1
hps_0_h2f_lw_axi_master_wid[2] => hps_0_h2f_lw_axi_master_wid[2].IN1
hps_0_h2f_lw_axi_master_wid[3] => hps_0_h2f_lw_axi_master_wid[3].IN1
hps_0_h2f_lw_axi_master_wid[4] => hps_0_h2f_lw_axi_master_wid[4].IN1
hps_0_h2f_lw_axi_master_wid[5] => hps_0_h2f_lw_axi_master_wid[5].IN1
hps_0_h2f_lw_axi_master_wid[6] => hps_0_h2f_lw_axi_master_wid[6].IN1
hps_0_h2f_lw_axi_master_wid[7] => hps_0_h2f_lw_axi_master_wid[7].IN1
hps_0_h2f_lw_axi_master_wid[8] => hps_0_h2f_lw_axi_master_wid[8].IN1
hps_0_h2f_lw_axi_master_wid[9] => hps_0_h2f_lw_axi_master_wid[9].IN1
hps_0_h2f_lw_axi_master_wid[10] => hps_0_h2f_lw_axi_master_wid[10].IN1
hps_0_h2f_lw_axi_master_wid[11] => hps_0_h2f_lw_axi_master_wid[11].IN1
hps_0_h2f_lw_axi_master_wdata[0] => hps_0_h2f_lw_axi_master_wdata[0].IN1
hps_0_h2f_lw_axi_master_wdata[1] => hps_0_h2f_lw_axi_master_wdata[1].IN1
hps_0_h2f_lw_axi_master_wdata[2] => hps_0_h2f_lw_axi_master_wdata[2].IN1
hps_0_h2f_lw_axi_master_wdata[3] => hps_0_h2f_lw_axi_master_wdata[3].IN1
hps_0_h2f_lw_axi_master_wdata[4] => hps_0_h2f_lw_axi_master_wdata[4].IN1
hps_0_h2f_lw_axi_master_wdata[5] => hps_0_h2f_lw_axi_master_wdata[5].IN1
hps_0_h2f_lw_axi_master_wdata[6] => hps_0_h2f_lw_axi_master_wdata[6].IN1
hps_0_h2f_lw_axi_master_wdata[7] => hps_0_h2f_lw_axi_master_wdata[7].IN1
hps_0_h2f_lw_axi_master_wdata[8] => hps_0_h2f_lw_axi_master_wdata[8].IN1
hps_0_h2f_lw_axi_master_wdata[9] => hps_0_h2f_lw_axi_master_wdata[9].IN1
hps_0_h2f_lw_axi_master_wdata[10] => hps_0_h2f_lw_axi_master_wdata[10].IN1
hps_0_h2f_lw_axi_master_wdata[11] => hps_0_h2f_lw_axi_master_wdata[11].IN1
hps_0_h2f_lw_axi_master_wdata[12] => hps_0_h2f_lw_axi_master_wdata[12].IN1
hps_0_h2f_lw_axi_master_wdata[13] => hps_0_h2f_lw_axi_master_wdata[13].IN1
hps_0_h2f_lw_axi_master_wdata[14] => hps_0_h2f_lw_axi_master_wdata[14].IN1
hps_0_h2f_lw_axi_master_wdata[15] => hps_0_h2f_lw_axi_master_wdata[15].IN1
hps_0_h2f_lw_axi_master_wdata[16] => hps_0_h2f_lw_axi_master_wdata[16].IN1
hps_0_h2f_lw_axi_master_wdata[17] => hps_0_h2f_lw_axi_master_wdata[17].IN1
hps_0_h2f_lw_axi_master_wdata[18] => hps_0_h2f_lw_axi_master_wdata[18].IN1
hps_0_h2f_lw_axi_master_wdata[19] => hps_0_h2f_lw_axi_master_wdata[19].IN1
hps_0_h2f_lw_axi_master_wdata[20] => hps_0_h2f_lw_axi_master_wdata[20].IN1
hps_0_h2f_lw_axi_master_wdata[21] => hps_0_h2f_lw_axi_master_wdata[21].IN1
hps_0_h2f_lw_axi_master_wdata[22] => hps_0_h2f_lw_axi_master_wdata[22].IN1
hps_0_h2f_lw_axi_master_wdata[23] => hps_0_h2f_lw_axi_master_wdata[23].IN1
hps_0_h2f_lw_axi_master_wdata[24] => hps_0_h2f_lw_axi_master_wdata[24].IN1
hps_0_h2f_lw_axi_master_wdata[25] => hps_0_h2f_lw_axi_master_wdata[25].IN1
hps_0_h2f_lw_axi_master_wdata[26] => hps_0_h2f_lw_axi_master_wdata[26].IN1
hps_0_h2f_lw_axi_master_wdata[27] => hps_0_h2f_lw_axi_master_wdata[27].IN1
hps_0_h2f_lw_axi_master_wdata[28] => hps_0_h2f_lw_axi_master_wdata[28].IN1
hps_0_h2f_lw_axi_master_wdata[29] => hps_0_h2f_lw_axi_master_wdata[29].IN1
hps_0_h2f_lw_axi_master_wdata[30] => hps_0_h2f_lw_axi_master_wdata[30].IN1
hps_0_h2f_lw_axi_master_wdata[31] => hps_0_h2f_lw_axi_master_wdata[31].IN1
hps_0_h2f_lw_axi_master_wstrb[0] => hps_0_h2f_lw_axi_master_wstrb[0].IN1
hps_0_h2f_lw_axi_master_wstrb[1] => hps_0_h2f_lw_axi_master_wstrb[1].IN1
hps_0_h2f_lw_axi_master_wstrb[2] => hps_0_h2f_lw_axi_master_wstrb[2].IN1
hps_0_h2f_lw_axi_master_wstrb[3] => hps_0_h2f_lw_axi_master_wstrb[3].IN1
hps_0_h2f_lw_axi_master_wlast => hps_0_h2f_lw_axi_master_wlast.IN1
hps_0_h2f_lw_axi_master_wvalid => hps_0_h2f_lw_axi_master_wvalid.IN1
hps_0_h2f_lw_axi_master_wready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.wready
hps_0_h2f_lw_axi_master_bid[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bresp[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bresp
hps_0_h2f_lw_axi_master_bresp[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bresp
hps_0_h2f_lw_axi_master_bvalid <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bvalid
hps_0_h2f_lw_axi_master_bready => hps_0_h2f_lw_axi_master_bready.IN1
hps_0_h2f_lw_axi_master_arid[0] => hps_0_h2f_lw_axi_master_arid[0].IN1
hps_0_h2f_lw_axi_master_arid[1] => hps_0_h2f_lw_axi_master_arid[1].IN1
hps_0_h2f_lw_axi_master_arid[2] => hps_0_h2f_lw_axi_master_arid[2].IN1
hps_0_h2f_lw_axi_master_arid[3] => hps_0_h2f_lw_axi_master_arid[3].IN1
hps_0_h2f_lw_axi_master_arid[4] => hps_0_h2f_lw_axi_master_arid[4].IN1
hps_0_h2f_lw_axi_master_arid[5] => hps_0_h2f_lw_axi_master_arid[5].IN1
hps_0_h2f_lw_axi_master_arid[6] => hps_0_h2f_lw_axi_master_arid[6].IN1
hps_0_h2f_lw_axi_master_arid[7] => hps_0_h2f_lw_axi_master_arid[7].IN1
hps_0_h2f_lw_axi_master_arid[8] => hps_0_h2f_lw_axi_master_arid[8].IN1
hps_0_h2f_lw_axi_master_arid[9] => hps_0_h2f_lw_axi_master_arid[9].IN1
hps_0_h2f_lw_axi_master_arid[10] => hps_0_h2f_lw_axi_master_arid[10].IN1
hps_0_h2f_lw_axi_master_arid[11] => hps_0_h2f_lw_axi_master_arid[11].IN1
hps_0_h2f_lw_axi_master_araddr[0] => hps_0_h2f_lw_axi_master_araddr[0].IN1
hps_0_h2f_lw_axi_master_araddr[1] => hps_0_h2f_lw_axi_master_araddr[1].IN1
hps_0_h2f_lw_axi_master_araddr[2] => hps_0_h2f_lw_axi_master_araddr[2].IN1
hps_0_h2f_lw_axi_master_araddr[3] => hps_0_h2f_lw_axi_master_araddr[3].IN1
hps_0_h2f_lw_axi_master_araddr[4] => hps_0_h2f_lw_axi_master_araddr[4].IN1
hps_0_h2f_lw_axi_master_araddr[5] => hps_0_h2f_lw_axi_master_araddr[5].IN1
hps_0_h2f_lw_axi_master_araddr[6] => hps_0_h2f_lw_axi_master_araddr[6].IN1
hps_0_h2f_lw_axi_master_araddr[7] => hps_0_h2f_lw_axi_master_araddr[7].IN1
hps_0_h2f_lw_axi_master_araddr[8] => hps_0_h2f_lw_axi_master_araddr[8].IN1
hps_0_h2f_lw_axi_master_araddr[9] => hps_0_h2f_lw_axi_master_araddr[9].IN1
hps_0_h2f_lw_axi_master_araddr[10] => hps_0_h2f_lw_axi_master_araddr[10].IN1
hps_0_h2f_lw_axi_master_araddr[11] => hps_0_h2f_lw_axi_master_araddr[11].IN1
hps_0_h2f_lw_axi_master_araddr[12] => hps_0_h2f_lw_axi_master_araddr[12].IN1
hps_0_h2f_lw_axi_master_araddr[13] => hps_0_h2f_lw_axi_master_araddr[13].IN1
hps_0_h2f_lw_axi_master_araddr[14] => hps_0_h2f_lw_axi_master_araddr[14].IN1
hps_0_h2f_lw_axi_master_araddr[15] => hps_0_h2f_lw_axi_master_araddr[15].IN1
hps_0_h2f_lw_axi_master_araddr[16] => hps_0_h2f_lw_axi_master_araddr[16].IN1
hps_0_h2f_lw_axi_master_araddr[17] => hps_0_h2f_lw_axi_master_araddr[17].IN1
hps_0_h2f_lw_axi_master_araddr[18] => hps_0_h2f_lw_axi_master_araddr[18].IN1
hps_0_h2f_lw_axi_master_araddr[19] => hps_0_h2f_lw_axi_master_araddr[19].IN1
hps_0_h2f_lw_axi_master_araddr[20] => hps_0_h2f_lw_axi_master_araddr[20].IN1
hps_0_h2f_lw_axi_master_arlen[0] => hps_0_h2f_lw_axi_master_arlen[0].IN1
hps_0_h2f_lw_axi_master_arlen[1] => hps_0_h2f_lw_axi_master_arlen[1].IN1
hps_0_h2f_lw_axi_master_arlen[2] => hps_0_h2f_lw_axi_master_arlen[2].IN1
hps_0_h2f_lw_axi_master_arlen[3] => hps_0_h2f_lw_axi_master_arlen[3].IN1
hps_0_h2f_lw_axi_master_arsize[0] => hps_0_h2f_lw_axi_master_arsize[0].IN1
hps_0_h2f_lw_axi_master_arsize[1] => hps_0_h2f_lw_axi_master_arsize[1].IN1
hps_0_h2f_lw_axi_master_arsize[2] => hps_0_h2f_lw_axi_master_arsize[2].IN1
hps_0_h2f_lw_axi_master_arburst[0] => hps_0_h2f_lw_axi_master_arburst[0].IN1
hps_0_h2f_lw_axi_master_arburst[1] => hps_0_h2f_lw_axi_master_arburst[1].IN1
hps_0_h2f_lw_axi_master_arlock[0] => hps_0_h2f_lw_axi_master_arlock[0].IN1
hps_0_h2f_lw_axi_master_arlock[1] => hps_0_h2f_lw_axi_master_arlock[1].IN1
hps_0_h2f_lw_axi_master_arcache[0] => hps_0_h2f_lw_axi_master_arcache[0].IN1
hps_0_h2f_lw_axi_master_arcache[1] => hps_0_h2f_lw_axi_master_arcache[1].IN1
hps_0_h2f_lw_axi_master_arcache[2] => hps_0_h2f_lw_axi_master_arcache[2].IN1
hps_0_h2f_lw_axi_master_arcache[3] => hps_0_h2f_lw_axi_master_arcache[3].IN1
hps_0_h2f_lw_axi_master_arprot[0] => hps_0_h2f_lw_axi_master_arprot[0].IN1
hps_0_h2f_lw_axi_master_arprot[1] => hps_0_h2f_lw_axi_master_arprot[1].IN1
hps_0_h2f_lw_axi_master_arprot[2] => hps_0_h2f_lw_axi_master_arprot[2].IN1
hps_0_h2f_lw_axi_master_arvalid => hps_0_h2f_lw_axi_master_arvalid.IN1
hps_0_h2f_lw_axi_master_arready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.arready
hps_0_h2f_lw_axi_master_rid[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rdata[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[12] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[13] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[14] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[15] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[16] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[17] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[18] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[19] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[20] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[21] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[22] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[23] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[24] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[25] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[26] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[27] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[28] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[29] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[30] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[31] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rresp[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rresp
hps_0_h2f_lw_axi_master_rresp[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rresp
hps_0_h2f_lw_axi_master_rlast <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rlast
hps_0_h2f_lw_axi_master_rvalid <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rvalid
hps_0_h2f_lw_axi_master_rready => hps_0_h2f_lw_axi_master_rready.IN1
clk_0_clk_clk => clk_0_clk_clk.IN47
fpga_key_reset_reset_bridge_in_reset_reset => fpga_key_reset_reset_bridge_in_reset_reset.IN29
hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset => hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset.IN8
realtime_clock_controll_0_reset_reset_bridge_in_reset_reset => realtime_clock_controll_0_reset_reset_bridge_in_reset_reset.IN9
fpga_key_s1_address[0] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_address
fpga_key_s1_address[1] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_address
fpga_key_s1_write <= altera_merlin_slave_translator:fpga_key_s1_translator.av_write
fpga_key_s1_readdata[0] => fpga_key_s1_readdata[0].IN1
fpga_key_s1_readdata[1] => fpga_key_s1_readdata[1].IN1
fpga_key_s1_readdata[2] => fpga_key_s1_readdata[2].IN1
fpga_key_s1_readdata[3] => fpga_key_s1_readdata[3].IN1
fpga_key_s1_readdata[4] => fpga_key_s1_readdata[4].IN1
fpga_key_s1_readdata[5] => fpga_key_s1_readdata[5].IN1
fpga_key_s1_readdata[6] => fpga_key_s1_readdata[6].IN1
fpga_key_s1_readdata[7] => fpga_key_s1_readdata[7].IN1
fpga_key_s1_readdata[8] => fpga_key_s1_readdata[8].IN1
fpga_key_s1_readdata[9] => fpga_key_s1_readdata[9].IN1
fpga_key_s1_readdata[10] => fpga_key_s1_readdata[10].IN1
fpga_key_s1_readdata[11] => fpga_key_s1_readdata[11].IN1
fpga_key_s1_readdata[12] => fpga_key_s1_readdata[12].IN1
fpga_key_s1_readdata[13] => fpga_key_s1_readdata[13].IN1
fpga_key_s1_readdata[14] => fpga_key_s1_readdata[14].IN1
fpga_key_s1_readdata[15] => fpga_key_s1_readdata[15].IN1
fpga_key_s1_readdata[16] => fpga_key_s1_readdata[16].IN1
fpga_key_s1_readdata[17] => fpga_key_s1_readdata[17].IN1
fpga_key_s1_readdata[18] => fpga_key_s1_readdata[18].IN1
fpga_key_s1_readdata[19] => fpga_key_s1_readdata[19].IN1
fpga_key_s1_readdata[20] => fpga_key_s1_readdata[20].IN1
fpga_key_s1_readdata[21] => fpga_key_s1_readdata[21].IN1
fpga_key_s1_readdata[22] => fpga_key_s1_readdata[22].IN1
fpga_key_s1_readdata[23] => fpga_key_s1_readdata[23].IN1
fpga_key_s1_readdata[24] => fpga_key_s1_readdata[24].IN1
fpga_key_s1_readdata[25] => fpga_key_s1_readdata[25].IN1
fpga_key_s1_readdata[26] => fpga_key_s1_readdata[26].IN1
fpga_key_s1_readdata[27] => fpga_key_s1_readdata[27].IN1
fpga_key_s1_readdata[28] => fpga_key_s1_readdata[28].IN1
fpga_key_s1_readdata[29] => fpga_key_s1_readdata[29].IN1
fpga_key_s1_readdata[30] => fpga_key_s1_readdata[30].IN1
fpga_key_s1_readdata[31] => fpga_key_s1_readdata[31].IN1
fpga_key_s1_writedata[0] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[1] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[2] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[3] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[4] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[5] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[6] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[7] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[8] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[9] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[10] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[11] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[12] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[13] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[14] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[15] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[16] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[17] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[18] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[19] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[20] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[21] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[22] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[23] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[24] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[25] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[26] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[27] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[28] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[29] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[30] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_writedata[31] <= altera_merlin_slave_translator:fpga_key_s1_translator.av_writedata
fpga_key_s1_chipselect <= altera_merlin_slave_translator:fpga_key_s1_translator.av_chipselect
fpga_led_s1_address[0] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_address
fpga_led_s1_address[1] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_address
fpga_led_s1_address[2] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_address
fpga_led_s1_write <= altera_merlin_slave_translator:fpga_led_s1_translator.av_write
fpga_led_s1_readdata[0] => fpga_led_s1_readdata[0].IN1
fpga_led_s1_readdata[1] => fpga_led_s1_readdata[1].IN1
fpga_led_s1_readdata[2] => fpga_led_s1_readdata[2].IN1
fpga_led_s1_readdata[3] => fpga_led_s1_readdata[3].IN1
fpga_led_s1_readdata[4] => fpga_led_s1_readdata[4].IN1
fpga_led_s1_readdata[5] => fpga_led_s1_readdata[5].IN1
fpga_led_s1_readdata[6] => fpga_led_s1_readdata[6].IN1
fpga_led_s1_readdata[7] => fpga_led_s1_readdata[7].IN1
fpga_led_s1_readdata[8] => fpga_led_s1_readdata[8].IN1
fpga_led_s1_readdata[9] => fpga_led_s1_readdata[9].IN1
fpga_led_s1_readdata[10] => fpga_led_s1_readdata[10].IN1
fpga_led_s1_readdata[11] => fpga_led_s1_readdata[11].IN1
fpga_led_s1_readdata[12] => fpga_led_s1_readdata[12].IN1
fpga_led_s1_readdata[13] => fpga_led_s1_readdata[13].IN1
fpga_led_s1_readdata[14] => fpga_led_s1_readdata[14].IN1
fpga_led_s1_readdata[15] => fpga_led_s1_readdata[15].IN1
fpga_led_s1_readdata[16] => fpga_led_s1_readdata[16].IN1
fpga_led_s1_readdata[17] => fpga_led_s1_readdata[17].IN1
fpga_led_s1_readdata[18] => fpga_led_s1_readdata[18].IN1
fpga_led_s1_readdata[19] => fpga_led_s1_readdata[19].IN1
fpga_led_s1_readdata[20] => fpga_led_s1_readdata[20].IN1
fpga_led_s1_readdata[21] => fpga_led_s1_readdata[21].IN1
fpga_led_s1_readdata[22] => fpga_led_s1_readdata[22].IN1
fpga_led_s1_readdata[23] => fpga_led_s1_readdata[23].IN1
fpga_led_s1_readdata[24] => fpga_led_s1_readdata[24].IN1
fpga_led_s1_readdata[25] => fpga_led_s1_readdata[25].IN1
fpga_led_s1_readdata[26] => fpga_led_s1_readdata[26].IN1
fpga_led_s1_readdata[27] => fpga_led_s1_readdata[27].IN1
fpga_led_s1_readdata[28] => fpga_led_s1_readdata[28].IN1
fpga_led_s1_readdata[29] => fpga_led_s1_readdata[29].IN1
fpga_led_s1_readdata[30] => fpga_led_s1_readdata[30].IN1
fpga_led_s1_readdata[31] => fpga_led_s1_readdata[31].IN1
fpga_led_s1_writedata[0] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[1] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[2] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[3] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[4] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[5] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[6] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[7] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[8] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[9] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[10] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[11] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[12] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[13] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[14] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[15] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[16] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[17] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[18] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[19] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[20] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[21] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[22] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[23] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[24] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[25] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[26] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[27] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[28] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[29] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[30] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_writedata[31] <= altera_merlin_slave_translator:fpga_led_s1_translator.av_writedata
fpga_led_s1_chipselect <= altera_merlin_slave_translator:fpga_led_s1_translator.av_chipselect
piezo_controller_0_s1_address[0] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_address
piezo_controller_0_s1_address[1] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_address
piezo_controller_0_s1_address[2] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_address
piezo_controller_0_s1_address[3] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_address
piezo_controller_0_s1_address[4] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_address
piezo_controller_0_s1_address[5] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_address
piezo_controller_0_s1_address[6] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_address
piezo_controller_0_s1_address[7] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_address
piezo_controller_0_s1_write <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_write
piezo_controller_0_s1_read <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_read
piezo_controller_0_s1_readdata[0] => piezo_controller_0_s1_readdata[0].IN1
piezo_controller_0_s1_readdata[1] => piezo_controller_0_s1_readdata[1].IN1
piezo_controller_0_s1_readdata[2] => piezo_controller_0_s1_readdata[2].IN1
piezo_controller_0_s1_readdata[3] => piezo_controller_0_s1_readdata[3].IN1
piezo_controller_0_s1_readdata[4] => piezo_controller_0_s1_readdata[4].IN1
piezo_controller_0_s1_readdata[5] => piezo_controller_0_s1_readdata[5].IN1
piezo_controller_0_s1_readdata[6] => piezo_controller_0_s1_readdata[6].IN1
piezo_controller_0_s1_readdata[7] => piezo_controller_0_s1_readdata[7].IN1
piezo_controller_0_s1_readdata[8] => piezo_controller_0_s1_readdata[8].IN1
piezo_controller_0_s1_readdata[9] => piezo_controller_0_s1_readdata[9].IN1
piezo_controller_0_s1_readdata[10] => piezo_controller_0_s1_readdata[10].IN1
piezo_controller_0_s1_readdata[11] => piezo_controller_0_s1_readdata[11].IN1
piezo_controller_0_s1_readdata[12] => piezo_controller_0_s1_readdata[12].IN1
piezo_controller_0_s1_readdata[13] => piezo_controller_0_s1_readdata[13].IN1
piezo_controller_0_s1_readdata[14] => piezo_controller_0_s1_readdata[14].IN1
piezo_controller_0_s1_readdata[15] => piezo_controller_0_s1_readdata[15].IN1
piezo_controller_0_s1_writedata[0] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[1] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[2] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[3] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[4] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[5] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[6] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[7] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[8] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[9] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[10] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[11] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[12] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[13] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[14] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
piezo_controller_0_s1_writedata[15] <= altera_merlin_slave_translator:piezo_controller_0_s1_translator.av_writedata
realtime_clock_controll_0_avalon_slave_address[0] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[1] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[2] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[3] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[4] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[5] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[6] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[7] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[8] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[9] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[10] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[11] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[12] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[13] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[14] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_address[15] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_address
realtime_clock_controll_0_avalon_slave_write <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_write
realtime_clock_controll_0_avalon_slave_read <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_read
realtime_clock_controll_0_avalon_slave_readdata[0] => realtime_clock_controll_0_avalon_slave_readdata[0].IN1
realtime_clock_controll_0_avalon_slave_readdata[1] => realtime_clock_controll_0_avalon_slave_readdata[1].IN1
realtime_clock_controll_0_avalon_slave_readdata[2] => realtime_clock_controll_0_avalon_slave_readdata[2].IN1
realtime_clock_controll_0_avalon_slave_readdata[3] => realtime_clock_controll_0_avalon_slave_readdata[3].IN1
realtime_clock_controll_0_avalon_slave_readdata[4] => realtime_clock_controll_0_avalon_slave_readdata[4].IN1
realtime_clock_controll_0_avalon_slave_readdata[5] => realtime_clock_controll_0_avalon_slave_readdata[5].IN1
realtime_clock_controll_0_avalon_slave_readdata[6] => realtime_clock_controll_0_avalon_slave_readdata[6].IN1
realtime_clock_controll_0_avalon_slave_readdata[7] => realtime_clock_controll_0_avalon_slave_readdata[7].IN1
realtime_clock_controll_0_avalon_slave_readdata[8] => realtime_clock_controll_0_avalon_slave_readdata[8].IN1
realtime_clock_controll_0_avalon_slave_readdata[9] => realtime_clock_controll_0_avalon_slave_readdata[9].IN1
realtime_clock_controll_0_avalon_slave_readdata[10] => realtime_clock_controll_0_avalon_slave_readdata[10].IN1
realtime_clock_controll_0_avalon_slave_readdata[11] => realtime_clock_controll_0_avalon_slave_readdata[11].IN1
realtime_clock_controll_0_avalon_slave_readdata[12] => realtime_clock_controll_0_avalon_slave_readdata[12].IN1
realtime_clock_controll_0_avalon_slave_readdata[13] => realtime_clock_controll_0_avalon_slave_readdata[13].IN1
realtime_clock_controll_0_avalon_slave_readdata[14] => realtime_clock_controll_0_avalon_slave_readdata[14].IN1
realtime_clock_controll_0_avalon_slave_readdata[15] => realtime_clock_controll_0_avalon_slave_readdata[15].IN1
realtime_clock_controll_0_avalon_slave_readdata[16] => realtime_clock_controll_0_avalon_slave_readdata[16].IN1
realtime_clock_controll_0_avalon_slave_readdata[17] => realtime_clock_controll_0_avalon_slave_readdata[17].IN1
realtime_clock_controll_0_avalon_slave_readdata[18] => realtime_clock_controll_0_avalon_slave_readdata[18].IN1
realtime_clock_controll_0_avalon_slave_readdata[19] => realtime_clock_controll_0_avalon_slave_readdata[19].IN1
realtime_clock_controll_0_avalon_slave_readdata[20] => realtime_clock_controll_0_avalon_slave_readdata[20].IN1
realtime_clock_controll_0_avalon_slave_readdata[21] => realtime_clock_controll_0_avalon_slave_readdata[21].IN1
realtime_clock_controll_0_avalon_slave_readdata[22] => realtime_clock_controll_0_avalon_slave_readdata[22].IN1
realtime_clock_controll_0_avalon_slave_readdata[23] => realtime_clock_controll_0_avalon_slave_readdata[23].IN1
realtime_clock_controll_0_avalon_slave_readdata[24] => realtime_clock_controll_0_avalon_slave_readdata[24].IN1
realtime_clock_controll_0_avalon_slave_readdata[25] => realtime_clock_controll_0_avalon_slave_readdata[25].IN1
realtime_clock_controll_0_avalon_slave_readdata[26] => realtime_clock_controll_0_avalon_slave_readdata[26].IN1
realtime_clock_controll_0_avalon_slave_readdata[27] => realtime_clock_controll_0_avalon_slave_readdata[27].IN1
realtime_clock_controll_0_avalon_slave_readdata[28] => realtime_clock_controll_0_avalon_slave_readdata[28].IN1
realtime_clock_controll_0_avalon_slave_readdata[29] => realtime_clock_controll_0_avalon_slave_readdata[29].IN1
realtime_clock_controll_0_avalon_slave_readdata[30] => realtime_clock_controll_0_avalon_slave_readdata[30].IN1
realtime_clock_controll_0_avalon_slave_readdata[31] => realtime_clock_controll_0_avalon_slave_readdata[31].IN1
realtime_clock_controll_0_avalon_slave_writedata[0] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[1] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[2] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[3] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[4] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[5] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[6] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[7] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[8] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[9] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[10] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[11] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[12] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[13] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[14] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[15] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[16] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[17] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[18] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[19] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[20] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[21] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[22] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[23] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[24] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[25] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[26] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[27] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[28] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[29] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[30] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_writedata[31] <= altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator.av_writedata
realtime_clock_controll_0_avalon_slave_waitrequest => realtime_clock_controll_0_avalon_slave_waitrequest.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => av_address[13].DATAIN
uav_address[16] => av_address[14].DATAIN
uav_address[17] => av_address[15].DATAIN
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN1
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
aclk => aclk.IN1
aresetn => aresetn.IN1
awid[0] => write_cp_data[90].DATAIN
awid[1] => write_cp_data[91].DATAIN
awid[2] => write_cp_data[92].DATAIN
awid[3] => write_cp_data[93].DATAIN
awid[4] => write_cp_data[94].DATAIN
awid[5] => write_cp_data[95].DATAIN
awid[6] => write_cp_data[96].DATAIN
awid[7] => write_cp_data[97].DATAIN
awid[8] => write_cp_data[98].DATAIN
awid[9] => write_cp_data[99].DATAIN
awid[10] => write_cp_data[100].DATAIN
awid[11] => write_cp_data[101].DATAIN
awaddr[0] => address_for_alignment[3].IN1
awaddr[1] => address_for_alignment[4].IN1
awaddr[2] => address_for_alignment[5].IN1
awaddr[3] => address_for_alignment[6].IN1
awaddr[4] => address_for_alignment[7].IN1
awaddr[5] => address_for_alignment[8].IN1
awaddr[6] => address_for_alignment[9].IN1
awaddr[7] => address_for_alignment[10].IN1
awaddr[8] => address_for_alignment[11].IN1
awaddr[9] => address_for_alignment[12].IN1
awaddr[10] => address_for_alignment[13].IN1
awaddr[11] => address_for_alignment[14].IN1
awaddr[12] => address_for_alignment[15].IN1
awaddr[13] => address_for_alignment[16].IN1
awaddr[14] => address_for_alignment[17].IN1
awaddr[15] => address_for_alignment[18].IN1
awaddr[16] => address_for_alignment[19].IN1
awaddr[17] => address_for_alignment[20].IN1
awaddr[18] => address_for_alignment[21].IN1
awaddr[19] => address_for_alignment[22].IN1
awaddr[20] => address_for_alignment[23].IN1
awlen[0] => Add0.IN8
awlen[0] => Add6.IN8
awlen[1] => Add0.IN7
awlen[1] => Add6.IN7
awlen[2] => Add0.IN6
awlen[2] => Add6.IN6
awlen[3] => Add0.IN5
awlen[3] => Add6.IN5
awsize[0] => write_cp_data[77].IN1
awsize[1] => write_cp_data[78].IN1
awsize[2] => write_cp_data[79].IN1
awburst[0] => write_cp_data[80].IN1
awburst[1] => write_cp_data[81].IN1
awlock[0] => write_cp_data[62].DATAIN
awlock[1] => ~NO_FANOUT~
awcache[0] => write_cp_data[105].DATAIN
awcache[1] => write_cp_data[106].DATAIN
awcache[2] => write_cp_data[107].DATAIN
awcache[3] => write_cp_data[108].DATAIN
awprot[0] => write_cp_data[102].DATAIN
awprot[1] => write_cp_data[103].DATAIN
awprot[2] => write_cp_data[104].DATAIN
awqos[0] => ~NO_FANOUT~
awqos[1] => ~NO_FANOUT~
awqos[2] => ~NO_FANOUT~
awqos[3] => ~NO_FANOUT~
awregion[0] => ~NO_FANOUT~
awregion[1] => ~NO_FANOUT~
awregion[2] => ~NO_FANOUT~
awregion[3] => ~NO_FANOUT~
awuser[0] => write_cp_data[82].DATAIN
awvalid => write_addr_data_both_valid.IN0
awready <= awready.DB_MAX_OUTPUT_PORT_TYPE
wid[0] => ~NO_FANOUT~
wid[1] => ~NO_FANOUT~
wid[2] => ~NO_FANOUT~
wid[3] => ~NO_FANOUT~
wid[4] => ~NO_FANOUT~
wid[5] => ~NO_FANOUT~
wid[6] => ~NO_FANOUT~
wid[7] => ~NO_FANOUT~
wid[8] => ~NO_FANOUT~
wid[9] => ~NO_FANOUT~
wid[10] => ~NO_FANOUT~
wid[11] => ~NO_FANOUT~
wdata[0] => write_cp_data[0].DATAIN
wdata[1] => write_cp_data[1].DATAIN
wdata[2] => write_cp_data[2].DATAIN
wdata[3] => write_cp_data[3].DATAIN
wdata[4] => write_cp_data[4].DATAIN
wdata[5] => write_cp_data[5].DATAIN
wdata[6] => write_cp_data[6].DATAIN
wdata[7] => write_cp_data[7].DATAIN
wdata[8] => write_cp_data[8].DATAIN
wdata[9] => write_cp_data[9].DATAIN
wdata[10] => write_cp_data[10].DATAIN
wdata[11] => write_cp_data[11].DATAIN
wdata[12] => write_cp_data[12].DATAIN
wdata[13] => write_cp_data[13].DATAIN
wdata[14] => write_cp_data[14].DATAIN
wdata[15] => write_cp_data[15].DATAIN
wdata[16] => write_cp_data[16].DATAIN
wdata[17] => write_cp_data[17].DATAIN
wdata[18] => write_cp_data[18].DATAIN
wdata[19] => write_cp_data[19].DATAIN
wdata[20] => write_cp_data[20].DATAIN
wdata[21] => write_cp_data[21].DATAIN
wdata[22] => write_cp_data[22].DATAIN
wdata[23] => write_cp_data[23].DATAIN
wdata[24] => write_cp_data[24].DATAIN
wdata[25] => write_cp_data[25].DATAIN
wdata[26] => write_cp_data[26].DATAIN
wdata[27] => write_cp_data[27].DATAIN
wdata[28] => write_cp_data[28].DATAIN
wdata[29] => write_cp_data[29].DATAIN
wdata[30] => write_cp_data[30].DATAIN
wdata[31] => write_cp_data[31].DATAIN
wstrb[0] => write_cp_data[32].DATAIN
wstrb[1] => write_cp_data[33].DATAIN
wstrb[2] => write_cp_data[34].DATAIN
wstrb[3] => write_cp_data[35].DATAIN
wlast => wlast.IN1
wvalid => write_addr_data_both_valid.IN1
wuser[0] => ~NO_FANOUT~
wready <= wready.DB_MAX_OUTPUT_PORT_TYPE
bid[0] <= write_rp_data[90].DB_MAX_OUTPUT_PORT_TYPE
bid[1] <= write_rp_data[91].DB_MAX_OUTPUT_PORT_TYPE
bid[2] <= write_rp_data[92].DB_MAX_OUTPUT_PORT_TYPE
bid[3] <= write_rp_data[93].DB_MAX_OUTPUT_PORT_TYPE
bid[4] <= write_rp_data[94].DB_MAX_OUTPUT_PORT_TYPE
bid[5] <= write_rp_data[95].DB_MAX_OUTPUT_PORT_TYPE
bid[6] <= write_rp_data[96].DB_MAX_OUTPUT_PORT_TYPE
bid[7] <= write_rp_data[97].DB_MAX_OUTPUT_PORT_TYPE
bid[8] <= write_rp_data[98].DB_MAX_OUTPUT_PORT_TYPE
bid[9] <= write_rp_data[99].DB_MAX_OUTPUT_PORT_TYPE
bid[10] <= write_rp_data[100].DB_MAX_OUTPUT_PORT_TYPE
bid[11] <= write_rp_data[101].DB_MAX_OUTPUT_PORT_TYPE
bresp[0] <= write_rp_data[109].DB_MAX_OUTPUT_PORT_TYPE
bresp[1] <= write_rp_data[110].DB_MAX_OUTPUT_PORT_TYPE
bvalid <= write_rp_valid.DB_MAX_OUTPUT_PORT_TYPE
bready => write_rp_ready.DATAIN
buser[0] <= write_rp_data[83].DB_MAX_OUTPUT_PORT_TYPE
arid[0] => read_cp_data[90].DATAIN
arid[1] => read_cp_data[91].DATAIN
arid[2] => read_cp_data[92].DATAIN
arid[3] => read_cp_data[93].DATAIN
arid[4] => read_cp_data[94].DATAIN
arid[5] => read_cp_data[95].DATAIN
arid[6] => read_cp_data[96].DATAIN
arid[7] => read_cp_data[97].DATAIN
arid[8] => read_cp_data[98].DATAIN
arid[9] => read_cp_data[99].DATAIN
arid[10] => read_cp_data[100].DATAIN
arid[11] => read_cp_data[101].DATAIN
araddr[0] => read_cp_data[36].DATAIN
araddr[1] => read_cp_data[37].DATAIN
araddr[2] => read_cp_data[38].DATAIN
araddr[3] => read_cp_data[39].DATAIN
araddr[4] => read_cp_data[40].DATAIN
araddr[5] => read_cp_data[41].DATAIN
araddr[6] => read_cp_data[42].DATAIN
araddr[7] => read_cp_data[43].DATAIN
araddr[8] => read_cp_data[44].DATAIN
araddr[9] => read_cp_data[45].DATAIN
araddr[10] => read_cp_data[46].DATAIN
araddr[11] => read_cp_data[47].DATAIN
araddr[12] => read_cp_data[48].DATAIN
araddr[13] => read_cp_data[49].DATAIN
araddr[14] => read_cp_data[50].DATAIN
araddr[15] => read_cp_data[51].DATAIN
araddr[16] => read_cp_data[52].DATAIN
araddr[17] => read_cp_data[53].DATAIN
araddr[18] => read_cp_data[54].DATAIN
araddr[19] => read_cp_data[55].DATAIN
araddr[20] => read_cp_data[56].DATAIN
arlen[0] => Add2.IN8
arlen[1] => Add2.IN7
arlen[2] => Add2.IN6
arlen[3] => Add2.IN5
arsize[0] => Add3.IN6
arsize[0] => Decoder1.IN2
arsize[0] => read_cp_data[111].DATAIN
arsize[0] => read_cp_data[77].DATAIN
arsize[1] => Add3.IN5
arsize[1] => Decoder1.IN1
arsize[1] => read_cp_data[112].DATAIN
arsize[1] => read_cp_data[78].DATAIN
arsize[2] => Add3.IN4
arsize[2] => Decoder1.IN0
arsize[2] => read_cp_data[113].DATAIN
arsize[2] => read_cp_data[79].DATAIN
arburst[0] => read_cp_data[80].DATAIN
arburst[0] => Equal3.IN3
arburst[0] => Equal4.IN3
arburst[0] => Equal5.IN3
arburst[1] => read_cp_data[81].DATAIN
arburst[1] => Equal3.IN2
arburst[1] => Equal4.IN2
arburst[1] => Equal5.IN2
arlock[0] => read_cp_data[62].DATAIN
arlock[1] => ~NO_FANOUT~
arcache[0] => read_cp_data[105].DATAIN
arcache[1] => read_cp_data[106].DATAIN
arcache[2] => read_cp_data[107].DATAIN
arcache[3] => read_cp_data[108].DATAIN
arprot[0] => read_cp_data[102].DATAIN
arprot[1] => read_cp_data[103].DATAIN
arprot[2] => read_cp_data[104].DATAIN
arqos[0] => ~NO_FANOUT~
arqos[1] => ~NO_FANOUT~
arqos[2] => ~NO_FANOUT~
arqos[3] => ~NO_FANOUT~
arregion[0] => ~NO_FANOUT~
arregion[1] => ~NO_FANOUT~
arregion[2] => ~NO_FANOUT~
arregion[3] => ~NO_FANOUT~
aruser[0] => read_cp_data[82].DATAIN
arvalid => read_cp_valid.DATAIN
arready <= read_cp_ready.DB_MAX_OUTPUT_PORT_TYPE
rid[0] <= read_rp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rid[1] <= read_rp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rid[2] <= read_rp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rid[3] <= read_rp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rid[4] <= read_rp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rid[5] <= read_rp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rid[6] <= read_rp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rid[7] <= read_rp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rid[8] <= read_rp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rid[9] <= read_rp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rid[10] <= read_rp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rid[11] <= read_rp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rdata[0] <= read_rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= read_rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= read_rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= read_rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= read_rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= read_rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= read_rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= read_rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= read_rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= read_rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= read_rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= read_rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= read_rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= read_rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= read_rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
rdata[15] <= read_rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
rdata[16] <= read_rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
rdata[17] <= read_rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
rdata[18] <= read_rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
rdata[19] <= read_rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
rdata[20] <= read_rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
rdata[21] <= read_rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
rdata[22] <= read_rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
rdata[23] <= read_rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
rdata[24] <= read_rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
rdata[25] <= read_rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
rdata[26] <= read_rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
rdata[27] <= read_rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
rdata[28] <= read_rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
rdata[29] <= read_rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
rdata[30] <= read_rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
rdata[31] <= read_rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
rresp[0] <= read_rp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rresp[1] <= read_rp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rlast <= read_rp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rvalid <= read_rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rready => read_rp_ready.DATAIN
ruser[0] <= read_rp_data[83].DB_MAX_OUTPUT_PORT_TYPE
write_cp_valid <= write_addr_data_both_valid.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[8] <= wdata[8].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[9] <= wdata[9].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[10] <= wdata[10].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[11] <= wdata[11].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[12] <= wdata[12].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[13] <= wdata[13].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[14] <= wdata[14].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[15] <= wdata[15].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[16] <= wdata[16].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[17] <= wdata[17].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[18] <= wdata[18].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[19] <= wdata[19].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[20] <= wdata[20].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[21] <= wdata[21].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[22] <= wdata[22].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[23] <= wdata[23].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[24] <= wdata[24].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[25] <= wdata[25].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[26] <= wdata[26].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[27] <= wdata[27].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[28] <= wdata[28].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[29] <= wdata[29].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[30] <= wdata[30].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[31] <= wdata[31].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[32] <= wstrb[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[33] <= wstrb[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[34] <= wstrb[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[35] <= wstrb[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[36] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[37] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[38] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[39] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[40] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[41] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[42] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[43] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[44] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[45] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[46] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[47] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[48] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[49] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[50] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[51] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[52] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[53] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[54] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[55] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[56] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[57] <= <GND>
write_cp_data[58] <= <GND>
write_cp_data[59] <= <VCC>
write_cp_data[60] <= <GND>
write_cp_data[61] <= <GND>
write_cp_data[62] <= awlock[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[63] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[64] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[65] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[66] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[67] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[68] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[69] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[70] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[71] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[72] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[73] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[74] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[75] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[76] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[77] <= write_cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[78] <= write_cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[79] <= write_cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[80] <= write_cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[81] <= write_cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[82] <= awuser[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[83] <= <GND>
write_cp_data[84] <= <GND>
write_cp_data[85] <= <GND>
write_cp_data[86] <= <GND>
write_cp_data[87] <= <GND>
write_cp_data[88] <= <GND>
write_cp_data[89] <= <GND>
write_cp_data[90] <= awid[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[91] <= awid[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[92] <= awid[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[93] <= awid[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[94] <= awid[4].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[95] <= awid[5].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[96] <= awid[6].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[97] <= awid[7].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[98] <= awid[8].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[99] <= awid[9].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[100] <= awid[10].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[101] <= awid[11].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[102] <= awprot[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[103] <= awprot[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[104] <= awprot[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[105] <= awcache[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[106] <= awcache[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[107] <= awcache[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[108] <= awcache[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[109] <= <GND>
write_cp_data[110] <= <GND>
write_cp_data[111] <= write_cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[112] <= write_cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[113] <= write_cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
write_cp_startofpacket <= write_cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
write_cp_endofpacket <= wlast.DB_MAX_OUTPUT_PORT_TYPE
write_cp_ready => write_cp_ready.IN1
write_rp_valid => bvalid.DATAIN
write_rp_data[0] => ~NO_FANOUT~
write_rp_data[1] => ~NO_FANOUT~
write_rp_data[2] => ~NO_FANOUT~
write_rp_data[3] => ~NO_FANOUT~
write_rp_data[4] => ~NO_FANOUT~
write_rp_data[5] => ~NO_FANOUT~
write_rp_data[6] => ~NO_FANOUT~
write_rp_data[7] => ~NO_FANOUT~
write_rp_data[8] => ~NO_FANOUT~
write_rp_data[9] => ~NO_FANOUT~
write_rp_data[10] => ~NO_FANOUT~
write_rp_data[11] => ~NO_FANOUT~
write_rp_data[12] => ~NO_FANOUT~
write_rp_data[13] => ~NO_FANOUT~
write_rp_data[14] => ~NO_FANOUT~
write_rp_data[15] => ~NO_FANOUT~
write_rp_data[16] => ~NO_FANOUT~
write_rp_data[17] => ~NO_FANOUT~
write_rp_data[18] => ~NO_FANOUT~
write_rp_data[19] => ~NO_FANOUT~
write_rp_data[20] => ~NO_FANOUT~
write_rp_data[21] => ~NO_FANOUT~
write_rp_data[22] => ~NO_FANOUT~
write_rp_data[23] => ~NO_FANOUT~
write_rp_data[24] => ~NO_FANOUT~
write_rp_data[25] => ~NO_FANOUT~
write_rp_data[26] => ~NO_FANOUT~
write_rp_data[27] => ~NO_FANOUT~
write_rp_data[28] => ~NO_FANOUT~
write_rp_data[29] => ~NO_FANOUT~
write_rp_data[30] => ~NO_FANOUT~
write_rp_data[31] => ~NO_FANOUT~
write_rp_data[32] => ~NO_FANOUT~
write_rp_data[33] => ~NO_FANOUT~
write_rp_data[34] => ~NO_FANOUT~
write_rp_data[35] => ~NO_FANOUT~
write_rp_data[36] => ~NO_FANOUT~
write_rp_data[37] => ~NO_FANOUT~
write_rp_data[38] => ~NO_FANOUT~
write_rp_data[39] => ~NO_FANOUT~
write_rp_data[40] => ~NO_FANOUT~
write_rp_data[41] => ~NO_FANOUT~
write_rp_data[42] => ~NO_FANOUT~
write_rp_data[43] => ~NO_FANOUT~
write_rp_data[44] => ~NO_FANOUT~
write_rp_data[45] => ~NO_FANOUT~
write_rp_data[46] => ~NO_FANOUT~
write_rp_data[47] => ~NO_FANOUT~
write_rp_data[48] => ~NO_FANOUT~
write_rp_data[49] => ~NO_FANOUT~
write_rp_data[50] => ~NO_FANOUT~
write_rp_data[51] => ~NO_FANOUT~
write_rp_data[52] => ~NO_FANOUT~
write_rp_data[53] => ~NO_FANOUT~
write_rp_data[54] => ~NO_FANOUT~
write_rp_data[55] => ~NO_FANOUT~
write_rp_data[56] => ~NO_FANOUT~
write_rp_data[57] => ~NO_FANOUT~
write_rp_data[58] => ~NO_FANOUT~
write_rp_data[59] => ~NO_FANOUT~
write_rp_data[60] => ~NO_FANOUT~
write_rp_data[61] => ~NO_FANOUT~
write_rp_data[62] => ~NO_FANOUT~
write_rp_data[63] => ~NO_FANOUT~
write_rp_data[64] => ~NO_FANOUT~
write_rp_data[65] => ~NO_FANOUT~
write_rp_data[66] => ~NO_FANOUT~
write_rp_data[67] => ~NO_FANOUT~
write_rp_data[68] => ~NO_FANOUT~
write_rp_data[69] => ~NO_FANOUT~
write_rp_data[70] => ~NO_FANOUT~
write_rp_data[71] => ~NO_FANOUT~
write_rp_data[72] => ~NO_FANOUT~
write_rp_data[73] => ~NO_FANOUT~
write_rp_data[74] => ~NO_FANOUT~
write_rp_data[75] => ~NO_FANOUT~
write_rp_data[76] => ~NO_FANOUT~
write_rp_data[77] => ~NO_FANOUT~
write_rp_data[78] => ~NO_FANOUT~
write_rp_data[79] => ~NO_FANOUT~
write_rp_data[80] => ~NO_FANOUT~
write_rp_data[81] => ~NO_FANOUT~
write_rp_data[82] => ~NO_FANOUT~
write_rp_data[83] => buser[0].DATAIN
write_rp_data[84] => ~NO_FANOUT~
write_rp_data[85] => ~NO_FANOUT~
write_rp_data[86] => ~NO_FANOUT~
write_rp_data[87] => ~NO_FANOUT~
write_rp_data[88] => ~NO_FANOUT~
write_rp_data[89] => ~NO_FANOUT~
write_rp_data[90] => bid[0].DATAIN
write_rp_data[91] => bid[1].DATAIN
write_rp_data[92] => bid[2].DATAIN
write_rp_data[93] => bid[3].DATAIN
write_rp_data[94] => bid[4].DATAIN
write_rp_data[95] => bid[5].DATAIN
write_rp_data[96] => bid[6].DATAIN
write_rp_data[97] => bid[7].DATAIN
write_rp_data[98] => bid[8].DATAIN
write_rp_data[99] => bid[9].DATAIN
write_rp_data[100] => bid[10].DATAIN
write_rp_data[101] => bid[11].DATAIN
write_rp_data[102] => ~NO_FANOUT~
write_rp_data[103] => ~NO_FANOUT~
write_rp_data[104] => ~NO_FANOUT~
write_rp_data[105] => ~NO_FANOUT~
write_rp_data[106] => ~NO_FANOUT~
write_rp_data[107] => ~NO_FANOUT~
write_rp_data[108] => ~NO_FANOUT~
write_rp_data[109] => bresp[0].DATAIN
write_rp_data[110] => bresp[1].DATAIN
write_rp_data[111] => ~NO_FANOUT~
write_rp_data[112] => ~NO_FANOUT~
write_rp_data[113] => ~NO_FANOUT~
write_rp_channel[0] => ~NO_FANOUT~
write_rp_channel[1] => ~NO_FANOUT~
write_rp_channel[2] => ~NO_FANOUT~
write_rp_channel[3] => ~NO_FANOUT~
write_rp_startofpacket => ~NO_FANOUT~
write_rp_endofpacket => ~NO_FANOUT~
write_rp_ready <= bready.DB_MAX_OUTPUT_PORT_TYPE
read_cp_valid <= arvalid.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[0] <= <GND>
read_cp_data[1] <= <GND>
read_cp_data[2] <= <GND>
read_cp_data[3] <= <GND>
read_cp_data[4] <= <GND>
read_cp_data[5] <= <GND>
read_cp_data[6] <= <GND>
read_cp_data[7] <= <GND>
read_cp_data[8] <= <GND>
read_cp_data[9] <= <GND>
read_cp_data[10] <= <GND>
read_cp_data[11] <= <GND>
read_cp_data[12] <= <GND>
read_cp_data[13] <= <GND>
read_cp_data[14] <= <GND>
read_cp_data[15] <= <GND>
read_cp_data[16] <= <GND>
read_cp_data[17] <= <GND>
read_cp_data[18] <= <GND>
read_cp_data[19] <= <GND>
read_cp_data[20] <= <GND>
read_cp_data[21] <= <GND>
read_cp_data[22] <= <GND>
read_cp_data[23] <= <GND>
read_cp_data[24] <= <GND>
read_cp_data[25] <= <GND>
read_cp_data[26] <= <GND>
read_cp_data[27] <= <GND>
read_cp_data[28] <= <GND>
read_cp_data[29] <= <GND>
read_cp_data[30] <= <GND>
read_cp_data[31] <= <GND>
read_cp_data[32] <= <VCC>
read_cp_data[33] <= <VCC>
read_cp_data[34] <= <VCC>
read_cp_data[35] <= <VCC>
read_cp_data[36] <= araddr[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[37] <= araddr[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[38] <= araddr[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[39] <= araddr[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[40] <= araddr[4].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[41] <= araddr[5].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[42] <= araddr[6].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[43] <= araddr[7].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[44] <= araddr[8].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[45] <= araddr[9].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[46] <= araddr[10].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[47] <= araddr[11].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[48] <= araddr[12].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[49] <= araddr[13].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[50] <= araddr[14].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[51] <= araddr[15].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[52] <= araddr[16].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[53] <= araddr[17].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[54] <= araddr[18].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[55] <= araddr[19].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[56] <= araddr[20].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[57] <= <VCC>
read_cp_data[58] <= <GND>
read_cp_data[59] <= <GND>
read_cp_data[60] <= <VCC>
read_cp_data[61] <= <GND>
read_cp_data[62] <= arlock[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[63] <= <GND>
read_cp_data[64] <= <GND>
read_cp_data[65] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[66] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[67] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[68] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[69] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[70] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[71] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[72] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[73] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[74] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[75] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[76] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[77] <= arsize[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[78] <= arsize[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[79] <= arsize[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[80] <= arburst[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[81] <= arburst[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[82] <= aruser[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[83] <= <GND>
read_cp_data[84] <= <GND>
read_cp_data[85] <= <GND>
read_cp_data[86] <= <GND>
read_cp_data[87] <= <GND>
read_cp_data[88] <= <GND>
read_cp_data[89] <= <GND>
read_cp_data[90] <= arid[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[91] <= arid[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[92] <= arid[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[93] <= arid[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[94] <= arid[4].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[95] <= arid[5].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[96] <= arid[6].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[97] <= arid[7].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[98] <= arid[8].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[99] <= arid[9].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[100] <= arid[10].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[101] <= arid[11].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[102] <= arprot[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[103] <= arprot[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[104] <= arprot[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[105] <= arcache[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[106] <= arcache[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[107] <= arcache[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[108] <= arcache[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[109] <= <GND>
read_cp_data[110] <= <GND>
read_cp_data[111] <= arsize[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[112] <= arsize[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[113] <= arsize[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_startofpacket <= <VCC>
read_cp_endofpacket <= <VCC>
read_cp_ready => arready.DATAIN
read_rp_valid => rvalid.DATAIN
read_rp_data[0] => rdata[0].DATAIN
read_rp_data[1] => rdata[1].DATAIN
read_rp_data[2] => rdata[2].DATAIN
read_rp_data[3] => rdata[3].DATAIN
read_rp_data[4] => rdata[4].DATAIN
read_rp_data[5] => rdata[5].DATAIN
read_rp_data[6] => rdata[6].DATAIN
read_rp_data[7] => rdata[7].DATAIN
read_rp_data[8] => rdata[8].DATAIN
read_rp_data[9] => rdata[9].DATAIN
read_rp_data[10] => rdata[10].DATAIN
read_rp_data[11] => rdata[11].DATAIN
read_rp_data[12] => rdata[12].DATAIN
read_rp_data[13] => rdata[13].DATAIN
read_rp_data[14] => rdata[14].DATAIN
read_rp_data[15] => rdata[15].DATAIN
read_rp_data[16] => rdata[16].DATAIN
read_rp_data[17] => rdata[17].DATAIN
read_rp_data[18] => rdata[18].DATAIN
read_rp_data[19] => rdata[19].DATAIN
read_rp_data[20] => rdata[20].DATAIN
read_rp_data[21] => rdata[21].DATAIN
read_rp_data[22] => rdata[22].DATAIN
read_rp_data[23] => rdata[23].DATAIN
read_rp_data[24] => rdata[24].DATAIN
read_rp_data[25] => rdata[25].DATAIN
read_rp_data[26] => rdata[26].DATAIN
read_rp_data[27] => rdata[27].DATAIN
read_rp_data[28] => rdata[28].DATAIN
read_rp_data[29] => rdata[29].DATAIN
read_rp_data[30] => rdata[30].DATAIN
read_rp_data[31] => rdata[31].DATAIN
read_rp_data[32] => ~NO_FANOUT~
read_rp_data[33] => ~NO_FANOUT~
read_rp_data[34] => ~NO_FANOUT~
read_rp_data[35] => ~NO_FANOUT~
read_rp_data[36] => ~NO_FANOUT~
read_rp_data[37] => ~NO_FANOUT~
read_rp_data[38] => ~NO_FANOUT~
read_rp_data[39] => ~NO_FANOUT~
read_rp_data[40] => ~NO_FANOUT~
read_rp_data[41] => ~NO_FANOUT~
read_rp_data[42] => ~NO_FANOUT~
read_rp_data[43] => ~NO_FANOUT~
read_rp_data[44] => ~NO_FANOUT~
read_rp_data[45] => ~NO_FANOUT~
read_rp_data[46] => ~NO_FANOUT~
read_rp_data[47] => ~NO_FANOUT~
read_rp_data[48] => ~NO_FANOUT~
read_rp_data[49] => ~NO_FANOUT~
read_rp_data[50] => ~NO_FANOUT~
read_rp_data[51] => ~NO_FANOUT~
read_rp_data[52] => ~NO_FANOUT~
read_rp_data[53] => ~NO_FANOUT~
read_rp_data[54] => ~NO_FANOUT~
read_rp_data[55] => ~NO_FANOUT~
read_rp_data[56] => ~NO_FANOUT~
read_rp_data[57] => ~NO_FANOUT~
read_rp_data[58] => ~NO_FANOUT~
read_rp_data[59] => ~NO_FANOUT~
read_rp_data[60] => ~NO_FANOUT~
read_rp_data[61] => ~NO_FANOUT~
read_rp_data[62] => ~NO_FANOUT~
read_rp_data[63] => ~NO_FANOUT~
read_rp_data[64] => ~NO_FANOUT~
read_rp_data[65] => ~NO_FANOUT~
read_rp_data[66] => ~NO_FANOUT~
read_rp_data[67] => ~NO_FANOUT~
read_rp_data[68] => ~NO_FANOUT~
read_rp_data[69] => ~NO_FANOUT~
read_rp_data[70] => ~NO_FANOUT~
read_rp_data[71] => ~NO_FANOUT~
read_rp_data[72] => ~NO_FANOUT~
read_rp_data[73] => ~NO_FANOUT~
read_rp_data[74] => ~NO_FANOUT~
read_rp_data[75] => ~NO_FANOUT~
read_rp_data[76] => ~NO_FANOUT~
read_rp_data[77] => ~NO_FANOUT~
read_rp_data[78] => ~NO_FANOUT~
read_rp_data[79] => ~NO_FANOUT~
read_rp_data[80] => ~NO_FANOUT~
read_rp_data[81] => ~NO_FANOUT~
read_rp_data[82] => ~NO_FANOUT~
read_rp_data[83] => ruser[0].DATAIN
read_rp_data[84] => ~NO_FANOUT~
read_rp_data[85] => ~NO_FANOUT~
read_rp_data[86] => ~NO_FANOUT~
read_rp_data[87] => ~NO_FANOUT~
read_rp_data[88] => ~NO_FANOUT~
read_rp_data[89] => ~NO_FANOUT~
read_rp_data[90] => rid[0].DATAIN
read_rp_data[91] => rid[1].DATAIN
read_rp_data[92] => rid[2].DATAIN
read_rp_data[93] => rid[3].DATAIN
read_rp_data[94] => rid[4].DATAIN
read_rp_data[95] => rid[5].DATAIN
read_rp_data[96] => rid[6].DATAIN
read_rp_data[97] => rid[7].DATAIN
read_rp_data[98] => rid[8].DATAIN
read_rp_data[99] => rid[9].DATAIN
read_rp_data[100] => rid[10].DATAIN
read_rp_data[101] => rid[11].DATAIN
read_rp_data[102] => ~NO_FANOUT~
read_rp_data[103] => ~NO_FANOUT~
read_rp_data[104] => ~NO_FANOUT~
read_rp_data[105] => ~NO_FANOUT~
read_rp_data[106] => ~NO_FANOUT~
read_rp_data[107] => ~NO_FANOUT~
read_rp_data[108] => ~NO_FANOUT~
read_rp_data[109] => rresp[0].DATAIN
read_rp_data[110] => rresp[1].DATAIN
read_rp_data[111] => ~NO_FANOUT~
read_rp_data[112] => ~NO_FANOUT~
read_rp_data[113] => ~NO_FANOUT~
read_rp_channel[0] => ~NO_FANOUT~
read_rp_channel[1] => ~NO_FANOUT~
read_rp_channel[2] => ~NO_FANOUT~
read_rp_channel[3] => ~NO_FANOUT~
read_rp_startofpacket => ~NO_FANOUT~
read_rp_endofpacket => rlast.DATAIN
read_rp_ready <= rready.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
clk => address_burst[0].CLK
clk => address_burst[1].CLK
clk => address_burst[2].CLK
clk => address_burst[3].CLK
clk => address_burst[4].CLK
clk => address_burst[5].CLK
clk => address_burst[6].CLK
clk => address_burst[7].CLK
clk => address_burst[8].CLK
clk => address_burst[9].CLK
clk => address_burst[10].CLK
clk => address_burst[11].CLK
clk => address_burst[12].CLK
clk => address_burst[13].CLK
clk => address_burst[14].CLK
clk => address_burst[15].CLK
clk => address_burst[16].CLK
clk => address_burst[17].CLK
clk => address_burst[18].CLK
clk => address_burst[19].CLK
clk => address_burst[20].CLK
reset => address_burst[0].ACLR
reset => address_burst[1].ACLR
reset => address_burst[2].ACLR
reset => address_burst[3].ACLR
reset => address_burst[4].ACLR
reset => address_burst[5].ACLR
reset => address_burst[6].ACLR
reset => address_burst[7].ACLR
reset => address_burst[8].ACLR
reset => address_burst[9].ACLR
reset => address_burst[10].ACLR
reset => address_burst[11].ACLR
reset => address_burst[12].ACLR
reset => address_burst[13].ACLR
reset => address_burst[14].ACLR
reset => address_burst[15].ACLR
reset => address_burst[16].ACLR
reset => address_burst[17].ACLR
reset => address_burst[18].ACLR
reset => address_burst[19].ACLR
reset => address_burst[20].ACLR
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[0] => Decoder0.IN2
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[1] => Decoder0.IN1
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[2] => Decoder0.IN0
in_data[3] => aligned_address_bits[0].IN1
in_data[3] => out_aligned_address_burst.DATAB
in_data[4] => aligned_address_bits[1].IN1
in_data[4] => out_aligned_address_burst.DATAB
in_data[5] => base_address[2].DATAB
in_data[5] => out_aligned_address_burst.DATAB
in_data[6] => base_address[3].DATAB
in_data[6] => out_aligned_address_burst.DATAB
in_data[7] => base_address[4].DATAB
in_data[7] => out_aligned_address_burst.DATAB
in_data[8] => base_address[5].DATAB
in_data[8] => out_aligned_address_burst.DATAB
in_data[9] => base_address[6].DATAB
in_data[9] => out_aligned_address_burst.DATAB
in_data[10] => base_address[7].DATAB
in_data[10] => out_aligned_address_burst.DATAB
in_data[11] => base_address[8].DATAB
in_data[11] => out_aligned_address_burst.DATAB
in_data[12] => base_address[9].DATAB
in_data[12] => out_aligned_address_burst.DATAB
in_data[13] => base_address[10].DATAB
in_data[13] => out_aligned_address_burst.DATAB
in_data[14] => base_address[11].DATAB
in_data[14] => out_aligned_address_burst.DATAB
in_data[15] => base_address[12].DATAB
in_data[15] => out_aligned_address_burst.DATAB
in_data[16] => base_address[13].DATAB
in_data[16] => out_aligned_address_burst.DATAB
in_data[17] => base_address[14].DATAB
in_data[17] => out_aligned_address_burst.DATAB
in_data[18] => base_address[15].DATAB
in_data[18] => out_aligned_address_burst.DATAB
in_data[19] => base_address[16].DATAB
in_data[19] => out_aligned_address_burst.DATAB
in_data[20] => base_address[17].DATAB
in_data[20] => out_aligned_address_burst.DATAB
in_data[21] => base_address[18].DATAB
in_data[21] => out_aligned_address_burst.DATAB
in_data[22] => base_address[19].DATAB
in_data[22] => out_aligned_address_burst.DATAB
in_data[23] => base_address[20].DATAB
in_data[23] => out_aligned_address_burst.DATAB
in_data[24] => Equal0.IN3
in_data[24] => Equal1.IN3
in_data[24] => Equal2.IN3
in_data[25] => Equal0.IN2
in_data[25] => Equal1.IN2
in_data[25] => Equal2.IN2
in_data[26] => increment_address.IN1
in_data[26] => burst_address_high[0].IN1
in_data[27] => increment_address.IN1
in_data[27] => burst_address_high[1].IN1
in_data[28] => increment_address.IN1
in_data[28] => burst_address_high[2].IN1
in_data[29] => increment_address.IN1
in_data[29] => burst_address_high[3].IN1
in_data[30] => increment_address.IN1
in_data[30] => burst_address_high[4].IN1
in_data[31] => increment_address.IN1
in_data[31] => burst_address_high[5].IN1
in_valid => always2.IN0
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => base_address[20].OUTPUTSELECT
in_sop => base_address[19].OUTPUTSELECT
in_sop => base_address[18].OUTPUTSELECT
in_sop => base_address[17].OUTPUTSELECT
in_sop => base_address[16].OUTPUTSELECT
in_sop => base_address[15].OUTPUTSELECT
in_sop => base_address[14].OUTPUTSELECT
in_sop => base_address[13].OUTPUTSELECT
in_sop => base_address[12].OUTPUTSELECT
in_sop => base_address[11].OUTPUTSELECT
in_sop => base_address[10].OUTPUTSELECT
in_sop => base_address[9].OUTPUTSELECT
in_sop => base_address[8].OUTPUTSELECT
in_sop => base_address[7].OUTPUTSELECT
in_sop => base_address[6].OUTPUTSELECT
in_sop => base_address[5].OUTPUTSELECT
in_sop => base_address[4].OUTPUTSELECT
in_sop => base_address[3].OUTPUTSELECT
in_sop => base_address[2].OUTPUTSELECT
in_sop => base_address[1].OUTPUTSELECT
in_sop => base_address[0].OUTPUTSELECT
in_eop => ~NO_FANOUT~
out_data[0] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => always2.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= <GND>
rf_source_data[104] <= <GND>
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= cp_data[106].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[88].DATAIN
rf_sink_data[87] => rp_data[89].DATAIN
rf_sink_data[88] => rp_data[86].DATAIN
rf_sink_data[89] => rp_data[87].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rp_data[107].DATAIN
rf_sink_data[108] => rp_data[108].DATAIN
rf_sink_data[109] => ~NO_FANOUT~
rf_sink_data[110] => ~NO_FANOUT~
rf_sink_data[111] => rp_data[111].DATAIN
rf_sink_data[112] => rp_data[112].DATAIN
rf_sink_data[113] => rp_data[113].DATAIN
rf_sink_data[114] => current_response.OUTPUTSELECT
rf_sink_data[114] => current_response.OUTPUTSELECT
rf_sink_data[114] => rdata_fifo_sink_ready.IN0
rf_sink_data[114] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[102] => m0_debugaccess.DATAIN
cp_data[103] => ~NO_FANOUT~
cp_data[104] => ~NO_FANOUT~
cp_data[105] => rf_source_data[105].DATAIN
cp_data[106] => rf_source_data[106].DATAIN
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= rf_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= rf_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= rf_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rp_data[112] <= rf_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
rp_data[113] <= rf_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= <GND>
rf_source_data[104] <= <GND>
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= cp_data[106].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[88].DATAIN
rf_sink_data[87] => rp_data[89].DATAIN
rf_sink_data[88] => rp_data[86].DATAIN
rf_sink_data[89] => rp_data[87].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rp_data[107].DATAIN
rf_sink_data[108] => rp_data[108].DATAIN
rf_sink_data[109] => ~NO_FANOUT~
rf_sink_data[110] => ~NO_FANOUT~
rf_sink_data[111] => rp_data[111].DATAIN
rf_sink_data[112] => rp_data[112].DATAIN
rf_sink_data[113] => rp_data[113].DATAIN
rf_sink_data[114] => current_response.OUTPUTSELECT
rf_sink_data[114] => current_response.OUTPUTSELECT
rf_sink_data[114] => rdata_fifo_sink_ready.IN0
rf_sink_data[114] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[102] => m0_debugaccess.DATAIN
cp_data[103] => ~NO_FANOUT~
cp_data[104] => ~NO_FANOUT~
cp_data[105] => rf_source_data[105].DATAIN
cp_data[106] => rf_source_data[106].DATAIN
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= rf_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= rf_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= rf_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rp_data[112] <= rf_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
rp_data[113] <= rf_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= <GND>
rf_source_data[104] <= <GND>
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= cp_data[106].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[88].DATAIN
rf_sink_data[87] => rp_data[89].DATAIN
rf_sink_data[88] => rp_data[86].DATAIN
rf_sink_data[89] => rp_data[87].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rp_data[107].DATAIN
rf_sink_data[108] => rp_data[108].DATAIN
rf_sink_data[109] => ~NO_FANOUT~
rf_sink_data[110] => ~NO_FANOUT~
rf_sink_data[111] => rp_data[111].DATAIN
rf_sink_data[112] => rp_data[112].DATAIN
rf_sink_data[113] => rp_data[113].DATAIN
rf_sink_data[114] => current_response.OUTPUTSELECT
rf_sink_data[114] => current_response.OUTPUTSELECT
rf_sink_data[114] => rdata_fifo_sink_ready.IN0
rf_sink_data[114] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[102] => m0_debugaccess.DATAIN
cp_data[103] => ~NO_FANOUT~
cp_data[104] => ~NO_FANOUT~
cp_data[105] => rf_source_data[105].DATAIN
cp_data[106] => rf_source_data[106].DATAIN
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= rf_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= rf_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= rf_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rp_data[112] <= rf_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
rp_data[113] <= rf_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_address[2] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[16].DATAIN
m0_response[1] => rdata_fifo_src_data[17].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= <GND>
rf_source_data[86] <= <GND>
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => rp_data[16].DATAIN
rf_sink_data[17] => rp_data[17].DATAIN
rf_sink_data[18] => rf_sink_addr[0].IN1
rf_sink_data[19] => rf_sink_addr[1].IN1
rf_sink_data[20] => rf_sink_addr[2].IN1
rf_sink_data[21] => rf_sink_addr[3].IN1
rf_sink_data[22] => rf_sink_addr[4].IN1
rf_sink_data[23] => rf_sink_addr[5].IN1
rf_sink_data[24] => rf_sink_addr[6].IN1
rf_sink_data[25] => rf_sink_addr[7].IN1
rf_sink_data[26] => rf_sink_addr[8].IN1
rf_sink_data[27] => rf_sink_addr[9].IN1
rf_sink_data[28] => rf_sink_addr[10].IN1
rf_sink_data[29] => rf_sink_addr[11].IN1
rf_sink_data[30] => rf_sink_addr[12].IN1
rf_sink_data[31] => rf_sink_addr[13].IN1
rf_sink_data[32] => rf_sink_addr[14].IN1
rf_sink_data[33] => rf_sink_addr[15].IN1
rf_sink_data[34] => rf_sink_addr[16].IN1
rf_sink_data[35] => rf_sink_addr[17].IN1
rf_sink_data[36] => rf_sink_addr[18].IN1
rf_sink_data[37] => rf_sink_addr[19].IN1
rf_sink_data[38] => rf_sink_addr[20].IN1
rf_sink_data[39] => rf_sink_compressed.IN1
rf_sink_data[40] => rp_data[40].DATAIN
rf_sink_data[41] => comb.OUTPUTSELECT
rf_sink_data[41] => rp_data[41].DATAIN
rf_sink_data[42] => rp_data.IN0
rf_sink_data[43] => rp_data[43].DATAIN
rf_sink_data[44] => rp_data[44].DATAIN
rf_sink_data[45] => rf_sink_byte_cnt[0].IN1
rf_sink_data[46] => rf_sink_byte_cnt[1].IN1
rf_sink_data[47] => rf_sink_byte_cnt[2].IN1
rf_sink_data[48] => rf_sink_byte_cnt[3].IN1
rf_sink_data[49] => rf_sink_byte_cnt[4].IN1
rf_sink_data[50] => rf_sink_byte_cnt[5].IN1
rf_sink_data[51] => rf_sink_byte_cnt[6].IN1
rf_sink_data[52] => rf_sink_burstwrap[0].IN1
rf_sink_data[53] => rf_sink_burstwrap[1].IN1
rf_sink_data[54] => rf_sink_burstwrap[2].IN1
rf_sink_data[55] => rf_sink_burstwrap[3].IN1
rf_sink_data[56] => rf_sink_burstwrap[4].IN1
rf_sink_data[57] => rf_sink_burstwrap[5].IN1
rf_sink_data[58] => rf_sink_burstwrap[6].IN1
rf_sink_data[59] => rf_sink_burstsize[0].IN1
rf_sink_data[60] => rf_sink_burstsize[1].IN1
rf_sink_data[61] => rf_sink_burstsize[2].IN1
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rp_data[63].DATAIN
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data[66].DATAIN
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[70].DATAIN
rf_sink_data[69] => rp_data[71].DATAIN
rf_sink_data[70] => rp_data[68].DATAIN
rf_sink_data[71] => rp_data[69].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => ~NO_FANOUT~
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => rdata_fifo_sink_ready.IN0
rf_sink_data[96] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => current_response.IN0
rdata_fifo_sink_data[17] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => WideOr0.IN0
cp_data[16] => m0_byteenable[0].DATAIN
cp_data[16] => rf_source_data[16].DATAIN
cp_data[17] => WideOr0.IN1
cp_data[17] => m0_byteenable[1].DATAIN
cp_data[17] => rf_source_data[17].DATAIN
cp_data[18] => rf_source_data[18].DATAIN
cp_data[19] => rf_source_data[19].DATAIN
cp_data[19] => m0_address[1].DATAIN
cp_data[20] => rf_source_data[20].DATAIN
cp_data[20] => m0_address[2].DATAIN
cp_data[21] => rf_source_data[21].DATAIN
cp_data[21] => m0_address[3].DATAIN
cp_data[22] => rf_source_data[22].DATAIN
cp_data[22] => m0_address[4].DATAIN
cp_data[23] => rf_source_data[23].DATAIN
cp_data[23] => m0_address[5].DATAIN
cp_data[24] => rf_source_data[24].DATAIN
cp_data[24] => m0_address[6].DATAIN
cp_data[25] => rf_source_data[25].DATAIN
cp_data[25] => m0_address[7].DATAIN
cp_data[26] => rf_source_data[26].DATAIN
cp_data[26] => m0_address[8].DATAIN
cp_data[27] => rf_source_data[27].DATAIN
cp_data[27] => m0_address[9].DATAIN
cp_data[28] => rf_source_data[28].DATAIN
cp_data[28] => m0_address[10].DATAIN
cp_data[29] => rf_source_data[29].DATAIN
cp_data[29] => m0_address[11].DATAIN
cp_data[30] => rf_source_data[30].DATAIN
cp_data[30] => m0_address[12].DATAIN
cp_data[31] => rf_source_data[31].DATAIN
cp_data[31] => m0_address[13].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_address[14].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_address[15].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_address[16].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_address[17].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[18].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[19].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[20].DATAIN
cp_data[39] => local_compressed_read.IN1
cp_data[39] => rf_source_data[39].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => comb.IN1
cp_data[41] => local_write.IN1
cp_data[41] => rf_source_data[41].DATAIN
cp_data[42] => local_read.IN1
cp_data[42] => rf_source_data[42].DATAIN
cp_data[43] => local_lock.IN1
cp_data[43] => rf_source_data[43].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[45] => m0_burstcount.DATAA
cp_data[45] => rf_source_data[45].DATAIN
cp_data[46] => m0_burstcount.DATAA
cp_data[46] => rf_source_data[46].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[84] => m0_debugaccess.DATAIN
cp_data[85] => ~NO_FANOUT~
cp_data[86] => ~NO_FANOUT~
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rf_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rf_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[19] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[20] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[21] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[22] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[23] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[24] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[25] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[26] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[27] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[28] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[29] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[30] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[31] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[32] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[33] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[34] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[35] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[40] <= rf_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rp_data[41] <= rf_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rp_data[42] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[43] <= rf_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rp_data[44] <= rf_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= rf_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rf_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN6
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN4
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal2.IN14
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal1.IN13
sink_data[41] => Equal2.IN2
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal1.IN12
sink_data[42] => Equal2.IN13
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal1.IN11
sink_data[43] => Equal2.IN12
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal1.IN10
sink_data[44] => Equal2.IN11
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal0.IN9
sink_data[45] => Equal1.IN1
sink_data[45] => Equal2.IN1
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal0.IN8
sink_data[46] => Equal1.IN9
sink_data[46] => Equal2.IN10
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN7
sink_data[47] => Equal1.IN8
sink_data[47] => Equal2.IN9
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal0.IN6
sink_data[48] => Equal1.IN7
sink_data[48] => Equal2.IN8
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal0.IN5
sink_data[49] => Equal1.IN6
sink_data[49] => Equal2.IN7
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN4
sink_data[50] => Equal1.IN5
sink_data[50] => Equal2.IN6
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN3
sink_data[51] => Equal1.IN4
sink_data[51] => Equal2.IN5
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN2
sink_data[52] => Equal1.IN3
sink_data[52] => Equal2.IN4
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN1
sink_data[53] => Equal1.IN2
sink_data[53] => Equal2.IN3
sink_data[54] => src_data[54].DATAIN
sink_data[54] => src_channel.OUTPUTSELECT
sink_data[54] => src_channel.OUTPUTSELECT
sink_data[54] => src_channel.OUTPUTSELECT
sink_data[54] => src_channel.OUTPUTSELECT
sink_data[54] => src_data.OUTPUTSELECT
sink_data[54] => src_data.OUTPUTSELECT
sink_data[54] => Equal0.IN0
sink_data[54] => Equal1.IN0
sink_data[54] => Equal2.IN0
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => ~NO_FANOUT~
sink_data[89] => ~NO_FANOUT~
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal2.IN14
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal1.IN13
sink_data[41] => Equal2.IN2
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal1.IN12
sink_data[42] => Equal2.IN13
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal1.IN11
sink_data[43] => Equal2.IN12
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal1.IN10
sink_data[44] => Equal2.IN11
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal0.IN9
sink_data[45] => Equal1.IN1
sink_data[45] => Equal2.IN1
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal0.IN8
sink_data[46] => Equal1.IN9
sink_data[46] => Equal2.IN10
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN7
sink_data[47] => Equal1.IN8
sink_data[47] => Equal2.IN9
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal0.IN6
sink_data[48] => Equal1.IN7
sink_data[48] => Equal2.IN8
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal0.IN5
sink_data[49] => Equal1.IN6
sink_data[49] => Equal2.IN7
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN4
sink_data[50] => Equal1.IN5
sink_data[50] => Equal2.IN6
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN3
sink_data[51] => Equal1.IN4
sink_data[51] => Equal2.IN5
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN2
sink_data[52] => Equal1.IN3
sink_data[52] => Equal2.IN4
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN1
sink_data[53] => Equal1.IN2
sink_data[53] => Equal2.IN3
sink_data[54] => src_data[54].DATAIN
sink_data[54] => src_channel.OUTPUTSELECT
sink_data[54] => src_channel.OUTPUTSELECT
sink_data[54] => src_channel.OUTPUTSELECT
sink_data[54] => src_channel.OUTPUTSELECT
sink_data[54] => src_data.OUTPUTSELECT
sink_data[54] => src_data.OUTPUTSELECT
sink_data[54] => Equal0.IN0
sink_data[54] => Equal1.IN0
sink_data[54] => Equal2.IN0
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => ~NO_FANOUT~
sink_data[89] => ~NO_FANOUT~
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN31
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN30
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN31
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN30
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN31
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN30
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_channel.OUTPUTSELECT
sink_data[41] => src_channel.OUTPUTSELECT
sink_data[41] => src_channel.OUTPUTSELECT
sink_data[41] => src_channel.OUTPUTSELECT
sink_data[41] => always0.IN1
sink_data[41] => src_data[41].DATAIN
sink_data[42] => always0.IN1
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[70] => Equal0.IN31
sink_data[71] => src_data[71].DATAIN
sink_data[71] => Equal0.IN30
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
cmd_sink_valid => wide_valid[0].IN0
cmd_sink_valid => wide_valid[1].IN0
cmd_sink_valid => wide_valid[2].IN0
cmd_sink_valid => wide_valid[3].IN0
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[58] => save_dest_id.IN1
cmd_sink_data[58] => nonposted_cmd_accepted.IN1
cmd_sink_data[58] => suppress_change_dest_id.IN1
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => Equal0.IN1
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[88] => last_dest_id[0].DATAIN
cmd_sink_data[89] => Equal0.IN0
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[89] => last_dest_id[1].DATAIN
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_data[94] => cmd_src_data[94].DATAIN
cmd_sink_data[95] => cmd_src_data[95].DATAIN
cmd_sink_data[96] => cmd_src_data[96].DATAIN
cmd_sink_data[97] => cmd_src_data[97].DATAIN
cmd_sink_data[98] => cmd_src_data[98].DATAIN
cmd_sink_data[99] => cmd_src_data[99].DATAIN
cmd_sink_data[100] => cmd_src_data[100].DATAIN
cmd_sink_data[101] => cmd_src_data[101].DATAIN
cmd_sink_data[102] => cmd_src_data[102].DATAIN
cmd_sink_data[103] => cmd_src_data[103].DATAIN
cmd_sink_data[104] => cmd_src_data[104].DATAIN
cmd_sink_data[105] => cmd_src_data[105].DATAIN
cmd_sink_data[106] => cmd_src_data[106].DATAIN
cmd_sink_data[107] => cmd_src_data[107].DATAIN
cmd_sink_data[108] => cmd_src_data[108].DATAIN
cmd_sink_data[109] => cmd_src_data[109].DATAIN
cmd_sink_data[110] => cmd_src_data[110].DATAIN
cmd_sink_data[111] => cmd_src_data[111].DATAIN
cmd_sink_data[112] => cmd_src_data[112].DATAIN
cmd_sink_data[113] => cmd_src_data[113].DATAIN
cmd_sink_channel[0] => wide_valid[0].IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => wide_valid[1].IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => wide_valid[2].IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => wide_valid[3].IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[2] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[3] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[94] <= cmd_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[95] <= cmd_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[96] <= cmd_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[97] <= cmd_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[98] <= cmd_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[99] <= cmd_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[100] <= cmd_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[101] <= cmd_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[102] <= cmd_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[103] <= cmd_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[104] <= cmd_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[105] <= cmd_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[106] <= cmd_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[107] <= cmd_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[108] <= cmd_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[109] <= cmd_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[110] <= cmd_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[111] <= cmd_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[112] <= cmd_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[113] <= cmd_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[2] <= cmd_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[3] <= cmd_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_data[94] => rsp_src_data[94].DATAIN
rsp_sink_data[95] => rsp_src_data[95].DATAIN
rsp_sink_data[96] => rsp_src_data[96].DATAIN
rsp_sink_data[97] => rsp_src_data[97].DATAIN
rsp_sink_data[98] => rsp_src_data[98].DATAIN
rsp_sink_data[99] => rsp_src_data[99].DATAIN
rsp_sink_data[100] => rsp_src_data[100].DATAIN
rsp_sink_data[101] => rsp_src_data[101].DATAIN
rsp_sink_data[102] => rsp_src_data[102].DATAIN
rsp_sink_data[103] => rsp_src_data[103].DATAIN
rsp_sink_data[104] => rsp_src_data[104].DATAIN
rsp_sink_data[105] => rsp_src_data[105].DATAIN
rsp_sink_data[106] => rsp_src_data[106].DATAIN
rsp_sink_data[107] => rsp_src_data[107].DATAIN
rsp_sink_data[108] => rsp_src_data[108].DATAIN
rsp_sink_data[109] => rsp_src_data[109].DATAIN
rsp_sink_data[110] => rsp_src_data[110].DATAIN
rsp_sink_data[111] => rsp_src_data[111].DATAIN
rsp_sink_data[112] => rsp_src_data[112].DATAIN
rsp_sink_data[113] => rsp_src_data[113].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[94] <= rsp_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[95] <= rsp_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[96] <= rsp_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[97] <= rsp_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[98] <= rsp_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[99] <= rsp_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[100] <= rsp_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[101] <= rsp_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[102] <= rsp_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[103] <= rsp_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[104] <= rsp_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[105] <= rsp_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[106] <= rsp_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[107] <= rsp_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[108] <= rsp_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[109] <= rsp_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[110] <= rsp_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[111] <= rsp_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[112] <= rsp_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[113] <= rsp_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[2] <= rsp_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[3] <= rsp_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
cmd_sink_valid => wide_valid[0].IN0
cmd_sink_valid => wide_valid[1].IN0
cmd_sink_valid => wide_valid[2].IN0
cmd_sink_valid => wide_valid[3].IN0
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[58] => save_dest_id.IN1
cmd_sink_data[58] => nonposted_cmd_accepted.IN1
cmd_sink_data[58] => suppress_change_dest_id.IN1
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => Equal0.IN1
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[88] => last_dest_id[0].DATAIN
cmd_sink_data[89] => Equal0.IN0
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[89] => last_dest_id[1].DATAIN
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_data[94] => cmd_src_data[94].DATAIN
cmd_sink_data[95] => cmd_src_data[95].DATAIN
cmd_sink_data[96] => cmd_src_data[96].DATAIN
cmd_sink_data[97] => cmd_src_data[97].DATAIN
cmd_sink_data[98] => cmd_src_data[98].DATAIN
cmd_sink_data[99] => cmd_src_data[99].DATAIN
cmd_sink_data[100] => cmd_src_data[100].DATAIN
cmd_sink_data[101] => cmd_src_data[101].DATAIN
cmd_sink_data[102] => cmd_src_data[102].DATAIN
cmd_sink_data[103] => cmd_src_data[103].DATAIN
cmd_sink_data[104] => cmd_src_data[104].DATAIN
cmd_sink_data[105] => cmd_src_data[105].DATAIN
cmd_sink_data[106] => cmd_src_data[106].DATAIN
cmd_sink_data[107] => cmd_src_data[107].DATAIN
cmd_sink_data[108] => cmd_src_data[108].DATAIN
cmd_sink_data[109] => cmd_src_data[109].DATAIN
cmd_sink_data[110] => cmd_src_data[110].DATAIN
cmd_sink_data[111] => cmd_src_data[111].DATAIN
cmd_sink_data[112] => cmd_src_data[112].DATAIN
cmd_sink_data[113] => cmd_src_data[113].DATAIN
cmd_sink_channel[0] => wide_valid[0].IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => wide_valid[1].IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => wide_valid[2].IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => wide_valid[3].IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[2] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[3] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[94] <= cmd_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[95] <= cmd_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[96] <= cmd_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[97] <= cmd_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[98] <= cmd_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[99] <= cmd_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[100] <= cmd_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[101] <= cmd_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[102] <= cmd_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[103] <= cmd_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[104] <= cmd_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[105] <= cmd_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[106] <= cmd_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[107] <= cmd_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[108] <= cmd_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[109] <= cmd_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[110] <= cmd_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[111] <= cmd_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[112] <= cmd_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[113] <= cmd_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[2] <= cmd_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[3] <= cmd_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_data[94] => rsp_src_data[94].DATAIN
rsp_sink_data[95] => rsp_src_data[95].DATAIN
rsp_sink_data[96] => rsp_src_data[96].DATAIN
rsp_sink_data[97] => rsp_src_data[97].DATAIN
rsp_sink_data[98] => rsp_src_data[98].DATAIN
rsp_sink_data[99] => rsp_src_data[99].DATAIN
rsp_sink_data[100] => rsp_src_data[100].DATAIN
rsp_sink_data[101] => rsp_src_data[101].DATAIN
rsp_sink_data[102] => rsp_src_data[102].DATAIN
rsp_sink_data[103] => rsp_src_data[103].DATAIN
rsp_sink_data[104] => rsp_src_data[104].DATAIN
rsp_sink_data[105] => rsp_src_data[105].DATAIN
rsp_sink_data[106] => rsp_src_data[106].DATAIN
rsp_sink_data[107] => rsp_src_data[107].DATAIN
rsp_sink_data[108] => rsp_src_data[108].DATAIN
rsp_sink_data[109] => rsp_src_data[109].DATAIN
rsp_sink_data[110] => rsp_src_data[110].DATAIN
rsp_sink_data[111] => rsp_src_data[111].DATAIN
rsp_sink_data[112] => rsp_src_data[112].DATAIN
rsp_sink_data[113] => rsp_src_data[113].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[94] <= rsp_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[95] <= rsp_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[96] <= rsp_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[97] <= rsp_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[98] <= rsp_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[99] <= rsp_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[100] <= rsp_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[101] <= rsp_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[102] <= rsp_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[103] <= rsp_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[104] <= rsp_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[105] <= rsp_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[106] <= rsp_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[107] <= rsp_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[108] <= rsp_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[109] <= rsp_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[110] <= rsp_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[111] <= rsp_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[112] <= rsp_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[113] <= rsp_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[2] <= rsp_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[3] <= rsp_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_data[112] => in_data_reg[112].DATAIN
sink0_data[113] => in_data_reg[113].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= in_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= in_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_data[112] => in_data_reg[112].DATAIN
sink0_data[113] => in_data_reg[113].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= in_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= in_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_data[112] => in_data_reg[112].DATAIN
sink0_data[113] => in_data_reg[113].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= in_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= in_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_byteen_reg[0].DATAIN
sink0_data[17] => in_byteen_reg[1].DATAIN
sink0_data[18] => d0_in_addr[0].IN1
sink0_data[19] => d0_in_addr[1].IN1
sink0_data[20] => d0_in_addr[2].IN1
sink0_data[21] => d0_in_addr[3].IN1
sink0_data[22] => d0_in_addr[4].IN1
sink0_data[23] => d0_in_addr[5].IN1
sink0_data[24] => d0_in_addr[6].IN1
sink0_data[25] => d0_in_addr[7].IN1
sink0_data[26] => d0_in_addr[8].IN1
sink0_data[27] => d0_in_addr[9].IN1
sink0_data[28] => d0_in_addr[10].IN1
sink0_data[29] => d0_in_addr[11].IN1
sink0_data[30] => d0_in_addr[12].IN1
sink0_data[31] => d0_in_addr[13].IN1
sink0_data[32] => d0_in_addr[14].IN1
sink0_data[33] => d0_in_addr[15].IN1
sink0_data[34] => d0_in_addr[16].IN1
sink0_data[35] => d0_in_addr[17].IN1
sink0_data[36] => d0_in_addr[18].IN1
sink0_data[37] => d0_in_addr[19].IN1
sink0_data[38] => d0_in_addr[20].IN1
sink0_data[39] => next_state.OUTPUTSELECT
sink0_data[39] => next_state.OUTPUTSELECT
sink0_data[39] => next_state.OUTPUTSELECT
sink0_data[39] => next_state.DATAB
sink0_data[39] => next_state.DATAA
sink0_data[39] => in_uncompressed_read.IN0
sink0_data[39] => next_state.DATAA
sink0_data[39] => in_data_reg[39].DATAIN
sink0_data[40] => in_data_reg[40].DATAIN
sink0_data[41] => always3.IN1
sink0_data[41] => in_data_reg[41].DATAIN
sink0_data[42] => in_uncompressed_read.IN1
sink0_data[42] => in_data_reg[42].DATAIN
sink0_data[43] => in_data_reg[43].DATAIN
sink0_data[44] => in_data_reg[44].DATAIN
sink0_data[45] => d0_int_bytes_remaining.DATAB
sink0_data[45] => WideNor0.IN0
sink0_data[46] => d0_int_bytes_remaining.DATAB
sink0_data[46] => WideNor0.IN1
sink0_data[47] => d0_int_bytes_remaining.DATAB
sink0_data[47] => WideNor0.IN2
sink0_data[48] => d0_int_bytes_remaining.DATAB
sink0_data[48] => WideNor0.IN3
sink0_data[49] => d0_int_bytes_remaining.DATAB
sink0_data[49] => WideNor0.IN4
sink0_data[50] => d0_int_bytes_remaining.DATAB
sink0_data[50] => WideNor0.IN5
sink0_data[51] => d0_int_bytes_remaining.DATAB
sink0_data[51] => WideNor0.IN6
sink0_data[52] => nxt_out_burstwrap[0].DATAB
sink0_data[52] => in_burstwrap_reg[0].DATAIN
sink0_data[53] => nxt_out_burstwrap[1].DATAB
sink0_data[53] => in_burstwrap_reg[1].DATAIN
sink0_data[54] => nxt_out_burstwrap[2].DATAB
sink0_data[54] => in_burstwrap_reg[2].DATAIN
sink0_data[55] => nxt_out_burstwrap[3].DATAB
sink0_data[55] => in_burstwrap_reg[3].DATAIN
sink0_data[56] => nxt_out_burstwrap[4].DATAB
sink0_data[56] => in_burstwrap_reg[4].DATAIN
sink0_data[57] => nxt_out_burstwrap[5].DATAB
sink0_data[57] => in_burstwrap_reg[5].DATAIN
sink0_data[58] => nxt_out_burstwrap[6].DATAB
sink0_data[58] => in_burstwrap_reg[6].DATAIN
sink0_data[59] => LessThan0.IN14
sink0_data[59] => d0_in_size.DATAB
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[59] => in_size_reg[0].DATAIN
sink0_data[60] => LessThan0.IN13
sink0_data[60] => d0_in_size.DATAB
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[60] => in_size_reg[1].DATAIN
sink0_data[61] => LessThan0.IN12
sink0_data[61] => d0_in_size.DATAB
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[61] => in_size_reg[2].DATAIN
sink0_data[62] => in_bursttype_reg[0].DATAIN
sink0_data[63] => in_bursttype_reg[1].DATAIN
sink0_data[64] => in_data_reg[64].DATAIN
sink0_data[65] => in_data_reg[65].DATAIN
sink0_data[66] => in_data_reg[66].DATAIN
sink0_data[67] => in_data_reg[67].DATAIN
sink0_data[68] => in_data_reg[68].DATAIN
sink0_data[69] => in_data_reg[69].DATAIN
sink0_data[70] => in_data_reg[70].DATAIN
sink0_data[71] => in_data_reg[71].DATAIN
sink0_data[72] => in_data_reg[72].DATAIN
sink0_data[73] => in_data_reg[73].DATAIN
sink0_data[74] => in_data_reg[74].DATAIN
sink0_data[75] => in_data_reg[75].DATAIN
sink0_data[76] => in_data_reg[76].DATAIN
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[80] => in_data_reg[80].DATAIN
sink0_data[81] => in_data_reg[81].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= in_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= in_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= in_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= in_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= in_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= in_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= in_data_reg[64].DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= in_data_reg[65].DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= in_data_reg[66].DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= in_data_reg[67].DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= in_data_reg[68].DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= in_data_reg[69].DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= in_data_reg[70].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= in_data_reg[71].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= in_data_reg[72].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= in_data_reg[73].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= in_data_reg[74].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= in_data_reg[75].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= in_data_reg[76].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= in_data_reg[80].DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= in_data_reg[81].DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[1] => LessThan0.IN5
in_data[2] => LessThan0.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => out_data[1].DATAIN
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => src2_valid.IN0
sink_valid[3] => src3_valid.IN0
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[94] => src3_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[95] => src3_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[96] => src3_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src2_data[96].DATAIN
sink_data[97] => src3_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src2_data[97].DATAIN
sink_data[98] => src3_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src2_data[98].DATAIN
sink_data[99] => src3_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src2_data[99].DATAIN
sink_data[100] => src3_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src2_data[100].DATAIN
sink_data[101] => src3_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src2_data[101].DATAIN
sink_data[102] => src3_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src2_data[102].DATAIN
sink_data[103] => src3_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src2_data[103].DATAIN
sink_data[104] => src3_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src2_data[104].DATAIN
sink_data[105] => src3_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src2_data[105].DATAIN
sink_data[106] => src3_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src2_data[106].DATAIN
sink_data[107] => src3_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src2_data[107].DATAIN
sink_data[108] => src3_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src2_data[108].DATAIN
sink_data[109] => src3_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src2_data[109].DATAIN
sink_data[110] => src3_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src2_data[110].DATAIN
sink_data[111] => src3_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src2_data[111].DATAIN
sink_data[112] => src3_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src2_data[112].DATAIN
sink_data[113] => src3_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src2_data[113].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src2_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src2_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src2_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src2_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src2_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src2_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src2_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src2_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src2_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src2_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src2_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src2_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src2_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src2_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src2_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src2_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src2_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src3_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src3_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src3_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src3_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src3_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src3_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src3_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src3_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src3_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src3_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src3_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src3_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src3_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src3_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src3_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src3_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src3_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src3_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src3_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => src2_valid.IN0
sink_valid[3] => src3_valid.IN0
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[94] => src3_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[95] => src3_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[96] => src3_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src2_data[96].DATAIN
sink_data[97] => src3_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src2_data[97].DATAIN
sink_data[98] => src3_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src2_data[98].DATAIN
sink_data[99] => src3_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src2_data[99].DATAIN
sink_data[100] => src3_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src2_data[100].DATAIN
sink_data[101] => src3_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src2_data[101].DATAIN
sink_data[102] => src3_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src2_data[102].DATAIN
sink_data[103] => src3_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src2_data[103].DATAIN
sink_data[104] => src3_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src2_data[104].DATAIN
sink_data[105] => src3_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src2_data[105].DATAIN
sink_data[106] => src3_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src2_data[106].DATAIN
sink_data[107] => src3_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src2_data[107].DATAIN
sink_data[108] => src3_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src2_data[108].DATAIN
sink_data[109] => src3_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src2_data[109].DATAIN
sink_data[110] => src3_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src2_data[110].DATAIN
sink_data[111] => src3_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src2_data[111].DATAIN
sink_data[112] => src3_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src2_data[112].DATAIN
sink_data[113] => src3_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src2_data[113].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src2_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src2_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src2_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src2_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src2_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src2_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src2_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src2_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src2_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src2_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src2_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src2_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src2_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src2_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src2_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src2_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src2_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src3_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src3_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src3_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src3_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src3_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src3_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src3_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src3_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src3_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src3_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src3_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src3_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src3_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src3_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src3_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src3_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src3_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src3_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src3_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[61] => last_cycle.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[61] => last_cycle.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[61] => last_cycle.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_data[96] => src_payload.IN1
sink2_data[97] => src_payload.IN1
sink2_data[98] => src_payload.IN1
sink2_data[99] => src_payload.IN1
sink2_data[100] => src_payload.IN1
sink2_data[101] => src_payload.IN1
sink2_data[102] => src_payload.IN1
sink2_data[103] => src_payload.IN1
sink2_data[104] => src_payload.IN1
sink2_data[105] => src_payload.IN1
sink2_data[106] => src_payload.IN1
sink2_data[107] => src_payload.IN1
sink2_data[108] => src_payload.IN1
sink2_data[109] => src_payload.IN1
sink2_data[110] => src_payload.IN1
sink2_data[111] => src_payload.IN1
sink2_data[112] => src_payload.IN1
sink2_data[113] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[61] => last_cycle.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_data[94] => src_payload.IN1
sink3_data[95] => src_payload.IN1
sink3_data[96] => src_payload.IN1
sink3_data[97] => src_payload.IN1
sink3_data[98] => src_payload.IN1
sink3_data[99] => src_payload.IN1
sink3_data[100] => src_payload.IN1
sink3_data[101] => src_payload.IN1
sink3_data[102] => src_payload.IN1
sink3_data[103] => src_payload.IN1
sink3_data[104] => src_payload.IN1
sink3_data[105] => src_payload.IN1
sink3_data[106] => src_payload.IN1
sink3_data[107] => src_payload.IN1
sink3_data[108] => src_payload.IN1
sink3_data[109] => src_payload.IN1
sink3_data[110] => src_payload.IN1
sink3_data[111] => src_payload.IN1
sink3_data[112] => src_payload.IN1
sink3_data[113] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
clk => clk.IN1
reset => reset.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => cout.IN0
a[3] => cout.IN0
a[4] => cout.IN0
a[4] => cout.IN0
a[5] => cout.IN0
a[5] => cout.IN0
a[6] => cout.IN0
a[6] => cout.IN0
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => cout.IN1
b[3] => cout.IN1
b[4] => cout.IN1
b[4] => cout.IN1
b[5] => cout.IN1
b[5] => cout.IN1
b[6] => cout.IN1
b[6] => cout.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[61] => last_cycle.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[61] => last_cycle.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[61] => last_cycle.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_data[96] => src_payload.IN1
sink2_data[97] => src_payload.IN1
sink2_data[98] => src_payload.IN1
sink2_data[99] => src_payload.IN1
sink2_data[100] => src_payload.IN1
sink2_data[101] => src_payload.IN1
sink2_data[102] => src_payload.IN1
sink2_data[103] => src_payload.IN1
sink2_data[104] => src_payload.IN1
sink2_data[105] => src_payload.IN1
sink2_data[106] => src_payload.IN1
sink2_data[107] => src_payload.IN1
sink2_data[108] => src_payload.IN1
sink2_data[109] => src_payload.IN1
sink2_data[110] => src_payload.IN1
sink2_data[111] => src_payload.IN1
sink2_data[112] => src_payload.IN1
sink2_data[113] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[61] => last_cycle.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_data[94] => src_payload.IN1
sink3_data[95] => src_payload.IN1
sink3_data[96] => src_payload.IN1
sink3_data[97] => src_payload.IN1
sink3_data[98] => src_payload.IN1
sink3_data[99] => src_payload.IN1
sink3_data[100] => src_payload.IN1
sink3_data[101] => src_payload.IN1
sink3_data[102] => src_payload.IN1
sink3_data[103] => src_payload.IN1
sink3_data[104] => src_payload.IN1
sink3_data[105] => src_payload.IN1
sink3_data[106] => src_payload.IN1
sink3_data[107] => src_payload.IN1
sink3_data[108] => src_payload.IN1
sink3_data[109] => src_payload.IN1
sink3_data[110] => src_payload.IN1
sink3_data[111] => src_payload.IN1
sink3_data[112] => src_payload.IN1
sink3_data[113] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
clk => clk.IN1
reset => reset.IN1


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => cout.IN0
a[3] => cout.IN0
a[4] => cout.IN0
a[4] => cout.IN0
a[5] => cout.IN0
a[5] => cout.IN0
a[6] => cout.IN0
a[6] => cout.IN0
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => cout.IN1
b[3] => cout.IN1
b[4] => cout.IN1
b[4] => cout.IN1
b[5] => cout.IN1
b[5] => cout.IN1
b[6] => cout.IN1
b[6] => cout.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_channel[2] => p0_channel.DATAA
in_channel[3] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_cmpr_read.DATAA
in_data[40] => p0_last_field.DATAA
in_data[41] => p0_last_field.DATAA
in_data[42] => p0_last_field.DATAA
in_data[43] => p0_last_field.DATAA
in_data[44] => p0_out_lock_field.DATAA
in_data[45] => p0_byte_cnt_field.DATAA
in_data[46] => p0_byte_cnt_field.DATAA
in_data[47] => p0_byte_cnt_field.DATAA
in_data[48] => p0_byte_cnt_field.DATAA
in_data[49] => p0_byte_cnt_field.DATAA
in_data[50] => p0_byte_cnt_field.DATAA
in_data[51] => p0_byte_cnt_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_last_field.DATAA
in_data[56] => p0_last_field.DATAA
in_data[57] => p0_last_field.DATAA
in_data[58] => p0_last_field.DATAA
in_data[59] => p0_burst_size.DATAA
in_data[59] => ShiftRight0.IN5
in_data[59] => LessThan13.IN3
in_data[60] => p0_burst_size.DATAA
in_data[60] => ShiftRight0.IN4
in_data[60] => LessThan13.IN2
in_data[61] => p0_burst_size.DATAA
in_data[61] => ShiftRight0.IN3
in_data[61] => LessThan13.IN1
in_data[62] => p0_burst_type_field.DATAA
in_data[63] => p0_burst_type_field.DATAA
in_data[64] => p0_last_field.DATAA
in_data[65] => p0_last_field.DATAA
in_data[66] => p0_last_field.DATAA
in_data[67] => p0_last_field.DATAA
in_data[68] => p0_last_field.DATAA
in_data[69] => p0_last_field.DATAA
in_data[70] => p0_last_field.DATAA
in_data[71] => p0_last_field.DATAA
in_data[72] => p0_last_field.DATAA
in_data[73] => p0_last_field.DATAA
in_data[74] => p0_last_field.DATAA
in_data[75] => p0_last_field.DATAA
in_data[76] => p0_last_field.DATAA
in_data[77] => p0_last_field.DATAA
in_data[78] => p0_last_field.DATAA
in_data[79] => p0_last_field.DATAA
in_data[80] => p0_last_field.DATAA
in_data[81] => p0_last_field.DATAA
in_data[82] => p0_last_field.DATAA
in_data[83] => p0_last_field.DATAA
in_data[84] => p0_last_field.DATAA
in_data[85] => p0_last_field.DATAA
in_data[86] => p0_last_field.DATAA
in_data[87] => p0_last_field.DATAA
in_data[88] => p0_last_field.DATAA
in_data[89] => p0_last_field.DATAA
in_data[90] => p0_last_field.DATAA
in_data[91] => p0_response_status_field[0].DATAA
in_data[92] => p0_response_status_field[1].DATAA
in_data[93] => p0_ori_burst_size[0].DATAA
in_data[93] => LessThan13.IN6
in_data[93] => p0_last_field.DATAA
in_data[94] => p0_ori_burst_size[1].DATAA
in_data[94] => LessThan13.IN5
in_data[94] => p0_last_field.DATAA
in_data[95] => p0_ori_burst_size[2].DATAA
in_data[95] => LessThan13.IN4
in_data[95] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= p0_address_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= p0_address_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= p0_address_field[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= p0_address_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= p0_address_field[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= p0_address_field[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= p0_address_field[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= p0_address_field[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= p0_address_field[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= p0_address_field[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= p0_address_field[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= p0_address_field[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= p0_address_field[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= p0_address_field[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= p0_address_field[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= p0_address_field[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= p0_address_field[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= p0_address_field[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= p0_address_field[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= p0_address_field[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= p0_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= p0_byte_cnt_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= p0_byte_cnt_field[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= p0_byte_cnt_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= p0_byte_cnt_field[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= p0_byte_cnt_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= p0_byte_cnt_field[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= p0_byte_cnt_field[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN6
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN4
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => out_data_field.DATAA
in_data[9] => out_data_field.DATAA
in_data[10] => out_data_field.DATAA
in_data[11] => out_data_field.DATAA
in_data[12] => out_data_field.DATAA
in_data[13] => out_data_field.DATAA
in_data[14] => out_data_field.DATAA
in_data[15] => out_data_field.DATAA
in_data[16] => out_data_field.DATAB
in_data[17] => out_data_field.DATAB
in_data[18] => out_data_field.DATAB
in_data[19] => out_data_field.DATAB
in_data[20] => out_data_field.DATAB
in_data[21] => out_data_field.DATAB
in_data[22] => out_data_field.DATAB
in_data[23] => out_data_field.DATAB
in_data[24] => out_data_field.DATAB
in_data[25] => out_data_field.DATAB
in_data[26] => out_data_field.DATAB
in_data[27] => out_data_field.DATAB
in_data[28] => out_data_field.DATAB
in_data[29] => out_data_field.DATAB
in_data[30] => out_data_field.DATAB
in_data[31] => out_data_field.DATAB
in_data[32] => out_byteen_field.DATAA
in_data[33] => out_byteen_field.DATAA
in_data[34] => out_byteen_field.DATAB
in_data[35] => out_byteen_field.DATAB
in_data[36] => address_for_alignment[3].IN1
in_data[37] => address_for_alignment[4].IN1
in_data[38] => address_for_alignment[5].IN1
in_data[39] => address_for_alignment[6].IN1
in_data[40] => address_for_alignment[7].IN1
in_data[41] => address_for_alignment[8].IN1
in_data[42] => address_for_alignment[9].IN1
in_data[43] => address_for_alignment[10].IN1
in_data[44] => address_for_alignment[11].IN1
in_data[45] => address_for_alignment[12].IN1
in_data[46] => address_for_alignment[13].IN1
in_data[47] => address_for_alignment[14].IN1
in_data[48] => address_for_alignment[15].IN1
in_data[49] => address_for_alignment[16].IN1
in_data[50] => address_for_alignment[17].IN1
in_data[51] => address_for_alignment[18].IN1
in_data[52] => address_for_alignment[19].IN1
in_data[53] => address_for_alignment[20].IN1
in_data[54] => address_for_alignment[21].IN1
in_data[55] => address_for_alignment[22].IN1
in_data[56] => address_for_alignment[23].IN1
in_data[57] => always5.IN1
in_data[57] => out_endofpacket.OUTPUTSELECT
in_data[57] => out_data[39].DATAIN
in_data[57] => always4.IN1
in_data[58] => out_data[40].DATAIN
in_data[59] => out_data[41].DATAIN
in_data[60] => out_data[42].DATAIN
in_data[61] => out_data[43].DATAIN
in_data[62] => out_lock_field.DATAB
in_data[63] => ~NO_FANOUT~
in_data[64] => ~NO_FANOUT~
in_data[65] => ShiftLeft0.IN7
in_data[66] => ShiftLeft0.IN6
in_data[67] => ShiftLeft0.IN5
in_data[68] => ShiftLeft0.IN4
in_data[69] => ShiftLeft0.IN3
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => out_data[55].DATAIN
in_data[74] => out_data[56].DATAIN
in_data[75] => out_data[57].DATAIN
in_data[76] => out_data[58].DATAIN
in_data[77] => address_for_alignment[0].IN1
in_data[78] => address_for_alignment[1].IN1
in_data[79] => address_for_alignment[2].IN1
in_data[80] => out_burst_type_field.DATAA
in_data[80] => out_burst_type_field.DATAB
in_data[80] => Equal0.IN1
in_data[81] => out_burst_type_field.DATAA
in_data[81] => out_burst_type_field.DATAB
in_data[81] => Equal0.IN0
in_data[82] => out_data[64].DATAIN
in_data[83] => out_data[65].DATAIN
in_data[84] => out_data[66].DATAIN
in_data[85] => out_data[67].DATAIN
in_data[86] => out_data[68].DATAIN
in_data[87] => out_data[69].DATAIN
in_data[88] => out_data[70].DATAIN
in_data[89] => out_data[71].DATAIN
in_data[90] => out_data[72].DATAIN
in_data[91] => out_data[73].DATAIN
in_data[92] => out_data[74].DATAIN
in_data[93] => out_data[75].DATAIN
in_data[94] => out_data[76].DATAIN
in_data[95] => out_data[77].DATAIN
in_data[96] => out_data[78].DATAIN
in_data[97] => out_data[79].DATAIN
in_data[98] => out_data[80].DATAIN
in_data[99] => out_data[81].DATAIN
in_data[100] => out_data[82].DATAIN
in_data[101] => out_data[83].DATAIN
in_data[102] => out_data[84].DATAIN
in_data[103] => out_data[85].DATAIN
in_data[104] => out_data[86].DATAIN
in_data[105] => out_data[87].DATAIN
in_data[106] => out_data[88].DATAIN
in_data[107] => out_data[89].DATAIN
in_data[108] => out_data[90].DATAIN
in_data[109] => out_data[91].DATAIN
in_data[110] => out_data[92].DATAIN
in_data[111] => out_data[93].DATAIN
in_data[112] => out_data[94].DATAIN
in_data[113] => out_data[95].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => out_endofpacket.DATAB
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= in_data[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= in_data[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= in_data[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= in_data[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= in_data[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= in_data[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= in_data[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= in_data[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= in_data[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= in_data[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= in_data[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= in_data[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= in_data[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= in_data[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= in_data[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= in_data[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= in_data[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= in_data[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= in_data[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= in_data[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= in_data[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= in_data[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= in_data[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= in_data[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= in_data[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= in_data[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= in_data[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= in_data[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= in_data[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= in_data[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= in_data[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= in_data[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= in_data[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= in_data[111].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= in_data[112].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= in_data[113].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_data[24] => ~NO_FANOUT~
in_data[25] => ~NO_FANOUT~
in_data[26] => ~NO_FANOUT~
in_data[27] => ~NO_FANOUT~
in_data[28] => ~NO_FANOUT~
in_data[29] => ~NO_FANOUT~
in_data[30] => ~NO_FANOUT~
in_data[31] => ~NO_FANOUT~
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_data
out_0_valid <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0.out_error


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
receiver0_irq => sender_irq[0].DATAIN
sender_irq[0] <= receiver0_irq.DB_MAX_OUTPUT_PORT_TYPE
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_irq_mapper_001:irq_mapper_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sender_irq[0] <= <GND>
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_002
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


