[SETTINGS]
UUT_module%DataMemory%
TB_module%DataMemory_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%DataMemory_TB.v%
MACRO_FILE%DataMemory_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%SingleCycle%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
inoutData%inout%[0:7]wire%NO%NOCLK%
inAddress%in%[0:11]wire%NO%NOCLK%
MemWrite%in%wire%NO%NOCLK%
MemRead%in%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


