URL: http://www.cs.virginia.edu/~robins/papers/csrt.ps
Refering-URL: http://www.cs.virginia.edu/~robins/publications.html
Root-URL: http://www.cs.virginia.edu
Title: Figure 6: SERT construction on 9-pin net using IC parame- ters; sinks numbered in order
Author: J. P. S. Hauge, R. Nair and E. J. Yoffa, M. A. B. Jackson and E. S. Kuh, A. B. Kahng and G. Robins, S. Khuller, B. Raghavachari and N. Young, [] E. Kuh, M. A. B. Jackson and M. Marek-Sadowska, "Timing-Driven 
Date: January 1993.  
Affiliation: Applied Physics  
Note: [9] W. C. Elmore, "The  19 (1948), pp. 55-63. [10]  Proc. IEEE Intl. Conf. on Computer-Aided Design, 1987, pp. 88-91. [11]  Proc. IEEE Intl. Conf. on Circuits and Systems, 1990, pp. 869-871. [12]  IEEE Transactions on CAD 11(7), July 1992, pp. 893-902. [13]  Proc. ACM/SIAM Symp. on Discrete Algorithms,  Proc. IEEE International Symposium on Circuits and Systems, pp. 518-519, 1987. Figure 7: Examples of SERT-C constructions.  
Abstract: 5] K. D. Boese, A. B. Kahng, B. A. McCoy and G. Robins, "Fidelity and Near-Optimality of Elmore-Based Routing Constructions", Technical Report CS-93-14, CS Department, Univ. Virginia, Charlottesville, 1993. [6] J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, "Provably Good Performance-Driven Global Routing", IEEE Trans. on CAD 11(6), June 1992, pp. 739-752. [7] W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy and R. I. McMillan, "Timing Driven Placement Using Complete Path Delays", Proc. ACM/IEEE Design Automation Conf., 1990, pp. 84-89. [8] A. E. Dunlop, V. D. Agrawal, D. N. Deutsh, M. F. Jukl, P. Kozak and M. Wiesel, "Chip Layout Optimization Using Critical Path Weighting", Proc. ACM/IEEE Design Automation Conf., 1984, pp. 133-136. [15] I. Lin and D. H. C. Du, "Performance-Driven Constructive Placement", Proc. ACM/IEEE Design Automation Conf., 1990, pp. 103-106. [16] M. Marek-Sadowska and S. Lin, "Timing Driven Placement", Proc. IEEE Intl. Conf. on Computer-Aided Design, 1989, pp. 94-97. [17] S. Prasitjutrakul and W. J. Kubitz, "A Timing-Driven Global Router for Custom Chip Design", Proc. IEEE Intl. Conf. on Computer-Aided Design, 1990, pp. 48-51. [18] J. Rubinstein, P. Penfield, and M. A. Horowitz, "Signal Delay in RC Tree Networks", IEEE Trans. on CAD 2(3) (1983), pp. 202-211. [19] A. Srinivasan, K. Chaudhary and E. S. Kuh, "RITUAL: A Performance Driven Placement Algorithm for Small-Cell ICs", Proc. IEEE Intl. Conf. on Computer-Aided Design, 1991, pp. 48-51. [20] S. Teig, R. L. Smith and J. Seaton, "Timing Driven Layout of Cell-Based ICs", VLSI Systems Design, May 1986, pp. 63-73. [21] D. Zhou, S. Su, F. Tsui, D. S. Gao and J. Cong, "Analysis of Trees of Transmission Lines", Technical Report CSD TR-920010, CS Department, University of California, Los Angeles, 1992. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> C. J. Alpert, T. C. Hu, J. H. Huang and A. B. Kahng, </author> <title> "A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Global Routing", </title> <note> to appear in Proc. IEEE ISCAS, </note> <month> May </month> <year> 1993. </year>
Reference: [2] <author> B. Awerbuch, A. Baratz and D. Peleg, </author> <title> "Cost-Sensitive Analysis of Communication Protocols", </title> <booktitle> Proc. ACM Symp. on Principles of Distributed Computing, </booktitle> <year> 1990, </year> <pages> pp. 177-187. </pages>
Reference: [3] <author> K. D. Boese, J. Cong, A. B. Kahng, K. S. Leung and D. Zhou, </author> <title> "On High-Speed VLSI Interconnects: Analysis and Design", </title> <booktitle> Proc. Asia-Pacific Conf. on Circuits and Systems, </booktitle> <month> Dec. </month> <year> 1992, </year> <pages> pp. 35-40. </pages>

References-found: 3

