\hypertarget{nm__bus__wrapper__stm32f4xx_8c}{}\section{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.c File Reference}
\label{nm__bus__wrapper__stm32f4xx_8c}\index{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}}


S\+PI bus wrapper for S\+T\+M32\+F4xx microcontrollers.  


{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bsp/include/nm\+\_\+bsp.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}common/include/nm\+\_\+common.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bus\+\_\+wrapper/include/nm\+\_\+bus\+\_\+wrapper.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{nm__bus__wrapper__stm32f4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}~4096
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__stm32f4xx_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\+\_\+rw} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Mosi, \hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Miso, \hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16} u16\+Sz)
\begin{DoxyCompactList}\small\item\em S\+PI transfer. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__stm32f4xx_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}{nm\+\_\+bus\+\_\+init} (void $\ast$pvinit)
\begin{DoxyCompactList}\small\item\em S\+PI bus initialization. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__stm32f4xx_8c_aa98500dc13748397906e03440fb3892a}{nm\+\_\+bus\+\_\+ioctl} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} u8\+Cmd, void $\ast$pv\+Parameter)
\begin{DoxyCompactList}\small\item\em I\+O\+C\+TL command processing. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__stm32f4xx_8c_a577ad43e9d464f7309b5ffa75f4ae15a}{nm\+\_\+bus\+\_\+deinit} (void)
\begin{DoxyCompactList}\small\item\em S\+PI bus deinitialization. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} \hyperlink{nm__bus__wrapper__stm32f4xx_8c_ae7dfa29166b4111ca6c3e3bab953eb79}{egstr\+Nm\+Bus\+Capabilities}
\begin{DoxyCompactList}\small\item\em Bus capabilities information. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI bus wrapper for S\+T\+M32\+F4xx microcontrollers. 

\hypertarget{pic32mz__ef__curiosity_8h_License}{}\subsection{License}\label{pic32mz__ef__curiosity_8h_License}
S\+P\+D\+X-\/\+License-\/\+Identifier\+: G\+P\+L-\/2.\+0-\/or-\/later

Copyright (C) 2010-\/2019 Oryx Embedded S\+A\+RL. All rights reserved.

This program is free software; you can redistribute it and/or modify it under the terms of the G\+NU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but W\+I\+T\+H\+O\+UT A\+NY W\+A\+R\+R\+A\+N\+TY; without even the implied warranty of M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY or F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE. See the G\+NU General Public License for more details.

You should have received a copy of the G\+NU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-\/1301, U\+SA.

\begin{DoxyAuthor}{Author}
Oryx Embedded S\+A\+RL (www.\+oryx-\/embedded.\+com) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+9.\+6 
\end{DoxyVersion}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f4xx_8c_afbc973888cb214292ecd9094a69adf68}\label{nm__bus__wrapper__stm32f4xx_8c_afbc973888cb214292ecd9094a69adf68}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}!N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}}
\index{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}}
\subsubsection{\texorpdfstring{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}{NM\_BUS\_MAX\_TRX\_SZ}}
{\footnotesize\ttfamily \#define N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ~4096}



Definition at line 37 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c.



\subsection{Function Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f4xx_8c_a577ad43e9d464f7309b5ffa75f4ae15a}\label{nm__bus__wrapper__stm32f4xx_8c_a577ad43e9d464f7309b5ffa75f4ae15a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}!nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}}
\index{nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+deinit()}{nm\_bus\_deinit()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+deinit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



S\+PI bus deinitialization. 

De-\/initialize the bus wrapper.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 278 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c.


\begin{DoxyCode}
279 \{
280    \textcolor{comment}{//Not implemented}
281    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
282 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f4xx_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}\label{nm__bus__wrapper__stm32f4xx_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}!nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}}
\index{nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+init()}{nm\_bus\_init()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+init (\begin{DoxyParamCaption}\item[{void $\ast$}]{pvinit }\end{DoxyParamCaption})}



S\+PI bus initialization. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 116 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c.


\begin{DoxyCode}
117 \{
118    GPIO\_InitTypeDef GPIO\_InitStructure;
119 \textcolor{preprocessor}{#if defined(USE\_STDPERIPH\_DRIVER)}
120    SPI\_InitTypeDef SPI\_InitStucture;
121 \textcolor{preprocessor}{#endif}
122 
123    \textcolor{comment}{//Enable GPIO clocks}
124    CONF\_WILC\_SCK\_GPIO\_CLK\_ENABLE();
125    CONF\_WILC\_MOSI\_GPIO\_CLK\_ENABLE();
126    CONF\_WILC\_MISO\_GPIO\_CLK\_ENABLE();
127 
128    \textcolor{comment}{//Enable SPI clock}
129    CONF\_WILC\_SPI\_CLK\_ENABLE();
130 
131 \textcolor{preprocessor}{#if defined(USE\_HAL\_DRIVER)}
132    \textcolor{comment}{//Configure SCK}
133    GPIO\_InitStructure.Pin = CONF\_WILC\_SCK\_PIN;
134    GPIO\_InitStructure.Mode = GPIO\_MODE\_AF\_PP;
135    GPIO\_InitStructure.Pull = GPIO\_NOPULL;
136    GPIO\_InitStructure.Speed = CONF\_WILC\_SCK\_SPEED;
137    GPIO\_InitStructure.Alternate = CONF\_WILC\_SPI\_ALTERNATE;
138    HAL\_GPIO\_Init(CONF\_WILC\_SCK\_GPIO, &GPIO\_InitStructure);
139 
140    \textcolor{comment}{//Configure MOSI}
141    GPIO\_InitStructure.Pin = CONF\_WILC\_MOSI\_PIN;
142    GPIO\_InitStructure.Mode = GPIO\_MODE\_AF\_PP;
143    GPIO\_InitStructure.Pull = GPIO\_NOPULL;
144    GPIO\_InitStructure.Speed = CONF\_WILC\_MOSI\_SPEED;
145    GPIO\_InitStructure.Alternate = CONF\_WILC\_SPI\_ALTERNATE;
146    HAL\_GPIO\_Init(CONF\_WILC\_MOSI\_GPIO, &GPIO\_InitStructure);
147 
148    \textcolor{comment}{//Configure MISO}
149    GPIO\_InitStructure.Pin = CONF\_WILC\_MISO\_PIN;
150    GPIO\_InitStructure.Mode = GPIO\_MODE\_AF\_PP;
151    GPIO\_InitStructure.Pull = GPIO\_NOPULL;
152    GPIO\_InitStructure.Speed = CONF\_WILC\_MISO\_SPEED;
153    GPIO\_InitStructure.Alternate = CONF\_WILC\_SPI\_ALTERNATE;
154    HAL\_GPIO\_Init(CONF\_WILC\_MISO\_GPIO, &GPIO\_InitStructure);
155 
156    \textcolor{comment}{//Configure SPI}
157    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Instance = CONF\_WILC\_SPI;
158    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.Mode = SPI\_MODE\_MASTER;
159    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.Direction = SPI\_DIRECTION\_2LINES;
160    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.DataSize = SPI\_DATASIZE\_8BIT;
161    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.CLKPolarity = SPI\_POLARITY\_LOW;
162    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.CLKPhase = SPI\_PHASE\_1EDGE;
163    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.NSS = SPI\_NSS\_SOFT;
164    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.BaudRatePrescaler = CONF\_WILC\_SPI\_BAUDRATE\_PRE;
165    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.FirstBit = SPI\_FIRSTBIT\_MSB;
166    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.TIMode = SPI\_TIMODE\_DISABLED;
167    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.CRCCalculation = SPI\_CRCCALCULATION\_DISABLED;
168    \hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle}.Init.CRCPolynomial = 7;
169    HAL\_SPI\_Init(&\hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle});
170 
171    \textcolor{comment}{//Enable SPI}
172    \_\_HAL\_SPI\_ENABLE(&\hyperlink{nm__bus__wrapper__stm32f7xx_8c_a74bf1d491d0e4bab9c93d2c5d22e505b}{SPI\_Handle});
173 
174 \textcolor{preprocessor}{#elif defined(USE\_STDPERIPH\_DRIVER)}
175    \textcolor{comment}{//Configure SCK}
176    GPIO\_InitStructure.GPIO\_Pin = CONF\_WILC\_SCK\_PIN;
177    GPIO\_InitStructure.GPIO\_Mode = GPIO\_Mode\_AF;
178    GPIO\_InitStructure.GPIO\_Speed = CONF\_WILC\_SCK\_SPEED;
179    GPIO\_InitStructure.GPIO\_OType = GPIO\_OType\_PP;
180    GPIO\_InitStructure.GPIO\_PuPd = GPIO\_PuPd\_UP;
181    GPIO\_Init(CONF\_WILC\_SCK\_GPIO, &GPIO\_InitStructure);
182 
183    GPIO\_PinAFConfig(CONF\_WILC\_SCK\_GPIO,
184       CONF\_WILC\_SCK\_PIN\_SOURCE, CONF\_WILC\_SPI\_GPIO\_AF);
185 
186    \textcolor{comment}{//Configure MOSI}
187    GPIO\_InitStructure.GPIO\_Pin = CONF\_WILC\_MOSI\_PIN;
188    GPIO\_InitStructure.GPIO\_Mode = GPIO\_Mode\_AF;
189    GPIO\_InitStructure.GPIO\_Speed = CONF\_WILC\_MOSI\_SPEED;
190    GPIO\_InitStructure.GPIO\_OType = GPIO\_OType\_PP;
191    GPIO\_InitStructure.GPIO\_PuPd = GPIO\_PuPd\_UP;
192    GPIO\_Init(CONF\_WILC\_MOSI\_GPIO, &GPIO\_InitStructure);
193 
194    GPIO\_PinAFConfig(CONF\_WILC\_MOSI\_GPIO,
195       CONF\_WILC\_MOSI\_PIN\_SOURCE, CONF\_WILC\_SPI\_GPIO\_AF);
196 
197    \textcolor{comment}{//Configure MISO}
198    GPIO\_InitStructure.GPIO\_Pin = CONF\_WILC\_MISO\_PIN;
199    GPIO\_InitStructure.GPIO\_Mode = GPIO\_Mode\_AF;
200    GPIO\_InitStructure.GPIO\_Speed = CONF\_WILC\_MISO\_SPEED;
201    GPIO\_InitStructure.GPIO\_OType = GPIO\_OType\_PP;
202    GPIO\_InitStructure.GPIO\_PuPd = GPIO\_PuPd\_UP;
203    GPIO\_Init(CONF\_WILC\_MISO\_GPIO, &GPIO\_InitStructure);
204 
205    GPIO\_PinAFConfig(CONF\_WILC\_MISO\_GPIO,
206       CONF\_WILC\_MISO\_PIN\_SOURCE, CONF\_WILC\_SPI\_GPIO\_AF);
207 
208    \textcolor{comment}{//Configure SPI}
209    SPI\_InitStucture.SPI\_Direction = SPI\_Direction\_2Lines\_FullDuplex;
210    SPI\_InitStucture.SPI\_Mode = SPI\_Mode\_Master;
211    SPI\_InitStucture.SPI\_DataSize = SPI\_DataSize\_8b;
212    SPI\_InitStucture.SPI\_CPOL = SPI\_CPOL\_Low;
213    SPI\_InitStucture.SPI\_CPHA = SPI\_CPHA\_1Edge;
214    SPI\_InitStucture.SPI\_NSS = SPI\_NSS\_Soft;
215    SPI\_InitStucture.SPI\_BaudRatePrescaler = CONF\_WILC\_SPI\_BAUDRATE\_PRE;
216    SPI\_InitStucture.SPI\_FirstBit = SPI\_FirstBit\_MSB;
217    SPI\_InitStucture.SPI\_CRCPolynomial = 7;
218    SPI\_Init(CONF\_WILC\_SPI, &SPI\_InitStucture);
219 
220    \textcolor{comment}{//Enable SPI}
221    SPI\_Cmd(CONF\_WILC\_SPI, ENABLE);
222 \textcolor{preprocessor}{#endif}
223 
224    \textcolor{comment}{//Reset WILC1000}
225    \hyperlink{group__NmBspResetFn_ga3e540428a9246a27c61999ecb7e13d05}{nm\_bsp\_reset}();
226 
227    \textcolor{comment}{//Successful operation}
228    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
229 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f4xx_8c_aa98500dc13748397906e03440fb3892a}\label{nm__bus__wrapper__stm32f4xx_8c_aa98500dc13748397906e03440fb3892a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}!nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}}
\index{nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+ioctl()}{nm\_bus\_ioctl()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+ioctl (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8}}]{u8\+Cmd,  }\item[{void $\ast$}]{pv\+Parameter }\end{DoxyParamCaption})}



I\+O\+C\+TL command processing. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em u8\+Cmd} & Command opcode \\
\hline
\mbox{\tt in}  & {\em pv\+Parameter} & Command parameters \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 239 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c.


\begin{DoxyCode}
240 \{
241    \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} ret;
242 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
243    \hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *spiRwParams;
244 \textcolor{preprocessor}{#endif}
245 
246    \textcolor{comment}{//Check commande opcode}
247    \textcolor{keywordflow}{switch}(u8Cmd)
248    \{
249 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
250    \textcolor{comment}{//Read/write command?}
251    \textcolor{keywordflow}{case} \hyperlink{nm__bus__wrapper_8h_a7c9c01416493afd57406928672066506}{NM\_BUS\_IOCTL\_RW}:
252       \textcolor{comment}{//Retrieve command parameters}
253       spiRwParams = (\hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *) pvParameter;
254       \textcolor{comment}{//Perform SPI transfer}
255       ret = \hyperlink{nm__bus__wrapper__stm32f4xx_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\_rw}(spiRwParams->\hyperlink{structtstrNmSpiRw_aa0a0dd7106812c8af780cb0729e2d1ef}{pu8InBuf}, spiRwParams->\hyperlink{structtstrNmSpiRw_a6778f8ba906b9eb363ac0422fca66dd5}{pu8OutBuf}, spiRwParams->
      \hyperlink{structtstrNmSpiRw_a7daa8262b96cb0543eb9189c65622c72}{u16Sz});
256       \textcolor{keywordflow}{break};
257 \textcolor{preprocessor}{#endif}
258    \textcolor{comment}{//Invalid command?}
259    \textcolor{keywordflow}{default}:
260       \textcolor{comment}{//Debug message}
261       \hyperlink{nm__common_8h_a34d005df494e50b05cd38b80f318d7ac}{M2M\_ERR}(\textcolor{stringliteral}{"Invalid IOCTL command!\(\backslash\)r\(\backslash\)n"});
262       \textcolor{comment}{//Report an error}
263       ret = \hyperlink{nm__common_8h_a1337ea19161996276a331dc168c6b24b}{M2M\_ERR\_BUS\_FAIL};
264       \textcolor{keywordflow}{break};
265    \}
266 
267    \textcolor{comment}{//Return status code}
268    \textcolor{keywordflow}{return} ret;
269 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f4xx_8c_ae656e55934eaeffc372287189b5e0d5b}\label{nm__bus__wrapper__stm32f4xx_8c_ae656e55934eaeffc372287189b5e0d5b}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}!spi\+\_\+rw@{spi\+\_\+rw}}
\index{spi\+\_\+rw@{spi\+\_\+rw}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}}
\subsubsection{\texorpdfstring{spi\+\_\+rw()}{spi\_rw()}}
{\footnotesize\ttfamily static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} spi\+\_\+rw (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Mosi,  }\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Miso,  }\item[{\hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16}}]{u16\+Sz }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



S\+PI transfer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pu8\+Mosi} & The data to be written to the slave device \\
\hline
\mbox{\tt out}  & {\em pu8\+Miso} & The data received from the slave device \\
\hline
\mbox{\tt in}  & {\em u16\+Sz} & Number of bytes to be transferred \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 63 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c.


\begin{DoxyCode}
64 \{
65    \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\_t} i;
66    \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\_t} \hyperlink{dtls__misc_8h_a5c239a1bb87b52b0f1d6d68c4749cd2a}{data};
67 
68    \textcolor{comment}{//Pull the CS pin low}
69 \textcolor{preprocessor}{#if defined(USE\_HAL\_DRIVER)}
70    HAL\_GPIO\_WritePin(CONF\_WILC\_CS\_GPIO, CONF\_WILC\_CS\_PIN, GPIO\_PIN\_RESET);
71 \textcolor{preprocessor}{#elif defined(USE\_STDPERIPH\_DRIVER)}
72    GPIO\_ResetBits(CONF\_WILC\_CS\_GPIO, CONF\_WILC\_CS\_PIN);
73 \textcolor{preprocessor}{#endif}
74 
75    \textcolor{comment}{//Perform SPI transfer}
76    \textcolor{keywordflow}{for}(i = 0; i < u16Sz; i++)
77    \{
78       \textcolor{comment}{//Full-duplex transfer?}
79       \textcolor{keywordflow}{if}(pu8Mosi != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
80          data = pu8Mosi[i];
81       \textcolor{keywordflow}{else}
82          data = 0x00;
83 
84       \textcolor{comment}{//Ensure the TX buffer is empty}
85       \textcolor{keywordflow}{while}(!(CONF\_WILC\_SPI->SR & SPI\_SR\_TXE));
86       \textcolor{comment}{//Write character}
87       CONF\_WILC\_SPI->DR = \hyperlink{dtls__misc_8h_a5c239a1bb87b52b0f1d6d68c4749cd2a}{data};
88       \textcolor{comment}{//Wait for the operation to complete}
89       \textcolor{keywordflow}{while}(!(CONF\_WILC\_SPI->SR & SPI\_SR\_RXNE));
90       \textcolor{comment}{//Read character}
91       data = CONF\_WILC\_SPI->DR;
92 
93       \textcolor{comment}{//Save the received character}
94       \textcolor{keywordflow}{if}(pu8Miso != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
95          pu8Miso[i] = \hyperlink{dtls__misc_8h_a5c239a1bb87b52b0f1d6d68c4749cd2a}{data};
96    \}
97 
98    \textcolor{comment}{//Terminate the operation by raising the CS pin}
99 \textcolor{preprocessor}{#if defined(USE\_HAL\_DRIVER)}
100    HAL\_GPIO\_WritePin(CONF\_WILC\_CS\_GPIO, CONF\_WILC\_CS\_PIN, GPIO\_PIN\_SET);
101 \textcolor{preprocessor}{#elif defined(USE\_STDPERIPH\_DRIVER)}
102    GPIO\_SetBits(CONF\_WILC\_CS\_GPIO, CONF\_WILC\_CS\_PIN);
103 \textcolor{preprocessor}{#endif}
104 
105    \textcolor{comment}{//Successful operation}
106    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
107 \}
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__stm32f4xx_8c_ae7dfa29166b4111ca6c3e3bab953eb79}\label{nm__bus__wrapper__stm32f4xx_8c_ae7dfa29166b4111ca6c3e3bab953eb79}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}!egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}}
\index{egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}!nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c}}
\subsubsection{\texorpdfstring{egstr\+Nm\+Bus\+Capabilities}{egstrNmBusCapabilities}}
{\footnotesize\ttfamily \hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} egstr\+Nm\+Bus\+Capabilities}

{\bfseries Initial value\+:}
\begin{DoxyCode}
=
\{
   \hyperlink{nm__bus__wrapper__stm32f4xx_8c_afbc973888cb214292ecd9094a69adf68}{NM\_BUS\_MAX\_TRX\_SZ}
\}
\end{DoxyCode}


Bus capabilities information. 

$<$ Bus capabilities. This structure must be declared at platform specific bus wrapper 

Definition at line 49 of file nm\+\_\+bus\+\_\+wrapper\+\_\+stm32f4xx.\+c.

