Library {
  Name			  "xbsAXI4_r4"
  Version		  7.1
  MdlSubVersion		  0
  Tag			  "SysGenIndex"
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "warning('off','MATLAB:mex:deprecatedExtension');xlmeta;com.xilinx.sysgen.util.StrategyUtil.loadAllStrategyNames();"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  off
  Created		  "Tue Dec 20 06:11:46 2011"
  Creator		  "sysgengroup"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "sysgengroup"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Dec 20 06:15:45 2011"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:2>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsAXI4_r4"
    Location		    [5, 5, 1405, 750]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "AXI FIFO"
      Ports		      [3, 3]
      Position		      [80, 318, 280, 432]
      SourceBlock	      "xbsIndex_r4/AXI FIFO"
      SourceType	      "Xilinx AXI FIFO Block Block"
      input_depth_axis	      "1K"
      actual_fifo_depth_label "1026"
      enable_tdata	      on
      enable_tdest	      off
      enable_tstrb	      off
      enable_tready	      on
      enable_tid	      off
      enable_tuser	      off
      enable_tkeep	      off
      enable_tlast	      off
      has_aresetn	      off
      underflow_flag_axi      off
      underflow_sense_axi     "Active High"
      overflow_flag_axi	      off
      overflow_sense_axi      "Active High"
      enable_data_counts_axis off
      fifo_implementation_type_axis "Common Clock Block RAM"
      trim_axipin_name	      on
      programmable_full_type_axis "Full"
      full_threshold_assert_value_axis "0"
      programmable_empty_type_axis "Empty"
      empty_threshold_assert_value_axis	"1022"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "axi_fifo"
      sg_icon_stat	      "200,114,3,3,white,blue,0,6408c73b,right,,[2 3 3 ],[2 2 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[111 83 83 111 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([0 0 4 4 ],[71 3 3 71 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([196 196 200 200 ],[111 43 43 111 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([196 196 200 200 ],[31 3 3 31 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 195 195 4 4 ],[0 0 114 114 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 195 195 4 4 ],[0 0 114 114 0 ]);\n\n\npatch([64.4 87.52 103.52 119.52 135.52 103.52 80.4 64.4 ],[74.76 74.76 90.76 74.76 90.76 90.76 90.76 74.76 ],[1 1 1 ]);\npatch([80.4 103.52 87.52 64.4 80.4 ],[58.76 58.76 74.76 74.76 58.76 ],[0.931 0.946 0.973 ]);\npatch([64.4 87.52 103.52 80.4 64.4 ],[42.76 42.76 58.76 58.76 42.76 ],[1 1 1 ]);\npatch([80.4 135.52 119.52 103.52 87.52 64.4 80.4 ],[26.76 26.76 42.76 26.76 42.76 42.76 26.76 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  tready  ');\ncolor('black');port_label('input',2,'  tvalid  ');\ncolor('black');port_label('input',3,'  tdata  ');\ncolor('black');port_label('output',1,'  tvalid  ');\ncolor('black');port_label('output',2,'  tdata  ');\ncolor('black');port_label('output',3,'  tready  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "CIC Compiler 3.0 "
      Ports		      [1, 3]
      Position		      [405, 272, 645, 478]
      SourceBlock	      "xbsIndex_r4/CIC Compiler 3.0 "
      SourceType	      "Xilinx CIC Compiler 3.0 Block"
      filter_type	      "Interpolation"
      number_of_stages	      "3"
      differential_delay      "1"
      number_of_channels      "1"
      sample_rate_changes     "Fixed"
      fixed_or_initial_rate   "4"
      minimum_rate	      "4"
      maximum_rate	      "4"
      ratespecification	      "Maximum_Possible"
      sampleperiod	      "4"
      hardwareoversamplingrate "1"
      quantization	      "Full_Precision"
      output_data_width	      "22"
      use_xtreme_dsp_slice    on
      use_streaming_interface on
      has_aclken	      off
      has_aresetn	      off
      has_dout_tready	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      trim_axipin_name	      on
      gui_behaviour	      "Sysgen_GUI"
      input_data_width	      "18"
      ip_name		      "CIC Compiler"
      ip_version	      "3.0"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex7', 'xc7v1500t', '-2', 'fhg1157'})"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cic_compiler_v3_0"
      sg_icon_stat	      "240,206,1,3,white,blue,0,30edc886,right,,[2 ],[2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[172 34 34 172 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[197 149 149 197 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[127 9 9 127 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 235 235 4 4 ],[0 0 206 206 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 235 235 4 4 ],[0 0 206 206 0 ]);\n\n\npatch([55.475 97.38 126.38 155.38 184.38 126.38 84.475 55.475 ],[135.19 135.19 164.19 135.19 164.19 164.19 164.19 135.19 ],[1 1 1 ]);\npatch([84.475 126.38 97.38 55.475 84.475 ],[106.19 106.19 135.19 135.19 106.19 ],[0.931 0.946 0.973 ]);\npatch([55.475 97.38 126.38 84.475 55.475 ],[77.19 77.19 106.19 106.19 77.19 ],[1 1 1 ]);\npatch([84.475 184.38 155.38 126.38 97.38 55.475 84.475 ],[48.19 48.19 77.19 48.19 77.19 77.19 48.19 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata_data  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata_data  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "CORDIC 5.0 "
      Ports		      [5, 3]
      Position		      [825, 304, 920, 446]
      SourceBlock	      "xbsIndex_r4/CORDIC 5.0 "
      SourceType	      "Xilinx CORDIC 5.0 Block"
      infoedit		      "CORDIC 5.0"
      functional_selection    "Rotate"
      architectural_configuration "Parallel"
      pipelining_mode	      "Maximum"
      data_format	      "SignedFraction"
      phase_format	      "Radians"
      input_width	      "16"
      output_width	      "16"
      round_mode	      "Truncate"
      iterations	      "0"
      precision		      "0"
      compensation_scaling    "No_Scale_Compensation"
      coarse_rotation	      on
      aclken		      off
      aresetn		      off
      out_tready	      off
      cartesian_has_tuser     off
      cartesian_has_tlast     off
      cartesian_tuser_width   "1"
      phase_has_tuser	      off
      phase_has_tlast	      off
      phase_tuser_width	      "1"
      out_tlast_behv	      "Null"
      flow_control	      "NonBlocking"
      optimize_goal	      "Resources"
      trim_axipin_name	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      ip_name		      "CORDIC"
      ip_version	      "5.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cordic_v5_0"
      sg_icon_stat	      "95,142,5,3,white,blue,0,66baf398,right,,[2 2 2 3 3 ],[4 4 4 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[142 60 60 142 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 2 2 ],[52 0 0 52 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([93 93 95 95 ],[132 10 10 132 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 142 142 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 142 142 0 ]);\n\n\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  cartesian_tvalid  ');\ncolor('black');port_label('input',2,'  cartesian_tdata_imag  ');\ncolor('black');port_label('input',3,'  cartesian_tdata_real  ');\ncolor('black');port_label('input',4,'  phase_tvalid  ');\ncolor('black');port_label('input',5,'  phase_tdata_phase  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata_imag  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Complex Multiplier 5.0 "
      Ports		      [6, 3]
      Position		      [1150, 295, 1285, 460]
      SourceBlock	      "xbsIndex_r4/Complex Multiplier 5.0 "
      SourceType	      "Xilinx Complex Multiplier 5.0  Block"
      hasatlast		      off
      hasatuser		      off
      atuserwidth	      "1"
      hasbtlast		      off
      hasbtuser		      off
      btuserwidth	      "1"
      multtype		      "Use_Mults"
      optimizegoal	      "Resources"
      flowcontrol	      "NonBlocking"
      outputwidth	      "33"
      roundmode		      "Truncate"
      hasctrltlast	      off
      hasctrltuser	      off
      ctrltuserwidth	      "1"
      outtlastbehv	      "Null"
      latencyconfig	      "Automatic"
      minimumlatency	      "15"
      aclken		      off
      aresetn		      off
      trim_axipin_name	      on
      aportwidth	      "63"
      bportwidth	      "63"
      ip_name		      "Complex Multiplier"
      ip_version	      "5.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_verbose	      "false"
      ipcore_latency_parameter "'minimumlatency'"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
      structural_sim	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cmpy_v5_0"
      sg_icon_stat	      "135,165,6,3,white,blue,0,7e63527f,right,,[2 2 2 3 3 3 ],[4 4 4 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[154 86 86 154 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 3 3 ],[79 11 11 79 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([132 132 135 135 ],[154 6 6 154 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([3 131 131 3 3 ],[0 0 165 165 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 131 131 3 3 ],[0 0 165 165 0 ]);\n\n\npatch([24.725 52.18 71.18 90.18 109.18 71.18 43.725 24.725 ],[103.09 103.09 122.09 103.09 122.09 122.09 122.09 103.09 ],[1 1 1 ]);\npatch([43.725 71.18 52.18 24.725 43.725 ],[84.09 84.09 103.09 103.09 84.09 ],[0.931 0.946 0.973 ]);\npatch([24.725 52.18 71.18 43.725 24.725 ],[65.09 65.09 84.09 84.09 65.09 ],[1 1 1 ]);\npatch([43.725 109.18 90.18 71.18 52.18 24.725 43.725 ],[46.09 46.09 65.09 46.09 65.09 65.09 46.09 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  a_tvalid  ');\ncolor('black');port_label('input',2,'  a_tdata_imag  ');\ncolor('black');port_label('input',3,'  a_tdata_real  ');\ncolor('black');port_label('input',4,'  b_tvalid  ');\ncolor('black');port_label('input',5,'  b_tdata_imag  ');\ncolor('black');port_label('input',6,'  b_tdata_real  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata_imag  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Convolution Encoder 8.0 "
      Ports		      [3, 3]
      Position		      [135, 1079, 230, 1221]
      SourceBlock	      "xbsIndex_r4/Convolution Encoder 8.0 "
      SourceType	      "Xilinx Convolution Encoder 8.0 Block"
      punctured		      off
      dual_output	      off
      input_rate	      "1"
      output_rate	      "2"
      puncture_code0	      "'0'"
      puncture_code1	      "'0'"
      convolution_code_radix  "Binary"
      constraint_length	      "7"
      convolution_code0	      "'1111001'"
      convolution_code1	      "'1011011'"
      convolution_code2	      "'0000000'"
      convolution_code3	      "'0000000'"
      convolution_code4	      "'0000000'"
      convolution_code5	      "'0000000'"
      convolution_code6	      "'0000000'"
      aclken		      off
      aresetn		      off
      trim_axipin_name	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      ip_name		      "Convolution Encoder"
      ip_version	      "8.0"
      dsptool_ready	      "false"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      structural_sim	      "true"
      ipcore_do_not_force_period "true"
      oldconvolution_code_radix	"Binary"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "convolution_v8_0"
      sg_icon_stat	      "95,142,3,3,white,blue,0,10535fbb,right,,[2 2 3 ],[2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[132 55 55 132 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([0 0 2 2 ],[42 10 10 42 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([93 93 95 95 ],[132 100 100 132 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([93 93 95 95 ],[87 10 10 87 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 142 142 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 142 142 0 ]);\n\n\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tvalid  ');\ncolor('black');port_label('input',2,'  data_tdata_data_in  ');\ncolor('black');port_label('input',3,'  data_tready  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata_data_out  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DDS Compiler 5.0 "
      Ports		      [2, 5]
      Position		      [405, 1019, 650, 1281]
      SourceBlock	      "xbsIndex_r4/DDS Compiler 5.0 "
      SourceType	      "Xilinx DDS Compiler 5.0 Block"
      partspresent	      "Phase_Generator_and_SIN_COS_LUT"
      dds_clock_rate	      "100"
      channels		      "1"
      parameter_entry	      "System_Parameters"
      spurious_free_dynamic_range "36"
      frequency_resolution    "0.4"
      noise_shaping	      "None"
      phase_width	      "28"
      output_width	      "6"
      output_selection	      "Sine_and_Cosine"
      negative_sine	      off
      negative_cosine	      off
      amplitude_mode	      "Full_Range"
      memory_type	      "Auto"
      optimization_goal	      "Auto"
      dsp48_use		      "Minimal"
      latency_configuration   "Auto"
      latency		      "1"
      has_phase_out	      on
      has_aclken	      off
      has_aresetn	      off
      explicit_period	      off
      period		      "1"
      data_has_tlast	      "Not_Required"
      has_tready	      on
      s_phase_has_tuser	      "Not_Required"
      m_data_has_tuser	      "Not_Required"
      m_phase_has_tuser	      "Not_Required"
      s_phase_tuser_width     "1"
      s_config_sync_mode      "On_Vector"
      phase_increment	      "Fixed"
      output_frequency1	      "0"
      output_frequency2	      "0"
      output_frequency3	      "0"
      output_frequency4	      "0"
      output_frequency5	      "0"
      output_frequency6	      "0"
      output_frequency7	      "0"
      output_frequency8	      "0"
      output_frequency9	      "0"
      output_frequency10      "0"
      output_frequency11      "0"
      output_frequency12      "0"
      output_frequency13      "0"
      output_frequency14      "0"
      output_frequency15      "0"
      output_frequency16      "0"
      pinc1		      "'0'"
      pinc2		      "'0'"
      pinc3		      "'0'"
      pinc4		      "'0'"
      pinc5		      "'0'"
      pinc6		      "'0'"
      pinc7		      "'0'"
      pinc8		      "'0'"
      pinc9		      "'0'"
      pinc10		      "'0'"
      pinc11		      "'0'"
      pinc12		      "'0'"
      pinc13		      "'0'"
      pinc14		      "'0'"
      pinc15		      "'0'"
      pinc16		      "'0'"
      phase_offset	      "None"
      phase_offset_angles1    "0"
      phase_offset_angles2    "0"
      phase_offset_angles3    "0"
      phase_offset_angles4    "0"
      phase_offset_angles5    "0"
      phase_offset_angles6    "0"
      phase_offset_angles7    "0"
      phase_offset_angles8    "0"
      phase_offset_angles9    "0"
      phase_offset_angles10   "0"
      phase_offset_angles11   "0"
      phase_offset_angles12   "0"
      phase_offset_angles13   "0"
      phase_offset_angles14   "0"
      phase_offset_angles15   "0"
      phase_offset_angles16   "0"
      poff1		      "'0'"
      poff2		      "'0'"
      poff3		      "'0'"
      poff4		      "'0'"
      poff5		      "'0'"
      poff6		      "'0'"
      poff7		      "'0'"
      poff8		      "'0'"
      poff9		      "'0'"
      poff10		      "'0'"
      poff11		      "'0'"
      poff12		      "'0'"
      poff13		      "'0'"
      poff14		      "'0'"
      poff15		      "'0'"
      poff16		      "'0'"
      trim_axipin_name	      on
      por_mode		      "false"
      gui_behaviour	      "Sysgen"
      ip_name		      "DDS Compiler"
      ip_version	      "5.0"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dds_compiler_v5_0"
      sg_icon_stat	      "245,262,2,5,white,blue,0,16b2e36b,right,,[2 3 ],[2 2 2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[240 152 152 240 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([0 0 4 4 ],[110 22 22 110 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([241 241 245 245 ],[248 114 114 248 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([241 241 245 245 ],[98 14 14 98 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 240 240 4 4 ],[0 0 262 262 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 240 240 4 4 ],[0 0 262 262 0 ]);\n\n\npatch([44.125 94.7 129.7 164.7 199.7 129.7 79.125 44.125 ],[169.85 169.85 204.85 169.85 204.85 204.85 204.85 169.85 ],[1 1 1 ]);\npatch([79.125 129.7 94.7 44.125 79.125 ],[134.85 134.85 169.85 169.85 134.85 ],[0.931 0.946 0.973 ]);\npatch([44.125 94.7 129.7 79.125 44.125 ],[99.85 99.85 134.85 134.85 99.85 ],[1 1 1 ]);\npatch([79.125 199.7 164.7 129.7 94.7 44.125 79.125 ],[64.85 64.85 99.85 64.85 99.85 99.85 64.85 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tready  ');\ncolor('black');port_label('input',2,'  phase_tready  ');\ncolor('black');port_label('output',1,'  data_tvalid  ');\ncolor('black');port_label('output',2,'  data_tdata_sine  ');\ncolor('black');port_label('output',3,'  data_tdata_cosine  ');\ncolor('black');port_label('output',4,'  phase_tvalid  ');\ncolor('black');port_label('output',5,'  phase_tdata  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Divider Generator 4.0 "
      Ports		      [4, 3]
      Position		      [825, 1081, 920, 1224]
      SourceBlock	      "xbsIndex_r4/Divider Generator 4.0 "
      SourceType	      "Xilinx Divider Generator 4.0 Block"
      infoedit		      "Divider Generator 4.0"
      algorithm_type	      "Radix2"
      remainder_type	      "Remainder"
      fractional_width	      "16"
      clocks_per_division     "1"
      divide_by_zero_detect   off
      flowcontrol	      "NonBlocking"
      optimizegoal	      "Resources"
      latency_configuration   "Automatic"
      latency		      "20"
      dividend_has_tuser      off
      dividend_has_tlast      off
      divisor_has_tuser	      off
      divisor_has_tlast	      off
      aclken		      off
      aresetn		      off
      outtready		      off
      outtlastbehv	      "Null"
      trim_axipin_name	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      dividend_tuser_width    "1"
      divisor_tuser_width     "1"
      operand_sign	      "Signed"
      dividend_and_quotient_width "16"
      divisor_width	      "16"
      ip_name		      "Divider Generator"
      ip_version	      "4.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{'aclken' => 'en','aresetn' => 'rst'}"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex7', 'xc7v1500t', '-2', 'fhg1157'})"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "div_gen_v4_0"
      sg_icon_stat	      "95,143,4,3,white,blue,0,3f82dac1,right,,[2 2 3 3 ],[4 4 4 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[136 77 77 136 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 2 2 ],[66 7 7 66 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([93 93 95 95 ],[130 8 8 130 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 143 143 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 143 143 0 ]);\n\n\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  dividend_tvalid  ');\ncolor('black');port_label('input',2,'  dividend_tdata_dividend  ');\ncolor('black');port_label('input',3,'  divisor_tvalid  ');\ncolor('black');port_label('input',4,'  divisor_tdata_divisor  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata_quotient  ');\ncolor('black');port_label('output',3,'  dout_tdata_remainder  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "FIR Compiler 6.2 "
      Ports		      [1, 3]
      Position		      [1095, 1047, 1335, 1253]
      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
      SourceType	      "Xilinx FIR Compiler 6.2 Block"
      coefficientvector	      "[6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6]"
      coefficient_sets	      "1"
      filter_type	      "Single_Rate"
      rate_change_type	      "Integer"
      interpolation_rate      "1"
      decimation_rate	      "1"
      number_channels	      "1"
      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the input sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Period : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate propagation."
      ratespecification	      "Maximum_Possible"
      sampleperiod	      "1"
      hardwareoversamplingrate "1"
      filter_architecture     "Systolic_Multiply_Accumulate"
      coefficient_reload      off
      coefficient_sign	      "Signed"
      quantization	      "Integer_Coefficients"
      coefficient_width	      "16"
      bestprecision	      on
      coefficient_fractional_bits "0"
      coefficient_structure   "Inferred"
      number_paths	      "1"
      output_rounding_mode    "Full_Precision"
      output_width	      "24"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      optimization_goal	      "Area"
      data_has_tlast	      "Not_Required"
      m_data_has_tready	      off
      s_data_has_fifo	      off
      s_data_has_tuser	      "Not_Required"
      m_data_has_tuser	      "Not_Required"
      s_config_sync_mode      "On_Vector"
      s_config_method	      "Single"
      num_reload_slots	      "1"
      has_aclken	      off
      has_aresetn	      off
      multi_column_support    "Disabled"
      columnconfig	      "'1'"
      inter_column_pipe_length "4"
      data_buffer_type	      "Automatic"
      coefficient_buffer_type "Automatic"
      input_buffer_type	      "Automatic"
      output_buffer_type      "Automatic"
      preference_for_other_storage "Automatic"
      trim_axipin_name	      on
      passband_min	      "0.0"
      passband_max	      "0.5"
      stopband_min	      "0.5"
      stopband_max	      "1.0"
      filter_selection	      "1"
      gui_behaviour	      "Sysgen_GUI"
      data_sign		      "Signed"
      data_width	      "16"
      data_fractional_bits    "0"
      wrapper_available	      "true"
      ip_wrap_arbitrary_binary_point "true"
      ip_name		      "FIR Compiler"
      ip_version	      "6.2"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_xco_need_fpga_part	"true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      run_core_at_system_period	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      structural_sim	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fir_compiler_v6_2"
      sg_icon_stat	      "240,206,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[172 34 34 172 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[197 149 149 197 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[127 9 9 127 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 235 235 4 4 ],[0 0 206 206 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 235 235 4 4 ],[0 0 206 206 0 ]);\n\n\npatch([55.475 97.38 126.38 155.38 184.38 126.38 84.475 55.475 ],[135.19 135.19 164.19 135.19 164.19 164.19 164.19 135.19 ],[1 1 1 ]);\npatch([84.475 126.38 97.38 55.475 84.475 ],[106.19 106.19 135.19 135.19 106.19 ],[0.931 0.946 0.973 ]);\npatch([55.475 97.38 126.38 84.475 55.475 ],[77.19 77.19 106.19 106.19 77.19 ],[1 1 1 ]);\npatch([84.475 184.38 155.38 126.38 97.38 55.475 84.475 ],[48.19 48.19 77.19 48.19 77.19 77.19 48.19 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "FIR Compiler 6.3 "
      Ports		      [1, 3]
      Position		      [60, 1822, 300, 2028]
      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.3 "
      SourceType	      "Xilinx FIR Compiler 6.3 Block"
      coefficientvector	      "[6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6]"
      coefficient_sets	      "1"
      coefficient_reload      off
      filter_type	      "Single_Rate"
      rate_change_type	      "Integer"
      interpolation_rate      "1"
      decimation_rate	      "1"
      zero_pack_factor	      "1"
      channel_sequence	      "Basic"
      number_channels	      "1"
      pattern_list	      "'P4-0,P4-1,P4-2,P4-3,P4-4'"
      number_paths	      "1"
      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the input sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Period : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate propagation."
      ratespecification	      "Maximum_Possible"
      sampleperiod	      "1"
      hardwareoversamplingrate "1"
      coefficient_sign	      "Signed"
      quantization	      "Integer_Coefficients"
      coefficient_width	      "16"
      bestprecision	      on
      coefficient_fractional_bits "0"
      coefficient_structure   "Inferred"
      output_rounding_mode    "Full_Precision"
      output_width	      "24"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      filter_architecture     "Systolic_Multiply_Accumulate"
      optimization_goal	      "Area"
      data_buffer_type	      "Automatic"
      coefficient_buffer_type "Automatic"
      input_buffer_type	      "Automatic"
      output_buffer_type      "Automatic"
      preference_for_other_storage "Automatic"
      multi_column_support    "Automatic"
      columnconfig	      "'1'"
      inter_column_pipe_length "4"
      data_has_tlast	      "Not_Required"
      m_data_has_tready	      off
      s_data_has_fifo	      off
      s_data_has_tuser	      "Not_Required"
      m_data_has_tuser	      "Not_Required"
      s_config_sync_mode      "On_Vector"
      s_config_method	      "Single"
      num_reload_slots	      "1"
      has_aclken	      off
      has_aresetn	      off
      infoeditControl	      "ARESETn must be asserted for a minmum of 2 cycles"
      trim_axipin_name	      on
      passband_min	      "0.0"
      passband_max	      "0.5"
      stopband_min	      "0.5"
      stopband_max	      "1.0"
      filter_selection	      "1"
      gui_behaviour	      "Sysgen_GUI"
      data_sign		      "Signed"
      data_width	      "16"
      data_fractional_bits    "0"
      data_tuser_width	      "1"
      wrapper_available	      "true"
      ip_wrap_arbitrary_binary_point "true"
      simulation_type	      "external_xfix"
      simulation_model	      "firv6_3_CModel:firv6_3_cmodel"
      ip_name		      "FIR Compiler"
      ip_version	      "6.3"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_xco_need_fpga_part	"true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      run_core_at_system_period	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fir_compiler_v6_3"
      sg_icon_stat	      "240,206,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[172 34 34 172 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[197 149 149 197 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[127 9 9 127 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 235 235 4 4 ],[0 0 206 206 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 235 235 4 4 ],[0 0 206 206 0 ]);\n\n\npatch([55.475 97.38 126.38 155.38 184.38 126.38 84.475 55.475 ],[135.19 135.19 164.19 135.19 164.19 164.19 164.19 135.19 ],[1 1 1 ]);\npatch([84.475 126.38 97.38 55.475 84.475 ],[106.19 106.19 135.19 135.19 106.19 ],[0.931 0.946 0.973 ]);\npatch([55.475 97.38 126.38 84.475 55.475 ],[77.19 77.19 106.19 106.19 77.19 ],[1 1 1 ]);\npatch([84.475 184.38 155.38 126.38 97.38 55.475 84.475 ],[48.19 48.19 77.19 48.19 77.19 77.19 48.19 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Fast Fourier Transform 8.0 "
      Ports		      [8, 12]
      Position		      [415, 1800, 640, 2050]
      SourceBlock	      "xbsIndex_r4/Fast Fourier Transform 8.0 "
      SourceType	      "Xilinx Fast Fourier Transform 8.0  Block"
      transform_length	      "1024"
      target_clock_frequency  "250"
      target_data_throughput  "50"
      implementation_options  "pipelined_streaming_io"
      run_time_configurable_transform_length off
      phase_factor_width      "16"
      scaling_options	      "scaled"
      rounding_modes	      "truncation"
      aclken		      off
      aresetn		      off
      cyclic_prefix_insertion off
      output_ordering	      "bit_reversed_order"
      throttle_scheme	      "nonrealtime"
      xk_index		      off
      ovflo		      off
      trim_axipin_name	      on
      memory_options_data     "block_ram"
      memory_options_phase_factors "block_ram"
      number_of_stages_using_block_ram_for_data_and_phase_factors "1"
      memory_options_reorder  "block_ram"
      memory_options_hybrid   off
      complex_mult_type	      "use_mults_resources"
      butterfly_type	      "use_luts"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      channels		      "1"
      input_ordering	      "natural_order"
      input_width	      "16"
      simulation_model	      "fftv8_CModel:fftv8_cmodel"
      ip_name		      "Fast Fourier Transform"
      ip_version	      "8.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "xfft_v8_0"
      sg_icon_stat	      "225,250,8,12,white,blue,0,007d4553,right,,[2 2 2 3 3 3 3 4 ],[2 3 4 4 4 4 1 1 1 1 1 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[241 159 159 241 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 4 4 ],[151 39 39 151 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([0 0 4 4 ],[31 9 9 31 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([221 221 225 225 ],[242 228 228 242 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([221 221 225 225 ],[222 208 208 222 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([221 221 225 225 ],[202 128 128 202 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([221 221 225 225 ],[122 8 8 122 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\npatch([4 220 220 4 4 ],[0 0 250 250 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 220 220 4 4 ],[0 0 250 250 0 ]);\n\n\npatch([40.8 87.04 119.04 151.04 183.04 119.04 72.8 40.8 ],[160.52 160.52 192.52 160.52 192.52 192.52 192.52 160.52 ],[1 1 1 ]);\npatch([72.8 119.04 87.04 40.8 72.8 ],[128.52 128.52 160.52 160.52 128.52 ],[0.931 0.946 0.973 ]);\npatch([40.8 87.04 119.04 72.8 40.8 ],[96.52 96.52 128.52 128.52 96.52 ],[1 1 1 ]);\npatch([72.8 183.04 151.04 119.04 87.04 40.8 72.8 ],[64.52 64.52 96.52 64.52 96.52 96.52 64.52 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  config_tdata_scale_sch  ');\ncolor('black');port_label('input',2,'  config_tdata_fwd_inv  ');\ncolor('black');port_label('input',3,'  config_tvalid  ');\ncolor('black');port_label('input',4,'  data_tdata_xn_im  ');\ncolor('black');port_label('input',5,'  data_tdata_xn_re  ');\ncolor('black');port_label('input',6,'  data_tvalid  ');\ncolor('black');port_label('input',7,'  data_tlast  ');\ncolor('black');port_label('input',8,'  data_tready  ');\ncolor('black');port_label('output',1,'  config_tready  ');\ncolor('black');port_label('output',2,'  data_tready  ');\ncolor('black');port_label('output',3,'  data_tdata_xk_im  ');\ncolor('black');port_label('output',4,'  data_tdata_xk_re  ');\ncolor('black');port_label('output',5,'  data_tvalid  ');\ncolor('black');port_label('output',6,'  data_tlast  ');\ncolor('black');port_label('output',7,'  event_frame_started  ');\ncolor('black');port_label('output',8,'  event_tlast_unexpected  ');\ncolor('black');port_label('output',9,'  event_tlast_missing  ');\ncolor('black');port_label('output',10,'  event_data_in_channel_halt  ');\ncolor('black');port_label('output',11,'  event_status_channel_halt  ');\ncolor('black');port_label('output',12,'  event_data_out_channel_halt  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Interleaver/De-interleaver 7.0 "
      Ports		      [3, 5]
      Position		      [765, 1824, 980, 2026]
      SourceBlock	      "xbsIndex_r4/Interleaver//De-interleaver 7.0 "
      SourceType	      "Xilinx Interleaver De-interleaver 7.0  Block"
      infoedit		      "Forney Information : The Forney type is composed of a user-defined number of delay-line shift registers. The length of each of the delay-line shift registers can be specified using a COE file, or by setting the difference in the length of consecutive delay line shift registers to a fixed, user-defined value. <br> Rectangular Information : The Rectangular Block type is composed of a rectangular array of memory elements, where the number of rows and columns in the array is user-defined. The number of rows and columns can be constant or run-time configurable. The elements are written to row-wise, and read out column-wise, or vice versa, depending on which mode is selected. This type supports user-defined inter-row and inter-column permutations. It also supports pruning - cases where the block size is less than the product of the number of rows and columns. "
      memory_style	      "automatic"
      symbol_width	      "1"
      sid_type		      "forney"
      mode		      "interleaver"
      external_memory_latency "0"
      symbol_memory	      "internal"
      number_of_branches      "16"
      architecture	      "rom_based"
      number_of_configurations "1"
      branch_length_type      "constant_difference_between_consecutive_branches"
      branch_length_constant  "1"
      branch_length_coe_file_name "'no_coe_file_loaded'"
      number_of_rows_constant_value "15"
      row_port_width	      "4"
      minimum_rows	      "15"
      number_of_rows_selectable_value "4"
      number_of_rows	      "constant"
      number_of_columns_constant_value "15"
      col_port_width	      "4"
      minimum_columns	      "15"
      number_of_columns_selectable_value "4"
      number_of_columns	      "constant"
      row_permutations	      "none"
      column_permutations     "none"
      coe_file		      "'no_coe_file_loaded'"
      block_size_constant_value	"225"
      block_size_port_width   "8"
      block_size_type	      "rows_columns"
      has_aclken	      off
      has_aresetn	      off
      infoeditControl	      "ARESETn must be asserted for a minmum of 2 cycles"
      has_col_valid	      off
      has_col_sel_valid	      off
      has_row_valid	      off
      has_row_sel_valid	      off
      has_block_size_valid    off
      has_dout_tready	      off
      has_fdo		      off
      has_rdy		      off
      has_block_start	      off
      has_block_end	      off
      pipelining	      "maximum"
      trim_axipin_name	      on
      ip_name		      "Interleaver/De-interleaver"
      ip_version	      "7.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
      structural_sim	      "false"
      ipcore_verbose	      "false"
      ipcore_do_not_force_period "true"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sid_v7_0"
      sg_icon_stat	      "215,202,3,5,white,green,0,457d4ab3,right,,[2 2 2 ],[2 3 3 3 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[188 14 14 188 ],[5.133333e-001 5.933333e-001 5.000000e-001 ]);\npatch([211 211 215 215 ],[195 167 167 195 ],[5.133333e-001 5.933333e-001 5.000000e-001 ]);\npatch([211 211 215 215 ],[155 47 47 155 ],[3.066667e-001 3.466667e-001 3.000000e-001 ]);\npatch([211 211 215 215 ],[35 7 7 35 ],[7.200000e-001 8.400000e-001 7.000000e-001 ]);\npatch([4 210 210 4 4 ],[0 0 202 202 0 ],[7.200000e-001 8.400000e-001 7.000000e-001 ]);\nplot([4 210 210 4 4 ],[0 0 202 202 0 ]);\n\n\npatch([44.7 85.16 113.16 141.16 169.16 113.16 72.7 44.7 ],[132.08 132.08 160.08 132.08 160.08 160.08 160.08 132.08 ],[1 1 1 ]);\npatch([72.7 113.16 85.16 44.7 72.7 ],[104.08 104.08 132.08 132.08 104.08 ],[0.916 0.952 0.91 ]);\npatch([44.7 85.16 113.16 72.7 44.7 ],[76.08 76.08 104.08 104.08 76.08 ],[1 1 1 ]);\npatch([72.7 169.16 141.16 113.16 85.16 44.7 72.7 ],[48.08 48.08 76.08 48.08 76.08 76.08 48.08 ],[0.916 0.952 0.91 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tvalid  ');\ncolor('black');port_label('input',2,'  data_tdata_din  ');\ncolor('black');port_label('input',3,'  data_tlast  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata_dout  ');\ncolor('black');port_label('output',4,'  data_tlast  ');\ncolor('black');port_label('output',5,'  event_tlast_unexpected  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Reed-Solomon Decoder 8.0 "
      Ports		      [5, 11]
      Position		      [1170, 1854, 1265, 1996]
      SourceBlock	      "xbsIndex_r4/Reed-Solomon Decoder 8.0 "
      SourceType	      "Xilinx Reed-Solomon Decoder 8.0  Block"
      code_specification      "Custom"
      symbol_width	      "8"
      field_polynomial	      "0"
      scaling_factor	      "1"
      generator_start	      "0"
      variable_block_length   off
      symbols_per_block	      "255"
      data_symbols	      "239"
      variable_number_of_check_symbols off
      define_supported_r_in_values off
      number_of_supported_r_in_values "2"
      supported_r_in_definition_file "'no_coe_file_loaded'"
      self_recovering	      off
      memory_style	      "Automatic"
      number_of_channels      "1"
      output_check_symbols    on
      number_of_puncture_patterns "0"
      puncture_definition_file "'no_coe_file_loaded'"
      aclken		      off
      info		      off
      aresetn		      off
      original_delayed_data   off
      erase		      off
      error_statistics	      off
      marker_bits	      off
      number_of_marker_bits   "1"
      trim_axipin_name	      on
      ip_name		      "Reed-Solomon Decoder"
      ip_version	      "8.0"
      dsptool_ready	      "false"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
      structural_sim	      "true"
      ipcore_do_not_force_period "true"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "rs_decoder_v8_0"
      sg_icon_stat	      "95,142,5,11,white,green,0,b04947a5,right,,[2 2 2 3 4 ],[2 3 3 3 4 4 4 4 1 1 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[142 60 60 142 ],[5.650000e-001 6.550000e-001 5.500000e-001 ]);\npatch([0 0 2 2 ],[52 30 30 52 ],[4.100000e-001 4.700000e-001 4.000000e-001 ]);\npatch([0 0 2 2 ],[22 0 0 22 ],[2.550000e-001 2.850000e-001 2.500000e-001 ]);\npatch([93 93 95 95 ],[125 117 117 125 ],[5.650000e-001 6.550000e-001 5.500000e-001 ]);\npatch([93 93 95 95 ],[115 87 87 115 ],[4.100000e-001 4.700000e-001 4.000000e-001 ]);\npatch([93 93 95 95 ],[85 47 47 85 ],[2.550000e-001 2.850000e-001 2.500000e-001 ]);\npatch([93 93 95 95 ],[45 17 17 45 ],[7.200000e-001 8.400000e-001 7.000000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 142 142 0 ],[7.200000e-001 8.400000e-001 7.000000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 142 142 0 ]);\n\n\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.916 0.952 0.91 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.916 0.952 0.91 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  input_tvalid  ');\ncolor('black');port_label('input',2,'  input_tdata_data_in  ');\ncolor('black');port_label('input',3,'  input_tlast  ');\ncolor('black');port_label('input',4,'  output_tready  ');\ncolor('black');port_label('input',5,'  stat_tready  ');\ncolor('black');port_label('output',1,'  input_tready  ');\ncolor('black');port_label('output',2,'  output_tvalid  ');\ncolor('black');port_label('output',3,'  output_tdata_data_out  ');\ncolor('black');port_label('output',4,'  output_tlast  ');\ncolor('black');port_label('output',5,'  stat_tvalid  ');\ncolor('black');port_label('output',6,'  stat_tdata_err_cnt  ');\ncolor('black');port_label('output',7,'  stat_tdata_err_found  ');\ncolor('black');port_label('output',8,'  stat_tdata_fail  ');\ncolor('black');port_label('output',9,'  event_s_input_tlast_missing  ');\ncolor('black');port_label('output',10,'  event_s_input_tlast_unexpected  ');\ncolor('black');port_label('output',11,'  event_s_ctrl_tdata_invalid  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Reed-Solomon Encoder 8.0 "
      Ports		      [3, 6]
      Position		      [75, 2586, 290, 2809]
      SourceBlock	      "xbsIndex_r4/Reed-Solomon Encoder 8.0 "
      SourceType	      "Xilinx Reed-Solomon Encoder 8.0  Block"
      code_specification      "Custom"
      variable_number_of_check_symbols off
      variable_block_length   off
      symbol_width	      "8"
      field_polynomial	      "0"
      scaling_factor	      "1"
      generator_start	      "0"
      symbol_per_block	      "255"
      data_symbols	      "239"
      check_symbol_generator  "Fixed_Architecture"
      memory_style	      "Automatic"
      number_of_channels      "1"
      aclken		      off
      output_has_tready	      off
      aresetn		      off
      info		      off
      marker_bits	      off
      number_of_marker_bits   "1"
      trim_axipin_name	      on
      ip_name		      "Reed-Solomon Encoder"
      ip_version	      "8.0"
      dsptool_ready	      "false"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
      structural_sim	      "false"
      ipcore_do_not_force_period "true"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "rs_encoder_v8_0"
      sg_icon_stat	      "215,223,3,6,white,green,0,414e65fd,right,,[2 2 2 ],[2 3 3 3 1 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[210 8 8 210 ],[5.133333e-001 5.933333e-001 5.000000e-001 ]);\npatch([211 211 215 215 ],[211 187 187 211 ],[5.133333e-001 5.933333e-001 5.000000e-001 ]);\npatch([211 211 215 215 ],[176 82 82 176 ],[3.066667e-001 3.466667e-001 3.000000e-001 ]);\npatch([211 211 215 215 ],[71 12 12 71 ],[7.200000e-001 8.400000e-001 7.000000e-001 ]);\npatch([4 210 210 4 4 ],[0 0 223 223 0 ],[7.200000e-001 8.400000e-001 7.000000e-001 ]);\nplot([4 210 210 4 4 ],[0 0 223 223 0 ]);\n\n\npatch([40.25 83.6 113.6 143.6 173.6 113.6 70.25 40.25 ],[144.3 144.3 174.3 144.3 174.3 174.3 174.3 144.3 ],[1 1 1 ]);\npatch([70.25 113.6 83.6 40.25 70.25 ],[114.3 114.3 144.3 144.3 114.3 ],[0.916 0.952 0.91 ]);\npatch([40.25 83.6 113.6 70.25 40.25 ],[84.3 84.3 114.3 114.3 84.3 ],[1 1 1 ]);\npatch([70.25 173.6 143.6 113.6 83.6 40.25 70.25 ],[54.3 54.3 84.3 54.3 84.3 84.3 54.3 ],[0.916 0.952 0.91 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  input_tvalid  ');\ncolor('black');port_label('input',2,'  input_tdata_data_in  ');\ncolor('black');port_label('input',3,'  input_tlast  ');\ncolor('black');port_label('output',1,'  input_tready  ');\ncolor('black');port_label('output',2,'  output_tvalid  ');\ncolor('black');port_label('output',3,'  output_tdata_data_out  ');\ncolor('black');port_label('output',4,'  output_tlast  ');\ncolor('black');port_label('output',5,'  event_s_input_tlast_missing  ');\ncolor('black');port_label('output',6,'  event_s_input_tlast_unexpected  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "VDMA Interface 4.0 "
      Ports		      [14, 19]
      Position		      [360, 2328, 695, 3072]
      SourceBlock	      "xbsIndex_r4/VDMA Interface 4.0 "
      SourceType	      "Xilinx VDMA Interface Block"
      infoedit		      "This is a bit-accurate simulation model for multiple AXI VDMA external memory interfaces.  Netlisting will generate the port interface that can be attached to the VDMA IP.  This block is currently in beta."
      c_mem_size	      "64MB"
      c_number_of_vdma_if     "1"
      c_stream_if_configuration_1 "Master/Slave"
      c_no_of_frames_1	      "3"
      c_use_fsync_1	      off
      c_flush_on_fsync_1      off
      c_use_sg_engine_1	      off
      c_video_prm_read_1      on
      c_m_axis_mm2s_data_width_1 "32"
      c_mm2s_linebuffer_depth_1	"0"
      c_mm2s_linebuffer_threshold_1 "1"
      c_s_axis_s2mm_data_width_1 "32"
      c_s2mm_linebuffer_depth_1	"0"
      c_s2mm_linebuffer_threshold_1 "1"
      c_stream_if_configuration_2 "Master/Slave"
      c_no_of_frames_2	      "3"
      c_use_fsync_2	      off
      c_flush_on_fsync_2      off
      c_use_sg_engine_2	      off
      c_video_prm_read_2      on
      c_m_axis_mm2s_data_width_2 "32"
      c_mm2s_linebuffer_depth_2	"0"
      c_mm2s_linebuffer_threshold_2 "1"
      c_s_axis_s2mm_data_width_2 "32"
      c_s2mm_linebuffer_depth_2	"0"
      c_s2mm_linebuffer_threshold_2 "1"
      c_stream_if_configuration_3 "Master/Slave"
      c_no_of_frames_3	      "3"
      c_use_fsync_3	      off
      c_flush_on_fsync_3      off
      c_use_sg_engine_3	      off
      c_video_prm_read_3      on
      c_m_axis_mm2s_data_width_3 "32"
      c_mm2s_linebuffer_depth_3	"0"
      c_mm2s_linebuffer_threshold_3 "1"
      c_s_axis_s2mm_data_width_3 "32"
      c_s2mm_linebuffer_depth_3	"0"
      c_s2mm_linebuffer_threshold_3 "1"
      c_stream_if_configuration_4 "Master/Slave"
      c_no_of_frames_4	      "3"
      c_use_fsync_4	      off
      c_flush_on_fsync_4      off
      c_use_sg_engine_4	      off
      c_video_prm_read_4      on
      c_m_axis_mm2s_data_width_4 "32"
      c_mm2s_linebuffer_depth_4	"0"
      c_mm2s_linebuffer_threshold_4 "1"
      c_s_axis_s2mm_data_width_4 "32"
      c_s2mm_linebuffer_depth_4	"0"
      c_s2mm_linebuffer_threshold_4 "1"
      simulation_model	      "'emi:EMIModel'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "vdma"
      sg_icon_stat	      "335,744,14,19,white,yellow,0,358287e6,right,,[2 2 2 2 2 2 2 2 3 3 3 3 4 1 ],[2 2 2 2 2 2 2 2 3 4 4 4 4 1 1 1 1 1 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 5 5 ],[744 323 323 744 ],[7.375000e-001 7.225000e-001 5.125000e-001 ]);\npatch([0 0 5 5 ],[306 103 103 306 ],[5.250000e-001 5.150000e-001 3.750000e-001 ]);\npatch([0 0 5 5 ],[86 48 48 86 ],[3.125000e-001 3.075000e-001 2.375000e-001 ]);\npatch([0 0 5 5 ],[31 -7 -7 31 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\npatch([330 330 335 335 ],[744 438 438 744 ],[7.375000e-001 7.225000e-001 5.125000e-001 ]);\npatch([330 330 335 335 ],[426 398 398 426 ],[5.250000e-001 5.150000e-001 3.750000e-001 ]);\npatch([330 330 335 335 ],[386 238 238 386 ],[3.125000e-001 3.075000e-001 2.375000e-001 ]);\npatch([330 330 335 335 ],[226 -2 -2 226 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\npatch([5 329 329 5 5 ],[0 0 744 744 0 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\nplot([5 329 329 5 5 ],[0 0 744 744 0 ]);\n\n\npatch([62.425 130.34 177.34 224.34 271.34 177.34 109.425 62.425 ],[424.17 424.17 471.17 424.17 471.17 471.17 471.17 424.17 ],[1 1 1 ]);\npatch([109.425 177.34 130.34 62.425 109.425 ],[377.17 377.17 424.17 424.17 377.17 ],[0.985 0.979 0.895 ]);\npatch([62.425 130.34 177.34 109.425 62.425 ],[330.17 330.17 377.17 377.17 330.17 ],[1 1 1 ]);\npatch([109.425 271.34 224.34 177.34 130.34 62.425 109.425 ],[283.17 283.17 330.17 283.17 330.17 330.17 283.17 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  vdma_1_s_axi_lite_awvalid  ');\ncolor('black');port_label('input',2,'  vdma_1_s_axi_lite_awaddr  ');\ncolor('black');port_label('input',3,'  vdma_1_s_axi_lite_wvalid  ');\ncolor('black');port_label('input',4,'  vdma_1_s_axi_lite_wdata  ');\ncolor('black');port_label('input',5,'  vdma_1_s_axi_lite_bready  ');\ncolor('black');port_label('input',6,'  vdma_1_s_axi_lite_arvalid  ');\ncolor('black');port_label('input',7,'  vdma_1_s_axi_lite_araddr  ');\ncolor('black');port_label('input',8,'  vdma_1_s_axi_lite_rready  ');\ncolor('black');port_label('input',9,'  vdma_1_s_axis_s2mm_tdata  ');\ncolor('black');port_label('input',10,'  vdma_1_s_axis_s2mm_tkeep  ');\ncolor('black');port_label('input',11,'  vdma_1_s_axis_s2mm_tvalid  ');\ncolor('black');port_label('input',12,'  vdma_1_s_axis_s2mm_tlast  ');\ncolor('black');port_label('input',13,'  vdma_1_m_axis_mm2s_tready  ');\ncolor('black');port_label('input',14,'  vdma_1_axi_resetn  ');\ncolor('black');port_label('output',1,'  vdma_1_s_axi_lite_awready  ');\ncolor('black');port_label('output',2,'  vdma_1_s_axi_lite_wready  ');\ncolor('black');port_label('output',3,'  vdma_1_s_axi_lite_bresp  ');\ncolor('black');port_label('output',4,'  vdma_1_s_axi_lite_bvalid  ');\ncolor('black');port_label('output',5,'  vdma_1_s_axi_lite_arready  ');\ncolor('black');port_label('output',6,'  vdma_1_s_axi_lite_rvalid  ');\ncolor('black');port_label('output',7,'  vdma_1_s_axi_lite_rdata  ');\ncolor('black');port_label('output',8,'  vdma_1_s_axi_lite_rresp  ');\ncolor('black');port_label('output',9,'  vdma_1_s_axis_s2mm_tready  ');\ncolor('black');port_label('output',10,'  vdma_1_m_axis_mm2s_tdata  ');\ncolor('black');port_label('output',11,'  vdma_1_m_axis_mm2s_tkeep  ');\ncolor('black');port_label('output',12,'  vdma_1_m_axis_mm2s_tvalid  ');\ncolor('black');port_label('output',13,'  vdma_1_m_axis_mm2s_tlast  ');\ncolor('black');port_label('output',14,'  vdma_1_mm2s_introut  ');\ncolor('black');port_label('output',15,'  vdma_1_mm2s_fsync_out  ');\ncolor('black');port_label('output',16,'  vdma_1_mm2s_prmtr_update  ');\ncolor('black');port_label('output',17,'  vdma_1_s2mm_introut  ');\ncolor('black');port_label('output',18,'  vdma_1_s2mm_fsync_out  ');\ncolor('black');port_label('output',19,'  vdma_1_s2mm_prmtr_update  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "VDMA Interface 5.0 "
      Ports		      [15, 20]
      Position		      [705, 2326, 1040, 3069]
      SourceBlock	      "xbsIndex_r4/VDMA Interface 5.0 "
      SourceType	      "Xilinx VDMA Interface 5.0 Block"
      infoedit		      "This is a bit-accurate simulation model for multiple AXI VDMA external memory interfaces.  Netlisting will generate the port interface that can be attached to the VDMA IP.  This block is currently in beta."
      c_mem_size	      "64MB"
      c_number_of_vdma_if     "1"
      c_stream_if_configuration_1 "Master/Slave"
      c_no_of_frames_1	      "3"
      c_use_fsync_1	      off
      c_flush_on_fsync_1      off
      c_use_sg_engine_1	      off
      c_video_prm_read_1      on
      c_m_axis_mm2s_data_width_1 "32"
      c_m_axis_mm2s_frame_sync_tuser_1 off
      c_mm2s_linebuffer_depth_1	"0"
      c_mm2s_linebuffer_threshold_1 "1"
      c_s_axis_s2mm_data_width_1 "32"
      c_s_axis_s2mm_frame_sync_tuser_1 off
      c_s2mm_linebuffer_depth_1	"0"
      c_s2mm_linebuffer_threshold_1 "1"
      c_stream_if_configuration_2 "Master/Slave"
      c_no_of_frames_2	      "3"
      c_use_fsync_2	      off
      c_flush_on_fsync_2      off
      c_use_sg_engine_2	      off
      c_video_prm_read_2      on
      c_m_axis_mm2s_data_width_2 "32"
      c_m_axis_mm2s_frame_sync_tuser_2 off
      c_mm2s_linebuffer_depth_2	"0"
      c_mm2s_linebuffer_threshold_2 "1"
      c_s_axis_s2mm_data_width_2 "32"
      c_s_axis_s2mm_frame_sync_tuser_2 off
      c_s2mm_linebuffer_depth_2	"0"
      c_s2mm_linebuffer_threshold_2 "1"
      c_stream_if_configuration_3 "Master/Slave"
      c_no_of_frames_3	      "3"
      c_use_fsync_3	      off
      c_flush_on_fsync_3      off
      c_use_sg_engine_3	      off
      c_video_prm_read_3      on
      c_m_axis_mm2s_data_width_3 "32"
      c_m_axis_mm2s_frame_sync_tuser_3 off
      c_mm2s_linebuffer_depth_3	"0"
      c_mm2s_linebuffer_threshold_3 "1"
      c_s_axis_s2mm_data_width_3 "32"
      c_s_axis_s2mm_frame_sync_tuser_3 off
      c_s2mm_linebuffer_depth_3	"0"
      c_s2mm_linebuffer_threshold_3 "1"
      c_stream_if_configuration_4 "Master/Slave"
      c_no_of_frames_4	      "3"
      c_use_fsync_4	      off
      c_flush_on_fsync_4      off
      c_use_sg_engine_4	      off
      c_video_prm_read_4      on
      c_m_axis_mm2s_data_width_4 "32"
      c_m_axis_mm2s_frame_sync_tuser_4 off
      c_mm2s_linebuffer_depth_4	"0"
      c_mm2s_linebuffer_threshold_4 "1"
      c_s_axis_s2mm_data_width_4 "32"
      c_s_axis_s2mm_frame_sync_tuser_4 off
      c_s2mm_linebuffer_depth_4	"0"
      c_s2mm_linebuffer_threshold_4 "1"
      simulation_model	      "'emi_v5_0:EMI_v5_0_Model'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "vdma"
      sg_icon_stat	      "335,743,15,20,white,yellow,0,c94a9c3c,right,,[2 2 2 2 2 2 2 2 3 3 3 3 3 4 1 ],[2 2 2 2 2 2 2 2 3 4 4 4 4 4 1 1 1 1 1 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 5 5 ],[736 352 352 736 ],[7.375000e-001 7.225000e-001 5.125000e-001 ]);\npatch([0 0 5 5 ],[336 102 102 336 ],[5.250000e-001 5.150000e-001 3.750000e-001 ]);\npatch([0 0 5 5 ],[86 52 52 86 ],[3.125000e-001 3.075000e-001 2.375000e-001 ]);\npatch([0 0 5 5 ],[36 2 2 36 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\npatch([330 330 335 335 ],[716 447 447 716 ],[7.375000e-001 7.225000e-001 5.125000e-001 ]);\npatch([330 330 335 335 ],[436 412 412 436 ],[5.250000e-001 5.150000e-001 3.750000e-001 ]);\npatch([330 330 335 335 ],[401 237 237 401 ],[3.125000e-001 3.075000e-001 2.375000e-001 ]);\npatch([330 330 335 335 ],[226 27 27 226 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\npatch([5 329 329 5 5 ],[0 0 743 743 0 ],[9.500000e-001 9.300000e-001 6.500000e-001 ]);\nplot([5 329 329 5 5 ],[0 0 743 743 0 ]);\n\n\npatch([62.425 130.34 177.34 224.34 271.34 177.34 109.425 62.425 ],[423.17 423.17 470.17 423.17 470.17 470.17 470.17 423.17 ],[1 1 1 ]);\npatch([109.425 177.34 130.34 62.425 109.425 ],[376.17 376.17 423.17 423.17 376.17 ],[0.985 0.979 0.895 ]);\npatch([62.425 130.34 177.34 109.425 62.425 ],[329.17 329.17 376.17 376.17 329.17 ],[1 1 1 ]);\npatch([109.425 271.34 224.34 177.34 130.34 62.425 109.425 ],[282.17 282.17 329.17 282.17 329.17 329.17 282.17 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  vdma_1_s_axi_lite_awvalid  ');\ncolor('black');port_label('input',2,'  vdma_1_s_axi_lite_awaddr  ');\ncolor('black');port_label('input',3,'  vdma_1_s_axi_lite_wvalid  ');\ncolor('black');port_label('input',4,'  vdma_1_s_axi_lite_wdata  ');\ncolor('black');port_label('input',5,'  vdma_1_s_axi_lite_bready  ');\ncolor('black');port_label('input',6,'  vdma_1_s_axi_lite_arvalid  ');\ncolor('black');port_label('input',7,'  vdma_1_s_axi_lite_araddr  ');\ncolor('black');port_label('input',8,'  vdma_1_s_axi_lite_rready  ');\ncolor('black');port_label('input',9,'  vdma_1_s_axis_s2mm_tdata  ');\ncolor('black');port_label('input',10,'  vdma_1_s_axis_s2mm_tkeep  ');\ncolor('black');port_label('input',11,'  vdma_1_s_axis_s2mm_tvalid  ');\ncolor('black');port_label('input',12,'  vdma_1_s_axis_s2mm_tuser  ');\ncolor('black');port_label('input',13,'  vdma_1_s_axis_s2mm_tlast  ');\ncolor('black');port_label('input',14,'  vdma_1_m_axis_mm2s_tready  ');\ncolor('black');port_label('input',15,'  vdma_1_axi_resetn  ');\ncolor('black');port_label('output',1,'  vdma_1_s_axi_lite_awready  ');\ncolor('black');port_label('output',2,'  vdma_1_s_axi_lite_wready  ');\ncolor('black');port_label('output',3,'  vdma_1_s_axi_lite_bresp  ');\ncolor('black');port_label('output',4,'  vdma_1_s_axi_lite_bvalid  ');\ncolor('black');port_label('output',5,'  vdma_1_s_axi_lite_arready  ');\ncolor('black');port_label('output',6,'  vdma_1_s_axi_lite_rvalid  ');\ncolor('black');port_label('output',7,'  vdma_1_s_axi_lite_rdata  ');\ncolor('black');port_label('output',8,'  vdma_1_s_axi_lite_rresp  ');\ncolor('black');port_label('output',9,'  vdma_1_s_axis_s2mm_tready  ');\ncolor('black');port_label('output',10,'  vdma_1_m_axis_mm2s_tdata  ');\ncolor('black');port_label('output',11,'  vdma_1_m_axis_mm2s_tkeep  ');\ncolor('black');port_label('output',12,'  vdma_1_m_axis_mm2s_tvalid  ');\ncolor('black');port_label('output',13,'  vdma_1_m_axis_mm2s_tuser  ');\ncolor('black');port_label('output',14,'  vdma_1_m_axis_mm2s_tlast  ');\ncolor('black');port_label('output',15,'  vdma_1_mm2s_introut  ');\ncolor('black');port_label('output',16,'  vdma_1_mm2s_fsync_out  ');\ncolor('black');port_label('output',17,'  vdma_1_mm2s_prmtr_update  ');\ncolor('black');port_label('output',18,'  vdma_1_s2mm_introut  ');\ncolor('black');port_label('output',19,'  vdma_1_s2mm_fsync_out  ');\ncolor('black');port_label('output',20,'  vdma_1_s2mm_prmtr_update  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Viterbi Decoder 8.0 "
      Ports		      [7, 6]
      Position		      [1110, 2580, 1325, 2820]
      SourceBlock	      "xbsIndex_r4/Viterbi Decoder 8.0 "
      SourceType	      "Xilinx Viterbi Decoder 8.0  Block"
      channels		      "1"
      viterbi_type	      "Standard"
      reduced_latency	      off
      constraint_length	      "7"
      traceback_length	      "42"
      architecture	      "Parallel"
      best_state	      on
      best_state_width	      "3"
      puncturing	      "None"
      soft_width	      "3"
      coding		      "Soft_Coding"
      data_format	      "Signed_Magnitude"
      output_rate0	      "2"
      convolution_code_0_radix "Binary"
      convolution0_code0      "'1111001'"
      convolution0_code1      "'1011011'"
      convolution0_code2      "'0'"
      convolution0_code3      "'0'"
      convolution0_code4      "'0'"
      convolution0_code5      "'0'"
      convolution0_code6      "'0'"
      output_rate1	      "2"
      convolution_code_1_radix "Binary"
      convolution1_code0      "'1111001'"
      convolution1_code1      "'1011011'"
      convolution1_code2      "'0'"
      convolution1_code3      "'0'"
      convolution1_code4      "'0'"
      convolution1_code5      "'0'"
      convolution1_code6      "'0'"
      ber_symbol_count	      on
      norm		      off
      block_valid	      off
      tready		      on
      aclken		      off
      aresetn		      off
      trim_axipin_name	      on
      ip_name		      "Viterbi Decoder"
      ip_version	      "8.0"
      dsptool_ready	      "false"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
      structural_sim	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "viterbi_v8_0"
      sg_icon_stat	      "215,240,7,6,white,green,0,f50cc4d1,right,,[2 2 2 3 3 4 5 ],[2 3 4 4 5 5 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[237 143 143 237 ],[5.960000e-001 6.920000e-001 5.800000e-001 ]);\npatch([0 0 4 4 ],[132 73 73 132 ],[4.720000e-001 5.440000e-001 4.600000e-001 ]);\npatch([0 0 4 4 ],[62 38 38 62 ],[3.480000e-001 3.960000e-001 3.400000e-001 ]);\npatch([0 0 4 4 ],[27 3 3 27 ],[2.240000e-001 2.480000e-001 2.200000e-001 ]);\npatch([211 211 215 215 ],[234 206 206 234 ],[5.960000e-001 6.920000e-001 5.800000e-001 ]);\npatch([211 211 215 215 ],[194 166 166 194 ],[4.720000e-001 5.440000e-001 4.600000e-001 ]);\npatch([211 211 215 215 ],[154 86 86 154 ],[3.480000e-001 3.960000e-001 3.400000e-001 ]);\npatch([211 211 215 215 ],[74 6 6 74 ],[2.240000e-001 2.480000e-001 2.200000e-001 ]);\npatch([4 210 210 4 4 ],[0 0 240 240 0 ],[7.200000e-001 8.400000e-001 7.000000e-001 ]);\nplot([4 210 210 4 4 ],[0 0 240 240 0 ]);\n\n\npatch([40.25 83.6 113.6 143.6 173.6 113.6 70.25 40.25 ],[153.3 153.3 183.3 153.3 183.3 183.3 183.3 153.3 ],[1 1 1 ]);\npatch([70.25 113.6 83.6 40.25 70.25 ],[123.3 123.3 153.3 153.3 123.3 ],[0.916 0.952 0.91 ]);\npatch([40.25 83.6 113.6 70.25 40.25 ],[93.3 93.3 123.3 123.3 93.3 ],[1 1 1 ]);\npatch([70.25 173.6 143.6 113.6 83.6 40.25 70.25 ],[63.3 63.3 93.3 63.3 93.3 93.3 63.3 ],[0.916 0.952 0.91 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tvalid  ');\ncolor('black');port_label('input',2,'  data_tdata_data_in1  ');\ncolor('black');port_label('input',3,'  data_tdata_data_in0  ');\ncolor('black');port_label('input',4,'  dstat_tvalid  ');\ncolor('black');port_label('input',5,'  dstat_tdata_ber_range  ');\ncolor('black');port_label('input',6,'  data_tready  ');\ncolor('black');port_label('input',7,'  dstat_tready  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  dstat_tready  ');\ncolor('black');port_label('output',3,'  data_tvalid  ');\ncolor('black');port_label('output',4,'  data_tdata_data  ');\ncolor('black');port_label('output',5,'  dstat_tvalid  ');\ncolor('black');port_label('output',6,'  dstat_tdata_ber  ');\nfprintf('','COMMENT: end icon text');"
    }
  }
}
