$date
	Sun Apr 13 15:41:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! pd_detected $end
$var wire 1 " ocpd_detected $end
$var parameter 32 # n $end
$var parameter 16 $ seq_a $end
$var parameter 16 % seq_one_cycle_pulse $end
$var parameter 16 & seq_posedge $end
$var reg 1 ' a $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$scope module ocpd $end
$var wire 1 ' a $end
$var wire 1 ( clk $end
$var wire 1 " detected $end
$var wire 1 ) rst $end
$var reg 1 * a_r1 $end
$var reg 1 + a_r2 $end
$upscope $end
$scope module pd $end
$var wire 1 ' a $end
$var wire 1 ( clk $end
$var wire 1 ! detected $end
$var wire 1 ) rst $end
$var reg 1 , a_r $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000001001000100 &
b10001000 %
b1000111001000100 $
b10000 #
$end
#0
$dumpvars
b0 -
x,
x+
x*
x)
0(
x'
x"
x!
$end
#500
1(
#1000
0(
#1500
1)
1(
#2000
0(
#2500
0"
0,
0+
0*
1(
#3000
0(
#3500
0!
0'
0)
1(
#4000
0(
#4500
b1 -
1(
#5000
0(
#5500
1!
1'
b10 -
1(
#6000
0(
#6500
1"
0!
1,
1*
0'
b11 -
1(
#7000
0(
#7500
0"
1+
0*
0,
b100 -
1(
#8000
0(
#8500
0+
b101 -
1(
#9000
0(
#9500
1!
1'
b110 -
1(
#10000
0(
#10500
1"
0!
1,
1*
0'
b111 -
1(
#11000
0(
#11500
0"
1+
0*
0,
b1000 -
1(
#12000
0(
#12500
1!
0+
1'
b1001 -
1(
#13000
0(
#13500
0!
1*
1,
b1010 -
1(
#14000
0(
#14500
1+
b1011 -
1(
#15000
0(
#15500
0'
b1100 -
1(
#16000
0(
#16500
0,
0*
b1101 -
1(
#17000
0(
#17500
0+
b1110 -
1(
#18000
0(
#18500
1!
1'
b1111 -
1(
#19000
0(
#19500
0!
1*
1,
b10000 -
1(
