
Sensor_Capturing_via_Microcontrollers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2dc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  0800c470  0800c470  0000d470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9ac  0800c9ac  0000e1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c9ac  0800c9ac  0000d9ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9b4  0800c9b4  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9b4  0800c9b4  0000d9b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c9b8  0800c9b8  0000d9b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800c9bc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1dc  2**0
                  CONTENTS
 10 .bss          00004620  200001e0  200001e0  0000e1e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20004800  20004800  0000e1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017063  00000000  00000000  0000e20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033b9  00000000  00000000  0002526f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b8  00000000  00000000  00028628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001045  00000000  00000000  00029ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025bb2  00000000  00000000  0002ab25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a0b8  00000000  00000000  000506d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4b95  00000000  00000000  0006a78f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014f324  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006cb8  00000000  00000000  0014f368  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a2  00000000  00000000  00156020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c454 	.word	0x0800c454

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c454 	.word	0x0800c454

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4a07      	ldr	r2, [pc, #28]	@ (800104c <vApplicationGetIdleTaskMemory+0x2c>)
 8001030:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	4a06      	ldr	r2, [pc, #24]	@ (8001050 <vApplicationGetIdleTaskMemory+0x30>)
 8001036:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800103e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	200001fc 	.word	0x200001fc
 8001050:	2000029c 	.word	0x2000029c

08001054 <TIM1_UP_TIM10_IRQHandler>:
extern UART_HandleTypeDef usart1;
extern TIM_HandleTypeDef timer, htim1;


void TIM1_UP_TIM10_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim1);
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800105a:	f003 fa39 	bl	80044d0 <HAL_TIM_IRQHandler>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000910 	.word	0x20000910

08001068 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&usart1);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <USART1_IRQHandler+0x10>)
 800106e:	f003 fc87 	bl	8004980 <HAL_UART_IRQHandler>
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	2000074c 	.word	0x2000074c

0800107c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&timer);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <TIM2_IRQHandler+0x10>)
 8001082:	f003 fa25 	bl	80044d0 <HAL_TIM_IRQHandler>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000848 	.word	0x20000848

08001090 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	// Halt execution, when HardFault error occurs.
	for(;;);
 8001094:	bf00      	nop
 8001096:	e7fd      	b.n	8001094 <HardFault_Handler+0x4>

08001098 <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	// Halt execution, when MemManage error occurs.
	for(;;);
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <MemManage_Handler+0x4>

080010a0 <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
	// Halt execution, when BusFault error occurs.
	for(;;);
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <BusFault_Handler+0x4>

080010a8 <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
	// Halt execution, when UsageFault error occurs.
	for(;;);
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <UsageFault_Handler+0x4>

080010b0 <main>:
volatile uint32_t potensiometer_value, heat_sensor_value, intermediate, potensiometer_i2c, temp_sensor_i2c;
volatile double potensiometer, temp_sensor, int_val = 0;
uint8_t slave_i2c_addr = 0xBA;

int main(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af02      	add	r7, sp, #8
	/* Initializes low level hardware at the processor level */
	HAL_Init();
 80010b6:	f000 ff7f 	bl	8001fb8 <HAL_Init>

	// Sets other clock sources besides HSI
	if( SystemClock_Config(HSI_8) != Execution_Succesfull)
 80010ba:	2001      	movs	r0, #1
 80010bc:	f000 f91a 	bl	80012f4 <SystemClock_Config>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <main+0x1a>
		return Execution_Failed;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e0d6      	b.n	8001278 <main+0x1c8>

	// Configure the ADCs
	if( ADC_Config(&adc1_potensiometer, ADC1, &potensiometer_channel, ADC_CHANNEL_0) != Execution_Succesfull)
 80010ca:	2300      	movs	r3, #0
 80010cc:	4a6c      	ldr	r2, [pc, #432]	@ (8001280 <main+0x1d0>)
 80010ce:	496d      	ldr	r1, [pc, #436]	@ (8001284 <main+0x1d4>)
 80010d0:	486d      	ldr	r0, [pc, #436]	@ (8001288 <main+0x1d8>)
 80010d2:	f000 f9b1 	bl	8001438 <ADC_Config>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <main+0x30>
		return Execution_Failed;
 80010dc:	2301      	movs	r3, #1
 80010de:	e0cb      	b.n	8001278 <main+0x1c8>

	if( ADC_Config(&adc2_heat_sensor, ADC2, &heat_sensor_channel, ADC_CHANNEL_1) != Execution_Succesfull)
 80010e0:	2301      	movs	r3, #1
 80010e2:	4a6a      	ldr	r2, [pc, #424]	@ (800128c <main+0x1dc>)
 80010e4:	496a      	ldr	r1, [pc, #424]	@ (8001290 <main+0x1e0>)
 80010e6:	486b      	ldr	r0, [pc, #428]	@ (8001294 <main+0x1e4>)
 80010e8:	f000 f9a6 	bl	8001438 <ADC_Config>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <main+0x46>
		return Execution_Failed;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e0c0      	b.n	8001278 <main+0x1c8>

	// Configure the DMA for I2C usage.
	if ( DMA_Config(&dma_i2c, DMA1_Stream7) != Execution_Succesfull )
 80010f6:	4968      	ldr	r1, [pc, #416]	@ (8001298 <main+0x1e8>)
 80010f8:	4868      	ldr	r0, [pc, #416]	@ (800129c <main+0x1ec>)
 80010fa:	f000 f9e2 	bl	80014c2 <DMA_Config>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <main+0x58>
		return Execution_Failed;
 8001104:	2301      	movs	r3, #1
 8001106:	e0b7      	b.n	8001278 <main+0x1c8>

	// Configure the I2C module.
	if ( I2C_Config(&i2c, I2C2) != Execution_Succesfull )
 8001108:	4965      	ldr	r1, [pc, #404]	@ (80012a0 <main+0x1f0>)
 800110a:	4866      	ldr	r0, [pc, #408]	@ (80012a4 <main+0x1f4>)
 800110c:	f000 fa16 	bl	800153c <I2C_Config>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <main+0x6a>
		return Execution_Failed;
 8001116:	2301      	movs	r3, #1
 8001118:	e0ae      	b.n	8001278 <main+0x1c8>

	// Configure the USART1 module
	if( USART1_Config(&usart1) != Execution_Succesfull )
 800111a:	4863      	ldr	r0, [pc, #396]	@ (80012a8 <main+0x1f8>)
 800111c:	f000 fa46 	bl	80015ac <USART1_Config>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <main+0x7a>
		return Execution_Failed;
 8001126:	2301      	movs	r3, #1
 8001128:	e0a6      	b.n	8001278 <main+0x1c8>

	// Configure the PWM timer.
	if( TIM2_Config(&timer) != Execution_Succesfull )
 800112a:	4860      	ldr	r0, [pc, #384]	@ (80012ac <main+0x1fc>)
 800112c:	f000 fa70 	bl	8001610 <TIM2_Config>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <main+0x8a>
		return Execution_Failed;
 8001136:	2301      	movs	r3, #1
 8001138:	e09e      	b.n	8001278 <main+0x1c8>

	// Create the Tasks.
	taskStatus = xTaskCreate( Capture_Temp_Sensor_Value_Task,
 800113a:	4b5d      	ldr	r3, [pc, #372]	@ (80012b0 <main+0x200>)
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	2300      	movs	r3, #0
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2300      	movs	r3, #0
 8001144:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001148:	495a      	ldr	r1, [pc, #360]	@ (80012b4 <main+0x204>)
 800114a:	485b      	ldr	r0, [pc, #364]	@ (80012b8 <main+0x208>)
 800114c:	f004 ffdc 	bl	8006108 <xTaskCreate>
 8001150:	4603      	mov	r3, r0
 8001152:	4a5a      	ldr	r2, [pc, #360]	@ (80012bc <main+0x20c>)
 8001154:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  0,
							  &xTaskHeatSensor
	                        );
	configASSERT(taskStatus);
 8001156:	4b59      	ldr	r3, [pc, #356]	@ (80012bc <main+0x20c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d10b      	bne.n	8001176 <main+0xc6>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800115e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001162:	f383 8811 	msr	BASEPRI, r3
 8001166:	f3bf 8f6f 	isb	sy
 800116a:	f3bf 8f4f 	dsb	sy
 800116e:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001170:	bf00      	nop
 8001172:	bf00      	nop
 8001174:	e7fd      	b.n	8001172 <main+0xc2>

	taskStatus = xTaskCreate( Capture_Potensiometer_Value_Task,
 8001176:	4b52      	ldr	r3, [pc, #328]	@ (80012c0 <main+0x210>)
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	2300      	movs	r3, #0
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2300      	movs	r3, #0
 8001180:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001184:	494f      	ldr	r1, [pc, #316]	@ (80012c4 <main+0x214>)
 8001186:	4850      	ldr	r0, [pc, #320]	@ (80012c8 <main+0x218>)
 8001188:	f004 ffbe 	bl	8006108 <xTaskCreate>
 800118c:	4603      	mov	r3, r0
 800118e:	4a4b      	ldr	r2, [pc, #300]	@ (80012bc <main+0x20c>)
 8001190:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  0,
							  &xTaskPotensiometerValue
							);
	configASSERT(taskStatus);
 8001192:	4b4a      	ldr	r3, [pc, #296]	@ (80012bc <main+0x20c>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d10b      	bne.n	80011b2 <main+0x102>
	__asm volatile
 800119a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800119e:	f383 8811 	msr	BASEPRI, r3
 80011a2:	f3bf 8f6f 	isb	sy
 80011a6:	f3bf 8f4f 	dsb	sy
 80011aa:	60bb      	str	r3, [r7, #8]
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	e7fd      	b.n	80011ae <main+0xfe>

	taskStatus = xTaskCreate( Transmit_Temp_Sensor_Value_Task,
 80011b2:	4b46      	ldr	r3, [pc, #280]	@ (80012cc <main+0x21c>)
 80011b4:	9301      	str	r3, [sp, #4]
 80011b6:	2300      	movs	r3, #0
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2300      	movs	r3, #0
 80011bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011c0:	4943      	ldr	r1, [pc, #268]	@ (80012d0 <main+0x220>)
 80011c2:	4844      	ldr	r0, [pc, #272]	@ (80012d4 <main+0x224>)
 80011c4:	f004 ffa0 	bl	8006108 <xTaskCreate>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4a3c      	ldr	r2, [pc, #240]	@ (80012bc <main+0x20c>)
 80011cc:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  0,
							  &xTaskTransmitHeatSensor
							);
	configASSERT(taskStatus);
 80011ce:	4b3b      	ldr	r3, [pc, #236]	@ (80012bc <main+0x20c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d10b      	bne.n	80011ee <main+0x13e>
	__asm volatile
 80011d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011da:	f383 8811 	msr	BASEPRI, r3
 80011de:	f3bf 8f6f 	isb	sy
 80011e2:	f3bf 8f4f 	dsb	sy
 80011e6:	607b      	str	r3, [r7, #4]
}
 80011e8:	bf00      	nop
 80011ea:	bf00      	nop
 80011ec:	e7fd      	b.n	80011ea <main+0x13a>

	taskStatus = xTaskCreate( Transmit_Potensiometer_Value_Task,
 80011ee:	4b3a      	ldr	r3, [pc, #232]	@ (80012d8 <main+0x228>)
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	2300      	movs	r3, #0
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2300      	movs	r3, #0
 80011f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011fc:	4937      	ldr	r1, [pc, #220]	@ (80012dc <main+0x22c>)
 80011fe:	4838      	ldr	r0, [pc, #224]	@ (80012e0 <main+0x230>)
 8001200:	f004 ff82 	bl	8006108 <xTaskCreate>
 8001204:	4603      	mov	r3, r0
 8001206:	4a2d      	ldr	r2, [pc, #180]	@ (80012bc <main+0x20c>)
 8001208:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  0,
							  &xTaskTransmitPotensiometerValue
							);
	configASSERT(taskStatus);
 800120a:	4b2c      	ldr	r3, [pc, #176]	@ (80012bc <main+0x20c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d10b      	bne.n	800122a <main+0x17a>
	__asm volatile
 8001212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001216:	f383 8811 	msr	BASEPRI, r3
 800121a:	f3bf 8f6f 	isb	sy
 800121e:	f3bf 8f4f 	dsb	sy
 8001222:	603b      	str	r3, [r7, #0]
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	e7fd      	b.n	8001226 <main+0x176>

	// Create the Semaphores.
	xTransmitSemaphore = xSemaphoreCreateBinary();
 800122a:	2203      	movs	r2, #3
 800122c:	2100      	movs	r1, #0
 800122e:	2001      	movs	r0, #1
 8001230:	f004 fb9c 	bl	800596c <xQueueGenericCreate>
 8001234:	4603      	mov	r3, r0
 8001236:	4a2b      	ldr	r2, [pc, #172]	@ (80012e4 <main+0x234>)
 8001238:	6013      	str	r3, [r2, #0]
	xUARTSemaphore = xSemaphoreCreateBinary();
 800123a:	2203      	movs	r2, #3
 800123c:	2100      	movs	r1, #0
 800123e:	2001      	movs	r0, #1
 8001240:	f004 fb94 	bl	800596c <xQueueGenericCreate>
 8001244:	4603      	mov	r3, r0
 8001246:	4a28      	ldr	r2, [pc, #160]	@ (80012e8 <main+0x238>)
 8001248:	6013      	str	r3, [r2, #0]
	xPotensiometer_i2c = xSemaphoreCreateBinary();
 800124a:	2203      	movs	r2, #3
 800124c:	2100      	movs	r1, #0
 800124e:	2001      	movs	r0, #1
 8001250:	f004 fb8c 	bl	800596c <xQueueGenericCreate>
 8001254:	4603      	mov	r3, r0
 8001256:	4a25      	ldr	r2, [pc, #148]	@ (80012ec <main+0x23c>)
 8001258:	6013      	str	r3, [r2, #0]
	xTemp_sensor_i2c = xSemaphoreCreateBinary();
 800125a:	2203      	movs	r2, #3
 800125c:	2100      	movs	r1, #0
 800125e:	2001      	movs	r0, #1
 8001260:	f004 fb84 	bl	800596c <xQueueGenericCreate>
 8001264:	4603      	mov	r3, r0
 8001266:	4a22      	ldr	r2, [pc, #136]	@ (80012f0 <main+0x240>)
 8001268:	6013      	str	r3, [r2, #0]

	// Start Timer 2 in Interrupt Mode.
	HAL_TIM_Base_Start_IT(&timer);
 800126a:	4810      	ldr	r0, [pc, #64]	@ (80012ac <main+0x1fc>)
 800126c:	f003 f8c0 	bl	80043f0 <HAL_TIM_Base_Start_IT>

	// Start the Scheduler.
	vTaskStartScheduler();
 8001270:	f005 f89a 	bl	80063a8 <vTaskStartScheduler>

	// Infinite loop.
	for(;;);
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <main+0x1c4>

	// Stop Timer 2.
	HAL_TIM_Base_Stop_IT(&timer);

	return Execution_Succesfull;
}
 8001278:	4618      	mov	r0, r3
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	2000072c 	.word	0x2000072c
 8001284:	40012000 	.word	0x40012000
 8001288:	2000069c 	.word	0x2000069c
 800128c:	2000073c 	.word	0x2000073c
 8001290:	40012100 	.word	0x40012100
 8001294:	200006e4 	.word	0x200006e4
 8001298:	400260b8 	.word	0x400260b8
 800129c:	20000794 	.word	0x20000794
 80012a0:	40005800 	.word	0x40005800
 80012a4:	200007f4 	.word	0x200007f4
 80012a8:	2000074c 	.word	0x2000074c
 80012ac:	20000848 	.word	0x20000848
 80012b0:	20000890 	.word	0x20000890
 80012b4:	0800c470 	.word	0x0800c470
 80012b8:	080016d9 	.word	0x080016d9
 80012bc:	200008a0 	.word	0x200008a0
 80012c0:	20000894 	.word	0x20000894
 80012c4:	0800c490 	.word	0x0800c490
 80012c8:	08001821 	.word	0x08001821
 80012cc:	20000898 	.word	0x20000898
 80012d0:	0800c4b4 	.word	0x0800c4b4
 80012d4:	08001949 	.word	0x08001949
 80012d8:	2000089c 	.word	0x2000089c
 80012dc:	0800c4d4 	.word	0x0800c4d4
 80012e0:	080019e9 	.word	0x080019e9
 80012e4:	200008a4 	.word	0x200008a4
 80012e8:	200008a8 	.word	0x200008a8
 80012ec:	200008ac 	.word	0x200008ac
 80012f0:	200008b0 	.word	0x200008b0

080012f4 <SystemClock_Config>:

ReturnStatus SystemClock_Config(Clock_Source_t clk)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b094      	sub	sp, #80	@ 0x50
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	memset(&osc_init, 0, sizeof(osc_init));
 80012fe:	f107 0320 	add.w	r3, r7, #32
 8001302:	2230      	movs	r2, #48	@ 0x30
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f007 fc69 	bl	8008bde <memset>
	memset(&clk_init, 0, sizeof(clk_init));
 800130c:	f107 030c 	add.w	r3, r7, #12
 8001310:	2214      	movs	r2, #20
 8001312:	2100      	movs	r1, #0
 8001314:	4618      	mov	r0, r3
 8001316:	f007 fc62 	bl	8008bde <memset>

	switch (clk)
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	2b03      	cmp	r3, #3
 800131e:	f200 8084 	bhi.w	800142a <SystemClock_Config+0x136>
 8001322:	a201      	add	r2, pc, #4	@ (adr r2, 8001328 <SystemClock_Config+0x34>)
 8001324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001328:	0800142b 	.word	0x0800142b
 800132c:	08001339 	.word	0x08001339
 8001330:	08001381 	.word	0x08001381
 8001334:	080013d5 	.word	0x080013d5
	{
		case HSI_16:
			break;
		case HSI_8:
			osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001338:	2302      	movs	r3, #2
 800133a:	623b      	str	r3, [r7, #32]
			osc_init.HSIState = RCC_HSI_ON;
 800133c:	2301      	movs	r3, #1
 800133e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 8001340:	f107 0320 	add.w	r3, r7, #32
 8001344:	4618      	mov	r0, r3
 8001346:	f002 fb39 	bl	80039bc <HAL_RCC_OscConfig>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <SystemClock_Config+0x60>
				return Execution_Failed;
 8001350:	2301      	movs	r3, #1
 8001352:	e06b      	b.n	800142c <SystemClock_Config+0x138>

			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001354:	230f      	movs	r3, #15
 8001356:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800135c:	2380      	movs	r3, #128	@ 0x80
 800135e:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001360:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001364:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 8001366:	2300      	movs	r3, #0
 8001368:	61fb      	str	r3, [r7, #28]

			if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 800136a:	f107 030c 	add.w	r3, r7, #12
 800136e:	2100      	movs	r1, #0
 8001370:	4618      	mov	r0, r3
 8001372:	f002 fd9b 	bl	8003eac <HAL_RCC_ClockConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d055      	beq.n	8001428 <SystemClock_Config+0x134>
				return Execution_Failed;
 800137c:	2301      	movs	r3, #1
 800137e:	e055      	b.n	800142c <SystemClock_Config+0x138>
			break;

		case HSE_4:
			osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001380:	2301      	movs	r3, #1
 8001382:	623b      	str	r3, [r7, #32]
			osc_init.HSEState = RCC_HSE_ON; // YOU HAVE TO CHECK ON THE SCHEMATIC WHETHER HSE IS BYPASSED OR NOT!!!
 8001384:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
			if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 800138a:	f107 0320 	add.w	r3, r7, #32
 800138e:	4618      	mov	r0, r3
 8001390:	f002 fb14 	bl	80039bc <HAL_RCC_OscConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0xaa>
				return Execution_Failed;
 800139a:	2301      	movs	r3, #1
 800139c:	e046      	b.n	800142c <SystemClock_Config+0x138>

			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800139e:	230f      	movs	r3, #15
 80013a0:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80013a2:	2301      	movs	r3, #1
 80013a4:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80013a6:	2380      	movs	r3, #128	@ 0x80
 80013a8:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80013aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ae:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80013b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013b4:	61fb      	str	r3, [r7, #28]

			if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 80013b6:	f107 030c 	add.w	r3, r7, #12
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f002 fd75 	bl	8003eac <HAL_RCC_ClockConfig>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <SystemClock_Config+0xd8>
				return Execution_Failed;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e02f      	b.n	800142c <SystemClock_Config+0x138>

			__HAL_RCC_HSI_DISABLE(); //Disable HSI to reduce Power Consumption.
 80013cc:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <SystemClock_Config+0x140>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]

			break;
 80013d2:	e02a      	b.n	800142a <SystemClock_Config+0x136>

		case HSE_2:
				osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013d4:	2301      	movs	r3, #1
 80013d6:	623b      	str	r3, [r7, #32]
				osc_init.HSEState = RCC_HSE_ON; // YOU HAVE TO CHECK ON THE SCHEMATIC WHETHER HSE IS BYPASSED OR NOT!!!
 80013d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013dc:	627b      	str	r3, [r7, #36]	@ 0x24
				if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 80013de:	f107 0320 	add.w	r3, r7, #32
 80013e2:	4618      	mov	r0, r3
 80013e4:	f002 faea 	bl	80039bc <HAL_RCC_OscConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <SystemClock_Config+0xfe>
					return Execution_Failed;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e01c      	b.n	800142c <SystemClock_Config+0x138>

				clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013f2:	230f      	movs	r3, #15
 80013f4:	60fb      	str	r3, [r7, #12]
				clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80013f6:	2301      	movs	r3, #1
 80013f8:	613b      	str	r3, [r7, #16]
				clk_init.AHBCLKDivider = RCC_SYSCLK_DIV4;
 80013fa:	2390      	movs	r3, #144	@ 0x90
 80013fc:	617b      	str	r3, [r7, #20]
				clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80013fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001402:	61bb      	str	r3, [r7, #24]
				clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8001404:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001408:	61fb      	str	r3, [r7, #28]

				if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	2100      	movs	r1, #0
 8001410:	4618      	mov	r0, r3
 8001412:	f002 fd4b 	bl	8003eac <HAL_RCC_ClockConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SystemClock_Config+0x12c>
					return Execution_Failed;
 800141c:	2301      	movs	r3, #1
 800141e:	e005      	b.n	800142c <SystemClock_Config+0x138>

				__HAL_RCC_HSI_DISABLE(); //Disable HSI to reduce Power Consumption.
 8001420:	4b04      	ldr	r3, [pc, #16]	@ (8001434 <SystemClock_Config+0x140>)
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]

				break;
 8001426:	e000      	b.n	800142a <SystemClock_Config+0x136>
			break;
 8001428:	bf00      	nop
				break;
#endif
		default:
	}

	return Execution_Succesfull;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3750      	adds	r7, #80	@ 0x50
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	42470000 	.word	0x42470000

08001438 <ADC_Config>:

ReturnStatus ADC_Config(ADC_HandleTypeDef *adc_handle, ADC_TypeDef *adc_instance, ADC_ChannelConfTypeDef *channel, uint32_t channel_num)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
 8001444:	603b      	str	r3, [r7, #0]
	memset(adc_handle, 0, sizeof(*adc_handle));
 8001446:	2248      	movs	r2, #72	@ 0x48
 8001448:	2100      	movs	r1, #0
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f007 fbc7 	bl	8008bde <memset>
	memset(adc_instance, 0, sizeof(*adc_instance));
 8001450:	2250      	movs	r2, #80	@ 0x50
 8001452:	2100      	movs	r1, #0
 8001454:	68b8      	ldr	r0, [r7, #8]
 8001456:	f007 fbc2 	bl	8008bde <memset>
	memset(channel, 0, sizeof(*channel));
 800145a:	2210      	movs	r2, #16
 800145c:	2100      	movs	r1, #0
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f007 fbbd 	bl	8008bde <memset>

	adc_handle->Instance = adc_instance;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	68ba      	ldr	r2, [r7, #8]
 8001468:	601a      	str	r2, [r3, #0]
	adc_handle->Init.Resolution = ADC_RESOLUTION_12B;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
	adc_handle->Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2201      	movs	r2, #1
 8001474:	615a      	str	r2, [r3, #20]
	adc_handle->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2200      	movs	r2, #0
 800147a:	60da      	str	r2, [r3, #12]
	adc_handle->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001482:	605a      	str	r2, [r3, #4]

	if( HAL_ADC_Init(adc_handle) != HAL_OK)
 8001484:	68f8      	ldr	r0, [r7, #12]
 8001486:	f000 fdd9 	bl	800203c <HAL_ADC_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <ADC_Config+0x5c>
		return Execution_Failed;
 8001490:	2301      	movs	r3, #1
 8001492:	e012      	b.n	80014ba <ADC_Config+0x82>


	channel->Channel = channel_num;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	683a      	ldr	r2, [r7, #0]
 8001498:	601a      	str	r2, [r3, #0]
	channel->Rank = channel_num;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	605a      	str	r2, [r3, #4]
	channel->SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2203      	movs	r2, #3
 80014a4:	609a      	str	r2, [r3, #8]

	if( HAL_ADC_ConfigChannel(adc_handle, channel) != HAL_OK)
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	68f8      	ldr	r0, [r7, #12]
 80014aa:	f000 ffa9 	bl	8002400 <HAL_ADC_ConfigChannel>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <ADC_Config+0x80>
		return Execution_Failed;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e000      	b.n	80014ba <ADC_Config+0x82>


	return Execution_Succesfull;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <DMA_Config>:

ReturnStatus DMA_Config(DMA_HandleTypeDef *dma, DMA_Stream_TypeDef *Instance)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
	memset(dma, 0, sizeof(*dma));
 80014cc:	2260      	movs	r2, #96	@ 0x60
 80014ce:	2100      	movs	r1, #0
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f007 fb84 	bl	8008bde <memset>
	dma->Instance = Instance;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	601a      	str	r2, [r3, #0]
	dma->Init.Channel = DMA_CHANNEL_7;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80014e2:	605a      	str	r2, [r3, #4]
	dma->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2240      	movs	r2, #64	@ 0x40
 80014e8:	609a      	str	r2, [r3, #8]
	dma->Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	625a      	str	r2, [r3, #36]	@ 0x24
	dma->Init.MemBurst = DMA_MBURST_SINGLE;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	62da      	str	r2, [r3, #44]	@ 0x2c
	dma->Init.PeriphBurst = DMA_PBURST_SINGLE;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	631a      	str	r2, [r3, #48]	@ 0x30
	dma->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	619a      	str	r2, [r3, #24]
	dma->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	615a      	str	r2, [r3, #20]
	dma->Init.Mode = DMA_NORMAL;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
	dma->Init.Priority = DMA_PRIORITY_HIGH;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001514:	621a      	str	r2, [r3, #32]
	dma->Init.PeriphInc = DMA_PINC_DISABLE;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2200      	movs	r2, #0
 800151a:	60da      	str	r2, [r3, #12]
	dma->Init.MemInc = DMA_MINC_DISABLE;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]

	if( HAL_DMA_Init(dma) != HAL_OK )
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f001 fa6c 	bl	8002a00 <HAL_DMA_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <DMA_Config+0x70>
		return Execution_Failed;
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <DMA_Config+0x72>

	return Execution_Succesfull;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <I2C_Config>:

ReturnStatus I2C_Config(I2C_HandleTypeDef *i2c, I2C_TypeDef *Instance)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]

	memset(i2c, 0, sizeof(*i2c));
 8001546:	2254      	movs	r2, #84	@ 0x54
 8001548:	2100      	movs	r1, #0
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f007 fb47 	bl	8008bde <memset>
	i2c->Instance = Instance;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	601a      	str	r2, [r3, #0]
	i2c->Init.ClockSpeed = 100000;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a12      	ldr	r2, [pc, #72]	@ (80015a4 <I2C_Config+0x68>)
 800155a:	605a      	str	r2, [r3, #4]
	i2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
	i2c->Init.OwnAddress1 = 0xAA;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	22aa      	movs	r2, #170	@ 0xaa
 8001566:	60da      	str	r2, [r3, #12]
	i2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800156e:	611a      	str	r2, [r3, #16]
	i2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	615a      	str	r2, [r3, #20]
	i2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	61da      	str	r2, [r3, #28]
	i2c->Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2280      	movs	r2, #128	@ 0x80
 8001580:	621a      	str	r2, [r3, #32]

	// DMA setup for I2C communication.
	i2c->hdmatx = &dma_i2c;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a08      	ldr	r2, [pc, #32]	@ (80015a8 <I2C_Config+0x6c>)
 8001586:	635a      	str	r2, [r3, #52]	@ 0x34

	if( HAL_I2C_Init(i2c) != HAL_OK)
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f001 fe59 	bl	8003240 <HAL_I2C_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <I2C_Config+0x5c>
		return Execution_Failed;
 8001594:	2301      	movs	r3, #1
 8001596:	e000      	b.n	800159a <I2C_Config+0x5e>

	return Execution_Succesfull;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	000186a0 	.word	0x000186a0
 80015a8:	20000794 	.word	0x20000794

080015ac <USART1_Config>:

ReturnStatus USART1_Config(UART_HandleTypeDef *uart_handle)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	memset(uart_handle, 0, sizeof(*uart_handle));
 80015b4:	2248      	movs	r2, #72	@ 0x48
 80015b6:	2100      	movs	r1, #0
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f007 fb10 	bl	8008bde <memset>

	uart_handle->Instance = USART1;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a12      	ldr	r2, [pc, #72]	@ (800160c <USART1_Config+0x60>)
 80015c2:	601a      	str	r2, [r3, #0]
	uart_handle->Init.BaudRate = 115200;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015ca:	605a      	str	r2, [r3, #4]
	uart_handle->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	619a      	str	r2, [r3, #24]
	uart_handle->Init.Mode = UART_MODE_TX;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2208      	movs	r2, #8
 80015d6:	615a      	str	r2, [r3, #20]
	uart_handle->Init.OverSampling = UART_OVERSAMPLING_16;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	61da      	str	r2, [r3, #28]
	uart_handle->Init.Parity = UART_PARITY_NONE;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
	uart_handle->Init.StopBits = UART_STOPBITS_1;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
	uart_handle->Init.WordLength = UART_WORDLENGTH_8B;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]

	if( HAL_UART_Init(uart_handle) != HAL_OK )
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f003 f93f 	bl	8004874 <HAL_UART_Init>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <USART1_Config+0x54>
		return Execution_Failed;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e000      	b.n	8001602 <USART1_Config+0x56>

	return Execution_Succesfull;
 8001600:	2300      	movs	r3, #0

}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40011000 	.word	0x40011000

08001610 <TIM2_Config>:

ReturnStatus TIM2_Config(TIM_HandleTypeDef *timer)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	memset(timer, 0, sizeof(*timer));
 8001618:	2248      	movs	r2, #72	@ 0x48
 800161a:	2100      	movs	r1, #0
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f007 fade 	bl	8008bde <memset>

	timer->Instance = TIM2;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001628:	601a      	str	r2, [r3, #0]
	timer->Init.Prescaler = 7999;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001630:	605a      	str	r2, [r3, #4]
	timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
	timer->Init.Period = 5000;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800163e:	60da      	str	r2, [r3, #12]
	timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	619a      	str	r2, [r3, #24]
	timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
	timer->Init.RepetitionCounter = 0;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	615a      	str	r2, [r3, #20]

	if( HAL_TIM_Base_Init(timer) != HAL_OK)
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f002 fe7c 	bl	8004350 <HAL_TIM_Base_Init>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <TIM2_Config+0x52>
		return Execution_Failed;
 800165e:	2301      	movs	r3, #1
 8001660:	e000      	b.n	8001664 <TIM2_Config+0x54>

	return Execution_Succesfull;
 8001662:	2300      	movs	r3, #0

}
 8001664:	4618      	mov	r0, r3
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <HAL_TIM_PeriodElapsedCallback>:

	while ((DWT->CYCCNT - start) < ticks);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af02      	add	r7, sp, #8
 8001672:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0f      	ldr	r2, [pc, #60]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d101      	bne.n	8001682 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800167e:	f000 fcbd 	bl	8001ffc <HAL_IncTick>

	if (htim->Instance == TIM2)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800168a:	d111      	bne.n	80016b0 <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		// 5 seconds passed ... time to capture from the sensors.
		xTaskNotifyFromISR(xTaskHeatSensor, 0, eNoAction, pdFALSE);
 800168c:	4b0b      	ldr	r3, [pc, #44]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0x50>)
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	2300      	movs	r3, #0
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2300      	movs	r3, #0
 8001696:	2200      	movs	r2, #0
 8001698:	2100      	movs	r1, #0
 800169a:	f005 fd87 	bl	80071ac <xTaskGenericNotifyFromISR>
		xTaskNotifyFromISR(xTaskPotensiometerValue, 0, eNoAction, pdFALSE);
 800169e:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80016a0:	6818      	ldr	r0, [r3, #0]
 80016a2:	2300      	movs	r3, #0
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	2300      	movs	r3, #0
 80016a8:	2200      	movs	r2, #0
 80016aa:	2100      	movs	r1, #0
 80016ac:	f005 fd7e 	bl	80071ac <xTaskGenericNotifyFromISR>
	}
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40010000 	.word	0x40010000
 80016bc:	20000890 	.word	0x20000890
 80016c0:	20000894 	.word	0x20000894

080016c4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	// Indicates a UART transfer completed.
	UNUSED(huart);
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <Capture_Temp_Sensor_Value_Task>:

TaskFunction_t Capture_Temp_Sensor_Value_Task(void * pvParameters)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

	// Task's Notification value.
	static uint32_t HeatSensorNotificationValue = 0;

	// Wait for the TIM2 to complete a period before capturing again.
	xTaskNotifyWait(0, 0, &HeatSensorNotificationValue, portMAX_DELAY);
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295
 80016e4:	4a40      	ldr	r2, [pc, #256]	@ (80017e8 <Capture_Temp_Sensor_Value_Task+0x110>)
 80016e6:	2100      	movs	r1, #0
 80016e8:	2000      	movs	r0, #0
 80016ea:	f005 fc3d 	bl	8006f68 <xTaskNotifyWait>

	// Start heat sensor reading.
	HAL_ADC_Start(&adc2_heat_sensor);
 80016ee:	483f      	ldr	r0, [pc, #252]	@ (80017ec <Capture_Temp_Sensor_Value_Task+0x114>)
 80016f0:	f000 fce8 	bl	80020c4 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&adc2_heat_sensor, 5) == HAL_OK){
 80016f4:	2105      	movs	r1, #5
 80016f6:	483d      	ldr	r0, [pc, #244]	@ (80017ec <Capture_Temp_Sensor_Value_Task+0x114>)
 80016f8:	f000 fde9 	bl	80022ce <HAL_ADC_PollForConversion>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d15c      	bne.n	80017bc <Capture_Temp_Sensor_Value_Task+0xe4>
		heat_sensor_value = HAL_ADC_GetValue(&adc2_heat_sensor);
 8001702:	483a      	ldr	r0, [pc, #232]	@ (80017ec <Capture_Temp_Sensor_Value_Task+0x114>)
 8001704:	f000 fe6e 	bl	80023e4 <HAL_ADC_GetValue>
 8001708:	4603      	mov	r3, r0
 800170a:	4a39      	ldr	r2, [pc, #228]	@ (80017f0 <Capture_Temp_Sensor_Value_Task+0x118>)
 800170c:	6013      	str	r3, [r2, #0]
		temp_sensor = (heat_sensor_value * 0.07324) - 50;
 800170e:	4b38      	ldr	r3, [pc, #224]	@ (80017f0 <Capture_Temp_Sensor_Value_Task+0x118>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe fef6 	bl	8000504 <__aeabi_ui2d>
 8001718:	a331      	add	r3, pc, #196	@ (adr r3, 80017e0 <Capture_Temp_Sensor_Value_Task+0x108>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	f7fe ff6b 	bl	80005f8 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	4b31      	ldr	r3, [pc, #196]	@ (80017f4 <Capture_Temp_Sensor_Value_Task+0x11c>)
 8001730:	f7fe fdaa 	bl	8000288 <__aeabi_dsub>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	492f      	ldr	r1, [pc, #188]	@ (80017f8 <Capture_Temp_Sensor_Value_Task+0x120>)
 800173a:	e9c1 2300 	strd	r2, r3, [r1]

		if( xSemaphoreTake( xTemp_sensor_i2c, portMAX_DELAY ) == pdTRUE ){
 800173e:	4b2f      	ldr	r3, [pc, #188]	@ (80017fc <Capture_Temp_Sensor_Value_Task+0x124>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f04f 31ff 	mov.w	r1, #4294967295
 8001746:	4618      	mov	r0, r3
 8001748:	f004 fa6c 	bl	8005c24 <xQueueSemaphoreTake>
 800174c:	4603      	mov	r3, r0
 800174e:	2b01      	cmp	r3, #1
 8001750:	d117      	bne.n	8001782 <Capture_Temp_Sensor_Value_Task+0xaa>
			temp_sensor_i2c = temp_sensor * 100;
 8001752:	4b29      	ldr	r3, [pc, #164]	@ (80017f8 <Capture_Temp_Sensor_Value_Task+0x120>)
 8001754:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	4b28      	ldr	r3, [pc, #160]	@ (8001800 <Capture_Temp_Sensor_Value_Task+0x128>)
 800175e:	f7fe ff4b 	bl	80005f8 <__aeabi_dmul>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4610      	mov	r0, r2
 8001768:	4619      	mov	r1, r3
 800176a:	f7ff fa1d 	bl	8000ba8 <__aeabi_d2uiz>
 800176e:	4603      	mov	r3, r0
 8001770:	4a24      	ldr	r2, [pc, #144]	@ (8001804 <Capture_Temp_Sensor_Value_Task+0x12c>)
 8001772:	6013      	str	r3, [r2, #0]
			xSemaphoreGive( xTemp_sensor_i2c );
 8001774:	4b21      	ldr	r3, [pc, #132]	@ (80017fc <Capture_Temp_Sensor_Value_Task+0x124>)
 8001776:	6818      	ldr	r0, [r3, #0]
 8001778:	2300      	movs	r3, #0
 800177a:	2200      	movs	r2, #0
 800177c:	2100      	movs	r1, #0
 800177e:	f004 f94f 	bl	8005a20 <xQueueGenericSend>
		}

		if( xSemaphoreTake( xUARTSemaphore, portMAX_DELAY ) == pdTRUE ){
 8001782:	4b21      	ldr	r3, [pc, #132]	@ (8001808 <Capture_Temp_Sensor_Value_Task+0x130>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f04f 31ff 	mov.w	r1, #4294967295
 800178a:	4618      	mov	r0, r3
 800178c:	f004 fa4a 	bl	8005c24 <xQueueSemaphoreTake>
 8001790:	4603      	mov	r3, r0
 8001792:	2b01      	cmp	r3, #1
 8001794:	d112      	bne.n	80017bc <Capture_Temp_Sensor_Value_Task+0xe4>
			sprintf(uart_buffer, "The Temp Sensor has a value of: %1.2f Celsius.\n\r", temp_sensor);
 8001796:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <Capture_Temp_Sensor_Value_Task+0x120>)
 8001798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179c:	491b      	ldr	r1, [pc, #108]	@ (800180c <Capture_Temp_Sensor_Value_Task+0x134>)
 800179e:	481c      	ldr	r0, [pc, #112]	@ (8001810 <Capture_Temp_Sensor_Value_Task+0x138>)
 80017a0:	f007 f9b8 	bl	8008b14 <siprintf>
			HAL_UART_Transmit_IT(&usart1, (const uint8_t* )uart_buffer, 50);
 80017a4:	2232      	movs	r2, #50	@ 0x32
 80017a6:	491a      	ldr	r1, [pc, #104]	@ (8001810 <Capture_Temp_Sensor_Value_Task+0x138>)
 80017a8:	481a      	ldr	r0, [pc, #104]	@ (8001814 <Capture_Temp_Sensor_Value_Task+0x13c>)
 80017aa:	f003 f8b3 	bl	8004914 <HAL_UART_Transmit_IT>

			xSemaphoreGive( xUARTSemaphore );
 80017ae:	4b16      	ldr	r3, [pc, #88]	@ (8001808 <Capture_Temp_Sensor_Value_Task+0x130>)
 80017b0:	6818      	ldr	r0, [r3, #0]
 80017b2:	2300      	movs	r3, #0
 80017b4:	2200      	movs	r2, #0
 80017b6:	2100      	movs	r1, #0
 80017b8:	f004 f932 	bl	8005a20 <xQueueGenericSend>
		}
	}
	HAL_ADC_Stop(&adc2_heat_sensor);
 80017bc:	480b      	ldr	r0, [pc, #44]	@ (80017ec <Capture_Temp_Sensor_Value_Task+0x114>)
 80017be:	f000 fd53 	bl	8002268 <HAL_ADC_Stop>

	// xTskNotify --> To transmit the next Temperature Sensor's value.
	xTaskNotify(xTaskTransmitHeatSensor, 0, eNoAction);
 80017c2:	4b15      	ldr	r3, [pc, #84]	@ (8001818 <Capture_Temp_Sensor_Value_Task+0x140>)
 80017c4:	6818      	ldr	r0, [r3, #0]
 80017c6:	2300      	movs	r3, #0
 80017c8:	2200      	movs	r2, #0
 80017ca:	2100      	movs	r1, #0
 80017cc:	f005 fc2c 	bl	8007028 <xTaskGenericNotify>

}
 80017d0:	bf00      	nop
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	f3af 8000 	nop.w
 80017e0:	4cc25072 	.word	0x4cc25072
 80017e4:	3fb2bfdb 	.word	0x3fb2bfdb
 80017e8:	20000908 	.word	0x20000908
 80017ec:	200006e4 	.word	0x200006e4
 80017f0:	200008ec 	.word	0x200008ec
 80017f4:	40490000 	.word	0x40490000
 80017f8:	20000900 	.word	0x20000900
 80017fc:	200008b0 	.word	0x200008b0
 8001800:	40590000 	.word	0x40590000
 8001804:	200008f4 	.word	0x200008f4
 8001808:	200008a8 	.word	0x200008a8
 800180c:	0800c4f8 	.word	0x0800c4f8
 8001810:	200008b4 	.word	0x200008b4
 8001814:	2000074c 	.word	0x2000074c
 8001818:	20000898 	.word	0x20000898
 800181c:	00000000 	.word	0x00000000

08001820 <Capture_Potensiometer_Value_Task>:

TaskFunction_t Capture_Potensiometer_Value_Task(void * pvParameters)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]

	// Task's Notification value.
	static uint32_t PotensiometerNotificationValue = 0;

	// Wait for the TIM2 to complete a period before capturing again.
	xTaskNotifyWait(0, 0, &PotensiometerNotificationValue, portMAX_DELAY);
 8001828:	f04f 33ff 	mov.w	r3, #4294967295
 800182c:	4a3a      	ldr	r2, [pc, #232]	@ (8001918 <Capture_Potensiometer_Value_Task+0xf8>)
 800182e:	2100      	movs	r1, #0
 8001830:	2000      	movs	r0, #0
 8001832:	f005 fb99 	bl	8006f68 <xTaskNotifyWait>

	// Start potensiometer's reading.
	HAL_ADC_Start(&adc1_potensiometer);
 8001836:	4839      	ldr	r0, [pc, #228]	@ (800191c <Capture_Potensiometer_Value_Task+0xfc>)
 8001838:	f000 fc44 	bl	80020c4 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&adc1_potensiometer, 5) == HAL_OK){
 800183c:	2105      	movs	r1, #5
 800183e:	4837      	ldr	r0, [pc, #220]	@ (800191c <Capture_Potensiometer_Value_Task+0xfc>)
 8001840:	f000 fd45 	bl	80022ce <HAL_ADC_PollForConversion>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d153      	bne.n	80018f2 <Capture_Potensiometer_Value_Task+0xd2>
		potensiometer_value = HAL_ADC_GetValue(&adc1_potensiometer);
 800184a:	4834      	ldr	r0, [pc, #208]	@ (800191c <Capture_Potensiometer_Value_Task+0xfc>)
 800184c:	f000 fdca 	bl	80023e4 <HAL_ADC_GetValue>
 8001850:	4603      	mov	r3, r0
 8001852:	4a33      	ldr	r2, [pc, #204]	@ (8001920 <Capture_Potensiometer_Value_Task+0x100>)
 8001854:	6013      	str	r3, [r2, #0]
		// Update the PWM signal.
		intermediate = (int_val / 4096) * 19;
		__HAL_TIM_SET_COMPARE(&pwm_timer, TIM_CHANNEL_3, intermediate);
		Delay(20); // Delay 20ms*/

		potensiometer = potensiometer_value * 0.0007324;
 8001856:	4b32      	ldr	r3, [pc, #200]	@ (8001920 <Capture_Potensiometer_Value_Task+0x100>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe52 	bl	8000504 <__aeabi_ui2d>
 8001860:	a32b      	add	r3, pc, #172	@ (adr r3, 8001910 <Capture_Potensiometer_Value_Task+0xf0>)
 8001862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001866:	f7fe fec7 	bl	80005f8 <__aeabi_dmul>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	492d      	ldr	r1, [pc, #180]	@ (8001924 <Capture_Potensiometer_Value_Task+0x104>)
 8001870:	e9c1 2300 	strd	r2, r3, [r1]

		if( xSemaphoreTake( xPotensiometer_i2c, portMAX_DELAY ) == pdTRUE ){
 8001874:	4b2c      	ldr	r3, [pc, #176]	@ (8001928 <Capture_Potensiometer_Value_Task+0x108>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	4618      	mov	r0, r3
 800187e:	f004 f9d1 	bl	8005c24 <xQueueSemaphoreTake>
 8001882:	4603      	mov	r3, r0
 8001884:	2b01      	cmp	r3, #1
 8001886:	d117      	bne.n	80018b8 <Capture_Potensiometer_Value_Task+0x98>
			potensiometer_i2c = potensiometer * 100;
 8001888:	4b26      	ldr	r3, [pc, #152]	@ (8001924 <Capture_Potensiometer_Value_Task+0x104>)
 800188a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	4b26      	ldr	r3, [pc, #152]	@ (800192c <Capture_Potensiometer_Value_Task+0x10c>)
 8001894:	f7fe feb0 	bl	80005f8 <__aeabi_dmul>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	4610      	mov	r0, r2
 800189e:	4619      	mov	r1, r3
 80018a0:	f7ff f982 	bl	8000ba8 <__aeabi_d2uiz>
 80018a4:	4603      	mov	r3, r0
 80018a6:	4a22      	ldr	r2, [pc, #136]	@ (8001930 <Capture_Potensiometer_Value_Task+0x110>)
 80018a8:	6013      	str	r3, [r2, #0]
			xSemaphoreGive( xPotensiometer_i2c );
 80018aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001928 <Capture_Potensiometer_Value_Task+0x108>)
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	2300      	movs	r3, #0
 80018b0:	2200      	movs	r2, #0
 80018b2:	2100      	movs	r1, #0
 80018b4:	f004 f8b4 	bl	8005a20 <xQueueGenericSend>
		}

		if( xSemaphoreTake( xUARTSemaphore, portMAX_DELAY ) == pdTRUE ){
 80018b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001934 <Capture_Potensiometer_Value_Task+0x114>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f04f 31ff 	mov.w	r1, #4294967295
 80018c0:	4618      	mov	r0, r3
 80018c2:	f004 f9af 	bl	8005c24 <xQueueSemaphoreTake>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d112      	bne.n	80018f2 <Capture_Potensiometer_Value_Task+0xd2>
			sprintf(uart_buffer, "The Potensiometer has a value of: %1.2f Volt.\n\r", potensiometer);
 80018cc:	4b15      	ldr	r3, [pc, #84]	@ (8001924 <Capture_Potensiometer_Value_Task+0x104>)
 80018ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d2:	4919      	ldr	r1, [pc, #100]	@ (8001938 <Capture_Potensiometer_Value_Task+0x118>)
 80018d4:	4819      	ldr	r0, [pc, #100]	@ (800193c <Capture_Potensiometer_Value_Task+0x11c>)
 80018d6:	f007 f91d 	bl	8008b14 <siprintf>
			HAL_UART_Transmit_IT(&usart1, (const uint8_t* )uart_buffer, 50);
 80018da:	2232      	movs	r2, #50	@ 0x32
 80018dc:	4917      	ldr	r1, [pc, #92]	@ (800193c <Capture_Potensiometer_Value_Task+0x11c>)
 80018de:	4818      	ldr	r0, [pc, #96]	@ (8001940 <Capture_Potensiometer_Value_Task+0x120>)
 80018e0:	f003 f818 	bl	8004914 <HAL_UART_Transmit_IT>

			xSemaphoreGive( xUARTSemaphore );
 80018e4:	4b13      	ldr	r3, [pc, #76]	@ (8001934 <Capture_Potensiometer_Value_Task+0x114>)
 80018e6:	6818      	ldr	r0, [r3, #0]
 80018e8:	2300      	movs	r3, #0
 80018ea:	2200      	movs	r2, #0
 80018ec:	2100      	movs	r1, #0
 80018ee:	f004 f897 	bl	8005a20 <xQueueGenericSend>
		}
	}
	HAL_ADC_Stop(&adc1_potensiometer);
 80018f2:	480a      	ldr	r0, [pc, #40]	@ (800191c <Capture_Potensiometer_Value_Task+0xfc>)
 80018f4:	f000 fcb8 	bl	8002268 <HAL_ADC_Stop>

	// xTaskNotify --> To transmit the new  Potensiometer's value.
	xTaskNotify(xTaskTransmitPotensiometerValue, 0, eNoAction);
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <Capture_Potensiometer_Value_Task+0x124>)
 80018fa:	6818      	ldr	r0, [r3, #0]
 80018fc:	2300      	movs	r3, #0
 80018fe:	2200      	movs	r2, #0
 8001900:	2100      	movs	r1, #0
 8001902:	f005 fb91 	bl	8007028 <xTaskGenericNotify>

}
 8001906:	bf00      	nop
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	06177136 	.word	0x06177136
 8001914:	3f47ffd1 	.word	0x3f47ffd1
 8001918:	2000090c 	.word	0x2000090c
 800191c:	2000069c 	.word	0x2000069c
 8001920:	200008e8 	.word	0x200008e8
 8001924:	200008f8 	.word	0x200008f8
 8001928:	200008ac 	.word	0x200008ac
 800192c:	40590000 	.word	0x40590000
 8001930:	200008f0 	.word	0x200008f0
 8001934:	200008a8 	.word	0x200008a8
 8001938:	0800c52c 	.word	0x0800c52c
 800193c:	200008b4 	.word	0x200008b4
 8001940:	2000074c 	.word	0x2000074c
 8001944:	2000089c 	.word	0x2000089c

08001948 <Transmit_Temp_Sensor_Value_Task>:

TaskFunction_t Transmit_Temp_Sensor_Value_Task(void * pvParameters)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	// Wait for Capture_Temp_Sensor_Value_task to capture a new value and notify.
	xTaskNotifyWait(0, 0, &xTaskTransmitHeatSensor, portMAX_DELAY);
 8001950:	f04f 33ff 	mov.w	r3, #4294967295
 8001954:	4a1e      	ldr	r2, [pc, #120]	@ (80019d0 <Transmit_Temp_Sensor_Value_Task+0x88>)
 8001956:	2100      	movs	r1, #0
 8001958:	2000      	movs	r0, #0
 800195a:	f005 fb05 	bl	8006f68 <xTaskNotifyWait>

	if( xTransmitSemaphore != NULL && xTemp_sensor_i2c != NULL)
 800195e:	4b1d      	ldr	r3, [pc, #116]	@ (80019d4 <Transmit_Temp_Sensor_Value_Task+0x8c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d02e      	beq.n	80019c4 <Transmit_Temp_Sensor_Value_Task+0x7c>
 8001966:	4b1c      	ldr	r3, [pc, #112]	@ (80019d8 <Transmit_Temp_Sensor_Value_Task+0x90>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d02a      	beq.n	80019c4 <Transmit_Temp_Sensor_Value_Task+0x7c>
	    {
	        // See if we can obtain the semaphore.  If the semaphore is not available
	        if( xSemaphoreTake( xTransmitSemaphore, portMAX_DELAY ) == pdTRUE )
 800196e:	4b19      	ldr	r3, [pc, #100]	@ (80019d4 <Transmit_Temp_Sensor_Value_Task+0x8c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f04f 31ff 	mov.w	r1, #4294967295
 8001976:	4618      	mov	r0, r3
 8001978:	f004 f954 	bl	8005c24 <xQueueSemaphoreTake>
 800197c:	4603      	mov	r3, r0
 800197e:	2b01      	cmp	r3, #1
 8001980:	d120      	bne.n	80019c4 <Transmit_Temp_Sensor_Value_Task+0x7c>
	        {
		        if( xSemaphoreTake( xTemp_sensor_i2c, portMAX_DELAY ) == pdTRUE )
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <Transmit_Temp_Sensor_Value_Task+0x90>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f04f 31ff 	mov.w	r1, #4294967295
 800198a:	4618      	mov	r0, r3
 800198c:	f004 f94a 	bl	8005c24 <xQueueSemaphoreTake>
 8001990:	4603      	mov	r3, r0
 8001992:	2b01      	cmp	r3, #1
 8001994:	d10f      	bne.n	80019b6 <Transmit_Temp_Sensor_Value_Task+0x6e>
		        {
					// We were able to obtain the semaphore and can now access the
					// shared resource.

					HAL_I2C_Master_Transmit_DMA(&i2c, slave_i2c_addr << 1, &temp_sensor_i2c, sizeof(temp_sensor_i2c));
 8001996:	4b11      	ldr	r3, [pc, #68]	@ (80019dc <Transmit_Temp_Sensor_Value_Task+0x94>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	b299      	uxth	r1, r3
 800199e:	2304      	movs	r3, #4
 80019a0:	4a0f      	ldr	r2, [pc, #60]	@ (80019e0 <Transmit_Temp_Sensor_Value_Task+0x98>)
 80019a2:	4810      	ldr	r0, [pc, #64]	@ (80019e4 <Transmit_Temp_Sensor_Value_Task+0x9c>)
 80019a4:	f001 fd90 	bl	80034c8 <HAL_I2C_Master_Transmit_DMA>

					// We have finished accessing the shared resource.  Release the
					// semaphore.
		            xSemaphoreGive( xTemp_sensor_i2c );
 80019a8:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <Transmit_Temp_Sensor_Value_Task+0x90>)
 80019aa:	6818      	ldr	r0, [r3, #0]
 80019ac:	2300      	movs	r3, #0
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	f004 f835 	bl	8005a20 <xQueueGenericSend>
		        }
	            xSemaphoreGive( xTransmitSemaphore );
 80019b6:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <Transmit_Temp_Sensor_Value_Task+0x8c>)
 80019b8:	6818      	ldr	r0, [r3, #0]
 80019ba:	2300      	movs	r3, #0
 80019bc:	2200      	movs	r2, #0
 80019be:	2100      	movs	r1, #0
 80019c0:	f004 f82e 	bl	8005a20 <xQueueGenericSend>
	        }
	    }
}
 80019c4:	bf00      	nop
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000898 	.word	0x20000898
 80019d4:	200008a4 	.word	0x200008a4
 80019d8:	200008b0 	.word	0x200008b0
 80019dc:	20000000 	.word	0x20000000
 80019e0:	200008f4 	.word	0x200008f4
 80019e4:	200007f4 	.word	0x200007f4

080019e8 <Transmit_Potensiometer_Value_Task>:

TaskFunction_t Transmit_Potensiometer_Value_Task(void * pvParameters)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
	// Wait for Capture_Potensiometer_Value_task to capture a new value and notify.
	xTaskNotifyWait(0, 0, &xTaskTransmitPotensiometerValue, portMAX_DELAY);
 80019f0:	f04f 33ff 	mov.w	r3, #4294967295
 80019f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001a70 <Transmit_Potensiometer_Value_Task+0x88>)
 80019f6:	2100      	movs	r1, #0
 80019f8:	2000      	movs	r0, #0
 80019fa:	f005 fab5 	bl	8006f68 <xTaskNotifyWait>

	if( xTransmitSemaphore != NULL && xPotensiometer_i2c != NULL)
 80019fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <Transmit_Potensiometer_Value_Task+0x8c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d02e      	beq.n	8001a64 <Transmit_Potensiometer_Value_Task+0x7c>
 8001a06:	4b1c      	ldr	r3, [pc, #112]	@ (8001a78 <Transmit_Potensiometer_Value_Task+0x90>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d02a      	beq.n	8001a64 <Transmit_Potensiometer_Value_Task+0x7c>
	    {
	        // See if we can obtain the semaphore.  If the semaphore is not available
	        // wait 10 ticks to see if it becomes free.
	        if( xSemaphoreTake( xTransmitSemaphore, portMAX_DELAY ) == pdTRUE )
 8001a0e:	4b19      	ldr	r3, [pc, #100]	@ (8001a74 <Transmit_Potensiometer_Value_Task+0x8c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f04f 31ff 	mov.w	r1, #4294967295
 8001a16:	4618      	mov	r0, r3
 8001a18:	f004 f904 	bl	8005c24 <xQueueSemaphoreTake>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d120      	bne.n	8001a64 <Transmit_Potensiometer_Value_Task+0x7c>
	        {
		        if( xSemaphoreTake( xPotensiometer_i2c, portMAX_DELAY ) == pdTRUE )
 8001a22:	4b15      	ldr	r3, [pc, #84]	@ (8001a78 <Transmit_Potensiometer_Value_Task+0x90>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f04f 31ff 	mov.w	r1, #4294967295
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f004 f8fa 	bl	8005c24 <xQueueSemaphoreTake>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d10f      	bne.n	8001a56 <Transmit_Potensiometer_Value_Task+0x6e>
		        {
					// We were able to obtain the semaphore and can now access the
					// shared resource.

					HAL_I2C_Master_Transmit_DMA(&i2c, slave_i2c_addr << 1, &potensiometer_i2c, sizeof(potensiometer_i2c));
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <Transmit_Potensiometer_Value_Task+0x94>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	b299      	uxth	r1, r3
 8001a3e:	2304      	movs	r3, #4
 8001a40:	4a0f      	ldr	r2, [pc, #60]	@ (8001a80 <Transmit_Potensiometer_Value_Task+0x98>)
 8001a42:	4810      	ldr	r0, [pc, #64]	@ (8001a84 <Transmit_Potensiometer_Value_Task+0x9c>)
 8001a44:	f001 fd40 	bl	80034c8 <HAL_I2C_Master_Transmit_DMA>

					// We have finished accessing the shared resource.  Release the
					// semaphore.
		            xSemaphoreGive( xPotensiometer_i2c );
 8001a48:	4b0b      	ldr	r3, [pc, #44]	@ (8001a78 <Transmit_Potensiometer_Value_Task+0x90>)
 8001a4a:	6818      	ldr	r0, [r3, #0]
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2100      	movs	r1, #0
 8001a52:	f003 ffe5 	bl	8005a20 <xQueueGenericSend>
		        }
	            xSemaphoreGive( xTransmitSemaphore );
 8001a56:	4b07      	ldr	r3, [pc, #28]	@ (8001a74 <Transmit_Potensiometer_Value_Task+0x8c>)
 8001a58:	6818      	ldr	r0, [r3, #0]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	2100      	movs	r1, #0
 8001a60:	f003 ffde 	bl	8005a20 <xQueueGenericSend>
	        }
	    }
}
 8001a64:	bf00      	nop
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	2000089c 	.word	0x2000089c
 8001a74:	200008a4 	.word	0x200008a4
 8001a78:	200008ac 	.word	0x200008ac
 8001a7c:	20000000 	.word	0x20000000
 8001a80:	200008f0 	.word	0x200008f0
 8001a84:	200007f4 	.word	0x200007f4

08001a88 <HAL_MspInit>:
 *      Author: gigio
 */
#include "main_custom.h"

void HAL_MspInit(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a8c:	2003      	movs	r0, #3
 8001a8e:	f000 ff82 	bl	8002996 <HAL_NVIC_SetPriorityGrouping>

	// Enable necessary IRQs
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2100      	movs	r1, #0
 8001a96:	f06f 000b 	mvn.w	r0, #11
 8001a9a:	f000 ff87 	bl	80029ac <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	f06f 000a 	mvn.w	r0, #10
 8001aa6:	f000 ff81 	bl	80029ac <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2100      	movs	r1, #0
 8001aae:	f06f 0009 	mvn.w	r0, #9
 8001ab2:	f000 ff7b 	bl	80029ac <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2103      	movs	r1, #3
 8001aba:	f04f 30ff 	mov.w	r0, #4294967295
 8001abe:	f000 ff75 	bl	80029ac <HAL_NVIC_SetPriority>

	HAL_NVIC_EnableIRQ(MemoryManagement_IRQn);
 8001ac2:	f06f 000b 	mvn.w	r0, #11
 8001ac6:	f000 ff8d 	bl	80029e4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(BusFault_IRQn);
 8001aca:	f06f 000a 	mvn.w	r0, #10
 8001ace:	f000 ff89 	bl	80029e4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(UsageFault_IRQn);
 8001ad2:	f06f 0009 	mvn.w	r0, #9
 8001ad6:	f000 ff85 	bl	80029e4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(SysTick_IRQn);
 8001ada:	f04f 30ff 	mov.w	r0, #4294967295
 8001ade:	f000 ff81 	bl	80029e4 <HAL_NVIC_EnableIRQ>

}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08a      	sub	sp, #40	@ 0x28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);
	GPIO_InitTypeDef gpio_analog;

	memset(&gpio_analog, 0, sizeof(gpio_analog));
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	2214      	movs	r2, #20
 8001af6:	2100      	movs	r1, #0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f007 f870 	bl	8008bde <memset>

	// Enable the clocks.
	__HAL_RCC_ADC1_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	4b1d      	ldr	r3, [pc, #116]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b06:	4a1c      	ldr	r2, [pc, #112]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_ADC2_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b16      	ldr	r3, [pc, #88]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b22:	4a15      	ldr	r2, [pc, #84]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b2a:	4b13      	ldr	r3, [pc, #76]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <HAL_ADC_MspInit+0x90>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60bb      	str	r3, [r7, #8]
 8001b50:	68bb      	ldr	r3, [r7, #8]

	gpio_analog.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001b52:	2303      	movs	r3, #3
 8001b54:	617b      	str	r3, [r7, #20]
	gpio_analog.Speed = GPIO_SPEED_FREQ_LOW;
 8001b56:	2300      	movs	r3, #0
 8001b58:	623b      	str	r3, [r7, #32]
	gpio_analog.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
	gpio_analog.Mode = GPIO_MODE_ANALOG;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &gpio_analog);
 8001b62:	f107 0314 	add.w	r3, r7, #20
 8001b66:	4619      	mov	r1, r3
 8001b68:	4804      	ldr	r0, [pc, #16]	@ (8001b7c <HAL_ADC_MspInit+0x94>)
 8001b6a:	f001 f9cd 	bl	8002f08 <HAL_GPIO_Init>

}
 8001b6e:	bf00      	nop
 8001b70:	3728      	adds	r7, #40	@ 0x28
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40020000 	.word	0x40020000

08001b80 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	@ 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	UNUSED(hi2c);
	GPIO_InitTypeDef gpio_i2c;

	memset(&gpio_i2c, 0, sizeof(gpio_i2c));
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	2214      	movs	r2, #20
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f007 f824 	bl	8008bde <memset>

	// Enable the I2C and GPIO PORT B clock.
	__HAL_RCC_I2C2_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	4b17      	ldr	r3, [pc, #92]	@ (8001bf8 <HAL_I2C_MspInit+0x78>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	4a16      	ldr	r2, [pc, #88]	@ (8001bf8 <HAL_I2C_MspInit+0x78>)
 8001ba0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba6:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <HAL_I2C_MspInit+0x78>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	4b10      	ldr	r3, [pc, #64]	@ (8001bf8 <HAL_I2C_MspInit+0x78>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	4a0f      	ldr	r2, [pc, #60]	@ (8001bf8 <HAL_I2C_MspInit+0x78>)
 8001bbc:	f043 0302 	orr.w	r3, r3, #2
 8001bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf8 <HAL_I2C_MspInit+0x78>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]

	gpio_i2c.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8001bce:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001bd2:	617b      	str	r3, [r7, #20]
	gpio_i2c.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
	gpio_i2c.Mode = GPIO_MODE_AF_OD;
 8001bd8:	2312      	movs	r3, #18
 8001bda:	61bb      	str	r3, [r7, #24]
	gpio_i2c.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	61fb      	str	r3, [r7, #28]
	gpio_i2c.Alternate = GPIO_AF4_I2C2;
 8001be0:	2304      	movs	r3, #4
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_GPIO_Init(GPIOB,  &gpio_i2c);
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	4619      	mov	r1, r3
 8001bea:	4804      	ldr	r0, [pc, #16]	@ (8001bfc <HAL_I2C_MspInit+0x7c>)
 8001bec:	f001 f98c 	bl	8002f08 <HAL_GPIO_Init>

}
 8001bf0:	bf00      	nop
 8001bf2:	3728      	adds	r7, #40	@ 0x28
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020400 	.word	0x40020400

08001c00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08a      	sub	sp, #40	@ 0x28
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
	UNUSED(huart);
	GPIO_InitTypeDef gpio_uart;

	memset(&gpio_uart, 0, sizeof(gpio_uart));
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	2214      	movs	r2, #20
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4618      	mov	r0, r3
 8001c12:	f006 ffe4 	bl	8008bde <memset>

	// Enable the UART and GPIO PORTB clock.
	__HAL_RCC_USART1_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c88 <HAL_UART_MspInit+0x88>)
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	4a1a      	ldr	r2, [pc, #104]	@ (8001c88 <HAL_UART_MspInit+0x88>)
 8001c20:	f043 0310 	orr.w	r3, r3, #16
 8001c24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c26:	4b18      	ldr	r3, [pc, #96]	@ (8001c88 <HAL_UART_MspInit+0x88>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2a:	f003 0310 	and.w	r3, r3, #16
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <HAL_UART_MspInit+0x88>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a13      	ldr	r2, [pc, #76]	@ (8001c88 <HAL_UART_MspInit+0x88>)
 8001c3c:	f043 0302 	orr.w	r3, r3, #2
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <HAL_UART_MspInit+0x88>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]

	gpio_uart.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001c4e:	23c0      	movs	r3, #192	@ 0xc0
 8001c50:	617b      	str	r3, [r7, #20]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8001c52:	2300      	movs	r3, #0
 8001c54:	623b      	str	r3, [r7, #32]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8001c56:	2302      	movs	r3, #2
 8001c58:	61bb      	str	r3, [r7, #24]
	gpio_uart.Alternate = GPIO_AF7_USART1;
 8001c5a:	2307      	movs	r3, #7
 8001c5c:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_uart.Pull = GPIO_PULLUP;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(GPIOB, &gpio_uart);
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	4619      	mov	r1, r3
 8001c68:	4808      	ldr	r0, [pc, #32]	@ (8001c8c <HAL_UART_MspInit+0x8c>)
 8001c6a:	f001 f94d 	bl	8002f08 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	210f      	movs	r1, #15
 8001c72:	2025      	movs	r0, #37	@ 0x25
 8001c74:	f000 fe9a 	bl	80029ac <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c78:	2025      	movs	r0, #37	@ 0x25
 8001c7a:	f000 feb3 	bl	80029e4 <HAL_NVIC_EnableIRQ>

}
 8001c7e:	bf00      	nop
 8001c80:	3728      	adds	r7, #40	@ 0x28
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40020400 	.word	0x40020400

08001c90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	// Enable clock in TIM2.
	__HAL_RCC_TIM2_CLK_ENABLE();
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <HAL_TIM_Base_MspInit+0x3c>)
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ccc <HAL_TIM_Base_MspInit+0x3c>)
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca8:	4b08      	ldr	r3, [pc, #32]	@ (8001ccc <HAL_TIM_Base_MspInit+0x3c>)
 8001caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	68fb      	ldr	r3, [r7, #12]

	HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	210f      	movs	r1, #15
 8001cb8:	201c      	movs	r0, #28
 8001cba:	f000 fe77 	bl	80029ac <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cbe:	201c      	movs	r0, #28
 8001cc0:	f000 fe90 	bl	80029e4 <HAL_NVIC_EnableIRQ>
}
 8001cc4:	bf00      	nop
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40023800 	.word	0x40023800

08001cd0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08c      	sub	sp, #48	@ 0x30
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8001da0 <HAL_InitTick+0xd0>)
 8001ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce8:	4a2d      	ldr	r2, [pc, #180]	@ (8001da0 <HAL_InitTick+0xd0>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8001da0 <HAL_InitTick+0xd0>)
 8001cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cfc:	f107 020c 	add.w	r2, r7, #12
 8001d00:	f107 0310 	add.w	r3, r7, #16
 8001d04:	4611      	mov	r1, r2
 8001d06:	4618      	mov	r0, r3
 8001d08:	f002 faf0 	bl	80042ec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001d0c:	f002 fada 	bl	80042c4 <HAL_RCC_GetPCLK2Freq>
 8001d10:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d14:	4a23      	ldr	r2, [pc, #140]	@ (8001da4 <HAL_InitTick+0xd4>)
 8001d16:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1a:	0c9b      	lsrs	r3, r3, #18
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d20:	4b21      	ldr	r3, [pc, #132]	@ (8001da8 <HAL_InitTick+0xd8>)
 8001d22:	4a22      	ldr	r2, [pc, #136]	@ (8001dac <HAL_InitTick+0xdc>)
 8001d24:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001d26:	4b20      	ldr	r3, [pc, #128]	@ (8001da8 <HAL_InitTick+0xd8>)
 8001d28:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d2c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d2e:	4a1e      	ldr	r2, [pc, #120]	@ (8001da8 <HAL_InitTick+0xd8>)
 8001d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d32:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001d34:	4b1c      	ldr	r3, [pc, #112]	@ (8001da8 <HAL_InitTick+0xd8>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001da8 <HAL_InitTick+0xd8>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d40:	4b19      	ldr	r3, [pc, #100]	@ (8001da8 <HAL_InitTick+0xd8>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001d46:	4818      	ldr	r0, [pc, #96]	@ (8001da8 <HAL_InitTick+0xd8>)
 8001d48:	f002 fb02 	bl	8004350 <HAL_TIM_Base_Init>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001d52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d11b      	bne.n	8001d92 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001d5a:	4813      	ldr	r0, [pc, #76]	@ (8001da8 <HAL_InitTick+0xd8>)
 8001d5c:	f002 fb48 	bl	80043f0 <HAL_TIM_Base_Start_IT>
 8001d60:	4603      	mov	r3, r0
 8001d62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001d66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d111      	bne.n	8001d92 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001d6e:	2019      	movs	r0, #25
 8001d70:	f000 fe38 	bl	80029e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b0f      	cmp	r3, #15
 8001d78:	d808      	bhi.n	8001d8c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	2019      	movs	r0, #25
 8001d80:	f000 fe14 	bl	80029ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d84:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <HAL_InitTick+0xe0>)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	e002      	b.n	8001d92 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001d92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3730      	adds	r7, #48	@ 0x30
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40023800 	.word	0x40023800
 8001da4:	431bde83 	.word	0x431bde83
 8001da8:	20000910 	.word	0x20000910
 8001dac:	40010000 	.word	0x40010000
 8001db0:	20000008 	.word	0x20000008

08001db4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return 1;
 8001db8:	2301      	movs	r3, #1
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <_kill>:

int _kill(int pid, int sig)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dce:	f006 ffb7 	bl	8008d40 <__errno>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2216      	movs	r2, #22
 8001dd6:	601a      	str	r2, [r3, #0]
  return -1;
 8001dd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_exit>:

void _exit (int status)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dec:	f04f 31ff 	mov.w	r1, #4294967295
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ffe7 	bl	8001dc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001df6:	bf00      	nop
 8001df8:	e7fd      	b.n	8001df6 <_exit+0x12>

08001dfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b086      	sub	sp, #24
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	60f8      	str	r0, [r7, #12]
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	e00a      	b.n	8001e22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e0c:	f3af 8000 	nop.w
 8001e10:	4601      	mov	r1, r0
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	1c5a      	adds	r2, r3, #1
 8001e16:	60ba      	str	r2, [r7, #8]
 8001e18:	b2ca      	uxtb	r2, r1
 8001e1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	dbf0      	blt.n	8001e0c <_read+0x12>
  }

  return len;
 8001e2a:	687b      	ldr	r3, [r7, #4]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3718      	adds	r7, #24
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
 8001e44:	e009      	b.n	8001e5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	1c5a      	adds	r2, r3, #1
 8001e4a:	60ba      	str	r2, [r7, #8]
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	3301      	adds	r3, #1
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	697a      	ldr	r2, [r7, #20]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	dbf1      	blt.n	8001e46 <_write+0x12>
  }
  return len;
 8001e62:	687b      	ldr	r3, [r7, #4]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <_close>:

int _close(int file)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e94:	605a      	str	r2, [r3, #4]
  return 0;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <_isatty>:

int _isatty(int file)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001eac:	2301      	movs	r3, #1
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b085      	sub	sp, #20
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	60f8      	str	r0, [r7, #12]
 8001ec2:	60b9      	str	r1, [r7, #8]
 8001ec4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001edc:	4a14      	ldr	r2, [pc, #80]	@ (8001f30 <_sbrk+0x5c>)
 8001ede:	4b15      	ldr	r3, [pc, #84]	@ (8001f34 <_sbrk+0x60>)
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ee8:	4b13      	ldr	r3, [pc, #76]	@ (8001f38 <_sbrk+0x64>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d102      	bne.n	8001ef6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef0:	4b11      	ldr	r3, [pc, #68]	@ (8001f38 <_sbrk+0x64>)
 8001ef2:	4a12      	ldr	r2, [pc, #72]	@ (8001f3c <_sbrk+0x68>)
 8001ef4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ef6:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <_sbrk+0x64>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4413      	add	r3, r2
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d207      	bcs.n	8001f14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f04:	f006 ff1c 	bl	8008d40 <__errno>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f12:	e009      	b.n	8001f28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f14:	4b08      	ldr	r3, [pc, #32]	@ (8001f38 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1a:	4b07      	ldr	r3, [pc, #28]	@ (8001f38 <_sbrk+0x64>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4413      	add	r3, r2
 8001f22:	4a05      	ldr	r2, [pc, #20]	@ (8001f38 <_sbrk+0x64>)
 8001f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f26:	68fb      	ldr	r3, [r7, #12]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20020000 	.word	0x20020000
 8001f34:	00000400 	.word	0x00000400
 8001f38:	20000958 	.word	0x20000958
 8001f3c:	20004800 	.word	0x20004800

08001f40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f44:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <SystemInit+0x20>)
 8001f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f4a:	4a05      	ldr	r2, [pc, #20]	@ (8001f60 <SystemInit+0x20>)
 8001f4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f68:	f7ff ffea 	bl	8001f40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f6c:	480c      	ldr	r0, [pc, #48]	@ (8001fa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f6e:	490d      	ldr	r1, [pc, #52]	@ (8001fa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f70:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f74:	e002      	b.n	8001f7c <LoopCopyDataInit>

08001f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7a:	3304      	adds	r3, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f80:	d3f9      	bcc.n	8001f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f82:	4a0a      	ldr	r2, [pc, #40]	@ (8001fac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f84:	4c0a      	ldr	r4, [pc, #40]	@ (8001fb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f88:	e001      	b.n	8001f8e <LoopFillZerobss>

08001f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f8c:	3204      	adds	r2, #4

08001f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f90:	d3fb      	bcc.n	8001f8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f92:	f006 fedb 	bl	8008d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f96:	f7ff f88b 	bl	80010b0 <main>
  bx  lr    
 8001f9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001fa8:	0800c9bc 	.word	0x0800c9bc
  ldr r2, =_sbss
 8001fac:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fb0:	20004800 	.word	0x20004800

08001fb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb4:	e7fe      	b.n	8001fb4 <ADC_IRQHandler>
	...

08001fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff8 <HAL_Init+0x40>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff8 <HAL_Init+0x40>)
 8001fc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <HAL_Init+0x40>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <HAL_Init+0x40>)
 8001fce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd4:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <HAL_Init+0x40>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a07      	ldr	r2, [pc, #28]	@ (8001ff8 <HAL_Init+0x40>)
 8001fda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe0:	2003      	movs	r0, #3
 8001fe2:	f000 fcd8 	bl	8002996 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fe6:	200f      	movs	r0, #15
 8001fe8:	f7ff fe72 	bl	8001cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fec:	f7ff fd4c 	bl	8001a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023c00 	.word	0x40023c00

08001ffc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002000:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_IncTick+0x20>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <HAL_IncTick+0x24>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4413      	add	r3, r2
 800200c:	4a04      	ldr	r2, [pc, #16]	@ (8002020 <HAL_IncTick+0x24>)
 800200e:	6013      	str	r3, [r2, #0]
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	2000000c 	.word	0x2000000c
 8002020:	2000095c 	.word	0x2000095c

08002024 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return uwTick;
 8002028:	4b03      	ldr	r3, [pc, #12]	@ (8002038 <HAL_GetTick+0x14>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	2000095c 	.word	0x2000095c

0800203c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002044:	2300      	movs	r3, #0
 8002046:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e033      	b.n	80020ba <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	2b00      	cmp	r3, #0
 8002058:	d109      	bne.n	800206e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff fd44 	bl	8001ae8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	f003 0310 	and.w	r3, r3, #16
 8002076:	2b00      	cmp	r3, #0
 8002078:	d118      	bne.n	80020ac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002082:	f023 0302 	bic.w	r3, r3, #2
 8002086:	f043 0202 	orr.w	r2, r3, #2
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 fad8 	bl	8002644 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	f023 0303 	bic.w	r3, r3, #3
 80020a2:	f043 0201 	orr.w	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	641a      	str	r2, [r3, #64]	@ 0x40
 80020aa:	e001      	b.n	80020b0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80020cc:	2300      	movs	r3, #0
 80020ce:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d101      	bne.n	80020de <HAL_ADC_Start+0x1a>
 80020da:	2302      	movs	r3, #2
 80020dc:	e0b2      	b.n	8002244 <HAL_ADC_Start+0x180>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2201      	movs	r2, #1
 80020e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d018      	beq.n	8002126 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0201 	orr.w	r2, r2, #1
 8002102:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002104:	4b52      	ldr	r3, [pc, #328]	@ (8002250 <HAL_ADC_Start+0x18c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a52      	ldr	r2, [pc, #328]	@ (8002254 <HAL_ADC_Start+0x190>)
 800210a:	fba2 2303 	umull	r2, r3, r2, r3
 800210e:	0c9a      	lsrs	r2, r3, #18
 8002110:	4613      	mov	r3, r2
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	4413      	add	r3, r2
 8002116:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002118:	e002      	b.n	8002120 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	3b01      	subs	r3, #1
 800211e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f9      	bne.n	800211a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	2b01      	cmp	r3, #1
 8002132:	d17a      	bne.n	800222a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002138:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800213c:	f023 0301 	bic.w	r3, r3, #1
 8002140:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002152:	2b00      	cmp	r3, #0
 8002154:	d007      	beq.n	8002166 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800215e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800216e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002172:	d106      	bne.n	8002182 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002178:	f023 0206 	bic.w	r2, r3, #6
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002180:	e002      	b.n	8002188 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002190:	4b31      	ldr	r3, [pc, #196]	@ (8002258 <HAL_ADC_Start+0x194>)
 8002192:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800219c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f003 031f 	and.w	r3, r3, #31
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d12a      	bne.n	8002200 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a2b      	ldr	r2, [pc, #172]	@ (800225c <HAL_ADC_Start+0x198>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d015      	beq.n	80021e0 <HAL_ADC_Start+0x11c>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a29      	ldr	r2, [pc, #164]	@ (8002260 <HAL_ADC_Start+0x19c>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d105      	bne.n	80021ca <HAL_ADC_Start+0x106>
 80021be:	4b26      	ldr	r3, [pc, #152]	@ (8002258 <HAL_ADC_Start+0x194>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f003 031f 	and.w	r3, r3, #31
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00a      	beq.n	80021e0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a25      	ldr	r2, [pc, #148]	@ (8002264 <HAL_ADC_Start+0x1a0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d136      	bne.n	8002242 <HAL_ADC_Start+0x17e>
 80021d4:	4b20      	ldr	r3, [pc, #128]	@ (8002258 <HAL_ADC_Start+0x194>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 0310 	and.w	r3, r3, #16
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d130      	bne.n	8002242 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d129      	bne.n	8002242 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021fc:	609a      	str	r2, [r3, #8]
 80021fe:	e020      	b.n	8002242 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a15      	ldr	r2, [pc, #84]	@ (800225c <HAL_ADC_Start+0x198>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d11b      	bne.n	8002242 <HAL_ADC_Start+0x17e>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d114      	bne.n	8002242 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002226:	609a      	str	r2, [r3, #8]
 8002228:	e00b      	b.n	8002242 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	f043 0210 	orr.w	r2, r3, #16
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223a:	f043 0201 	orr.w	r2, r3, #1
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3714      	adds	r7, #20
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	20000004 	.word	0x20000004
 8002254:	431bde83 	.word	0x431bde83
 8002258:	40012300 	.word	0x40012300
 800225c:	40012000 	.word	0x40012000
 8002260:	40012100 	.word	0x40012100
 8002264:	40012200 	.word	0x40012200

08002268 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002276:	2b01      	cmp	r3, #1
 8002278:	d101      	bne.n	800227e <HAL_ADC_Stop+0x16>
 800227a:	2302      	movs	r3, #2
 800227c:	e021      	b.n	80022c2 <HAL_ADC_Stop+0x5a>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2201      	movs	r2, #1
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 0201 	bic.w	r2, r2, #1
 8002294:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d109      	bne.n	80022b8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022ac:	f023 0301 	bic.w	r3, r3, #1
 80022b0:	f043 0201 	orr.w	r2, r3, #1
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b084      	sub	sp, #16
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
 80022d6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80022d8:	2300      	movs	r3, #0
 80022da:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ea:	d113      	bne.n	8002314 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022fa:	d10b      	bne.n	8002314 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	f043 0220 	orr.w	r2, r3, #32
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e063      	b.n	80023dc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002314:	f7ff fe86 	bl	8002024 <HAL_GetTick>
 8002318:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800231a:	e021      	b.n	8002360 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002322:	d01d      	beq.n	8002360 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d007      	beq.n	800233a <HAL_ADC_PollForConversion+0x6c>
 800232a:	f7ff fe7b 	bl	8002024 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d212      	bcs.n	8002360 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b02      	cmp	r3, #2
 8002346:	d00b      	beq.n	8002360 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	f043 0204 	orr.w	r2, r3, #4
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e03d      	b.n	80023dc <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b02      	cmp	r3, #2
 800236c:	d1d6      	bne.n	800231c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f06f 0212 	mvn.w	r2, #18
 8002376:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d123      	bne.n	80023da <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002396:	2b00      	cmp	r3, #0
 8002398:	d11f      	bne.n	80023da <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d006      	beq.n	80023b6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d111      	bne.n	80023da <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d105      	bne.n	80023da <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d2:	f043 0201 	orr.w	r2, r3, #1
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
	...

08002400 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800240a:	2300      	movs	r3, #0
 800240c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002414:	2b01      	cmp	r3, #1
 8002416:	d101      	bne.n	800241c <HAL_ADC_ConfigChannel+0x1c>
 8002418:	2302      	movs	r3, #2
 800241a:	e105      	b.n	8002628 <HAL_ADC_ConfigChannel+0x228>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b09      	cmp	r3, #9
 800242a:	d925      	bls.n	8002478 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68d9      	ldr	r1, [r3, #12]
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	b29b      	uxth	r3, r3
 8002438:	461a      	mov	r2, r3
 800243a:	4613      	mov	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	4413      	add	r3, r2
 8002440:	3b1e      	subs	r3, #30
 8002442:	2207      	movs	r2, #7
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43da      	mvns	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	400a      	ands	r2, r1
 8002450:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68d9      	ldr	r1, [r3, #12]
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	b29b      	uxth	r3, r3
 8002462:	4618      	mov	r0, r3
 8002464:	4603      	mov	r3, r0
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4403      	add	r3, r0
 800246a:	3b1e      	subs	r3, #30
 800246c:	409a      	lsls	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	430a      	orrs	r2, r1
 8002474:	60da      	str	r2, [r3, #12]
 8002476:	e022      	b.n	80024be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6919      	ldr	r1, [r3, #16]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	b29b      	uxth	r3, r3
 8002484:	461a      	mov	r2, r3
 8002486:	4613      	mov	r3, r2
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	4413      	add	r3, r2
 800248c:	2207      	movs	r2, #7
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	43da      	mvns	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	400a      	ands	r2, r1
 800249a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6919      	ldr	r1, [r3, #16]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	4618      	mov	r0, r3
 80024ae:	4603      	mov	r3, r0
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	4403      	add	r3, r0
 80024b4:	409a      	lsls	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b06      	cmp	r3, #6
 80024c4:	d824      	bhi.n	8002510 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	3b05      	subs	r3, #5
 80024d8:	221f      	movs	r2, #31
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43da      	mvns	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	400a      	ands	r2, r1
 80024e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	4618      	mov	r0, r3
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685a      	ldr	r2, [r3, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	4413      	add	r3, r2
 8002500:	3b05      	subs	r3, #5
 8002502:	fa00 f203 	lsl.w	r2, r0, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	635a      	str	r2, [r3, #52]	@ 0x34
 800250e:	e04c      	b.n	80025aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	2b0c      	cmp	r3, #12
 8002516:	d824      	bhi.n	8002562 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	3b23      	subs	r3, #35	@ 0x23
 800252a:	221f      	movs	r2, #31
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43da      	mvns	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	400a      	ands	r2, r1
 8002538:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	b29b      	uxth	r3, r3
 8002546:	4618      	mov	r0, r3
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	4613      	mov	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4413      	add	r3, r2
 8002552:	3b23      	subs	r3, #35	@ 0x23
 8002554:	fa00 f203 	lsl.w	r2, r0, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	430a      	orrs	r2, r1
 800255e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002560:	e023      	b.n	80025aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	4613      	mov	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	4413      	add	r3, r2
 8002572:	3b41      	subs	r3, #65	@ 0x41
 8002574:	221f      	movs	r2, #31
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43da      	mvns	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	400a      	ands	r2, r1
 8002582:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	b29b      	uxth	r3, r3
 8002590:	4618      	mov	r0, r3
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	3b41      	subs	r3, #65	@ 0x41
 800259e:	fa00 f203 	lsl.w	r2, r0, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025aa:	4b22      	ldr	r3, [pc, #136]	@ (8002634 <HAL_ADC_ConfigChannel+0x234>)
 80025ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a21      	ldr	r2, [pc, #132]	@ (8002638 <HAL_ADC_ConfigChannel+0x238>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d109      	bne.n	80025cc <HAL_ADC_ConfigChannel+0x1cc>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2b12      	cmp	r3, #18
 80025be:	d105      	bne.n	80025cc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a19      	ldr	r2, [pc, #100]	@ (8002638 <HAL_ADC_ConfigChannel+0x238>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d123      	bne.n	800261e <HAL_ADC_ConfigChannel+0x21e>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2b10      	cmp	r3, #16
 80025dc:	d003      	beq.n	80025e6 <HAL_ADC_ConfigChannel+0x1e6>
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2b11      	cmp	r3, #17
 80025e4:	d11b      	bne.n	800261e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2b10      	cmp	r3, #16
 80025f8:	d111      	bne.n	800261e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025fa:	4b10      	ldr	r3, [pc, #64]	@ (800263c <HAL_ADC_ConfigChannel+0x23c>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a10      	ldr	r2, [pc, #64]	@ (8002640 <HAL_ADC_ConfigChannel+0x240>)
 8002600:	fba2 2303 	umull	r2, r3, r2, r3
 8002604:	0c9a      	lsrs	r2, r3, #18
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002610:	e002      	b.n	8002618 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	3b01      	subs	r3, #1
 8002616:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1f9      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	40012300 	.word	0x40012300
 8002638:	40012000 	.word	0x40012000
 800263c:	20000004 	.word	0x20000004
 8002640:	431bde83 	.word	0x431bde83

08002644 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800264c:	4b79      	ldr	r3, [pc, #484]	@ (8002834 <ADC_Init+0x1f0>)
 800264e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	431a      	orrs	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002678:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6859      	ldr	r1, [r3, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	021a      	lsls	r2, r3, #8
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800269c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	430a      	orrs	r2, r1
 80026ae:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6899      	ldr	r1, [r3, #8]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d6:	4a58      	ldr	r2, [pc, #352]	@ (8002838 <ADC_Init+0x1f4>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d022      	beq.n	8002722 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6899      	ldr	r1, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800270c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6899      	ldr	r1, [r3, #8]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	e00f      	b.n	8002742 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002730:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002740:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0202 	bic.w	r2, r2, #2
 8002750:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	6899      	ldr	r1, [r3, #8]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7e1b      	ldrb	r3, [r3, #24]
 800275c:	005a      	lsls	r2, r3, #1
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 3020 	ldrb.w	r3, [r3, #32]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d01b      	beq.n	80027a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800277e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800278e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6859      	ldr	r1, [r3, #4]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	3b01      	subs	r3, #1
 800279c:	035a      	lsls	r2, r3, #13
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]
 80027a6:	e007      	b.n	80027b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027b6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80027c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	051a      	lsls	r2, r3, #20
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80027ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6899      	ldr	r1, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80027fa:	025a      	lsls	r2, r3, #9
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689a      	ldr	r2, [r3, #8]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002812:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6899      	ldr	r1, [r3, #8]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	029a      	lsls	r2, r3, #10
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	609a      	str	r2, [r3, #8]
}
 8002828:	bf00      	nop
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	40012300 	.word	0x40012300
 8002838:	0f000001 	.word	0x0f000001

0800283c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800284c:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002858:	4013      	ands	r3, r2
 800285a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002864:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800286c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800286e:	4a04      	ldr	r2, [pc, #16]	@ (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	60d3      	str	r3, [r2, #12]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002888:	4b04      	ldr	r3, [pc, #16]	@ (800289c <__NVIC_GetPriorityGrouping+0x18>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	f003 0307 	and.w	r3, r3, #7
}
 8002892:	4618      	mov	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	db0b      	blt.n	80028ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	f003 021f 	and.w	r2, r3, #31
 80028b8:	4907      	ldr	r1, [pc, #28]	@ (80028d8 <__NVIC_EnableIRQ+0x38>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	2001      	movs	r0, #1
 80028c2:	fa00 f202 	lsl.w	r2, r0, r2
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000e100 	.word	0xe000e100

080028dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	6039      	str	r1, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	db0a      	blt.n	8002906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	490c      	ldr	r1, [pc, #48]	@ (8002928 <__NVIC_SetPriority+0x4c>)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	440b      	add	r3, r1
 8002900:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002904:	e00a      	b.n	800291c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	b2da      	uxtb	r2, r3
 800290a:	4908      	ldr	r1, [pc, #32]	@ (800292c <__NVIC_SetPriority+0x50>)
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	3b04      	subs	r3, #4
 8002914:	0112      	lsls	r2, r2, #4
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	440b      	add	r3, r1
 800291a:	761a      	strb	r2, [r3, #24]
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000e100 	.word	0xe000e100
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002930:	b480      	push	{r7}
 8002932:	b089      	sub	sp, #36	@ 0x24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f1c3 0307 	rsb	r3, r3, #7
 800294a:	2b04      	cmp	r3, #4
 800294c:	bf28      	it	cs
 800294e:	2304      	movcs	r3, #4
 8002950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3304      	adds	r3, #4
 8002956:	2b06      	cmp	r3, #6
 8002958:	d902      	bls.n	8002960 <NVIC_EncodePriority+0x30>
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3b03      	subs	r3, #3
 800295e:	e000      	b.n	8002962 <NVIC_EncodePriority+0x32>
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002964:	f04f 32ff 	mov.w	r2, #4294967295
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43da      	mvns	r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	401a      	ands	r2, r3
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002978:	f04f 31ff 	mov.w	r1, #4294967295
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	fa01 f303 	lsl.w	r3, r1, r3
 8002982:	43d9      	mvns	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	4313      	orrs	r3, r2
         );
}
 800298a:	4618      	mov	r0, r3
 800298c:	3724      	adds	r7, #36	@ 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7ff ff4c 	bl	800283c <__NVIC_SetPriorityGrouping>
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
 80029b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029be:	f7ff ff61 	bl	8002884 <__NVIC_GetPriorityGrouping>
 80029c2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	68b9      	ldr	r1, [r7, #8]
 80029c8:	6978      	ldr	r0, [r7, #20]
 80029ca:	f7ff ffb1 	bl	8002930 <NVIC_EncodePriority>
 80029ce:	4602      	mov	r2, r0
 80029d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029d4:	4611      	mov	r1, r2
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff ff80 	bl	80028dc <__NVIC_SetPriority>
}
 80029dc:	bf00      	nop
 80029de:	3718      	adds	r7, #24
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff ff54 	bl	80028a0 <__NVIC_EnableIRQ>
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a0c:	f7ff fb0a 	bl	8002024 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e099      	b.n	8002b50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2202      	movs	r2, #2
 8002a20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 0201 	bic.w	r2, r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a3c:	e00f      	b.n	8002a5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a3e:	f7ff faf1 	bl	8002024 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b05      	cmp	r3, #5
 8002a4a:	d908      	bls.n	8002a5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2203      	movs	r2, #3
 8002a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e078      	b.n	8002b50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0301 	and.w	r3, r3, #1
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d1e8      	bne.n	8002a3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	4b38      	ldr	r3, [pc, #224]	@ (8002b58 <HAL_DMA_Init+0x158>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aa2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d107      	bne.n	8002ac8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	f023 0307 	bic.w	r3, r3, #7
 8002ade:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d117      	bne.n	8002b22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d00e      	beq.n	8002b22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 f983 	bl	8002e10 <DMA_CheckFifoParam>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2240      	movs	r2, #64	@ 0x40
 8002b14:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e016      	b.n	8002b50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f93a 	bl	8002da4 <DMA_CalcBaseAndBitshift>
 8002b30:	4603      	mov	r3, r0
 8002b32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b38:	223f      	movs	r2, #63	@ 0x3f
 8002b3a:	409a      	lsls	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	f010803f 	.word	0xf010803f

08002b5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
 8002b68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_DMA_Start_IT+0x26>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e040      	b.n	8002c04 <HAL_DMA_Start_IT+0xa8>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d12f      	bne.n	8002bf6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	68b9      	ldr	r1, [r7, #8]
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f000 f8cc 	bl	8002d48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb4:	223f      	movs	r2, #63	@ 0x3f
 8002bb6:	409a      	lsls	r2, r3
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0216 	orr.w	r2, r2, #22
 8002bca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d007      	beq.n	8002be4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 0208 	orr.w	r2, r2, #8
 8002be2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0201 	orr.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	e005      	b.n	8002c02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bfe:	2302      	movs	r3, #2
 8002c00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3718      	adds	r7, #24
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c18:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c1a:	f7ff fa03 	bl	8002024 <HAL_GetTick>
 8002c1e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d008      	beq.n	8002c3e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2280      	movs	r2, #128	@ 0x80
 8002c30:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e052      	b.n	8002ce4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0216 	bic.w	r2, r2, #22
 8002c4c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695a      	ldr	r2, [r3, #20]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c5c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d103      	bne.n	8002c6e <HAL_DMA_Abort+0x62>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d007      	beq.n	8002c7e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0208 	bic.w	r2, r2, #8
 8002c7c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0201 	bic.w	r2, r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c8e:	e013      	b.n	8002cb8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c90:	f7ff f9c8 	bl	8002024 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b05      	cmp	r3, #5
 8002c9c:	d90c      	bls.n	8002cb8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2220      	movs	r2, #32
 8002ca2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2203      	movs	r2, #3
 8002ca8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e015      	b.n	8002ce4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1e4      	bne.n	8002c90 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cca:	223f      	movs	r2, #63	@ 0x3f
 8002ccc:	409a      	lsls	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d004      	beq.n	8002d0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2280      	movs	r2, #128	@ 0x80
 8002d04:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e00c      	b.n	8002d24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2205      	movs	r2, #5
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0201 	bic.w	r2, r2, #1
 8002d20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
 8002d54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	2b40      	cmp	r3, #64	@ 0x40
 8002d74:	d108      	bne.n	8002d88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d86:	e007      	b.n	8002d98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	60da      	str	r2, [r3, #12]
}
 8002d98:	bf00      	nop
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	3b10      	subs	r3, #16
 8002db4:	4a14      	ldr	r2, [pc, #80]	@ (8002e08 <DMA_CalcBaseAndBitshift+0x64>)
 8002db6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dba:	091b      	lsrs	r3, r3, #4
 8002dbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002dbe:	4a13      	ldr	r2, [pc, #76]	@ (8002e0c <DMA_CalcBaseAndBitshift+0x68>)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2b03      	cmp	r3, #3
 8002dd0:	d909      	bls.n	8002de6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dda:	f023 0303 	bic.w	r3, r3, #3
 8002dde:	1d1a      	adds	r2, r3, #4
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002de4:	e007      	b.n	8002df6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dee:	f023 0303 	bic.w	r3, r3, #3
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	aaaaaaab 	.word	0xaaaaaaab
 8002e0c:	0800c57c 	.word	0x0800c57c

08002e10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d11f      	bne.n	8002e6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	2b03      	cmp	r3, #3
 8002e2e:	d856      	bhi.n	8002ede <DMA_CheckFifoParam+0xce>
 8002e30:	a201      	add	r2, pc, #4	@ (adr r2, 8002e38 <DMA_CheckFifoParam+0x28>)
 8002e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e36:	bf00      	nop
 8002e38:	08002e49 	.word	0x08002e49
 8002e3c:	08002e5b 	.word	0x08002e5b
 8002e40:	08002e49 	.word	0x08002e49
 8002e44:	08002edf 	.word	0x08002edf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d046      	beq.n	8002ee2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e58:	e043      	b.n	8002ee2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e62:	d140      	bne.n	8002ee6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e68:	e03d      	b.n	8002ee6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e72:	d121      	bne.n	8002eb8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b03      	cmp	r3, #3
 8002e78:	d837      	bhi.n	8002eea <DMA_CheckFifoParam+0xda>
 8002e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e80 <DMA_CheckFifoParam+0x70>)
 8002e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e80:	08002e91 	.word	0x08002e91
 8002e84:	08002e97 	.word	0x08002e97
 8002e88:	08002e91 	.word	0x08002e91
 8002e8c:	08002ea9 	.word	0x08002ea9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	73fb      	strb	r3, [r7, #15]
      break;
 8002e94:	e030      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d025      	beq.n	8002eee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ea6:	e022      	b.n	8002eee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002eb0:	d11f      	bne.n	8002ef2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002eb6:	e01c      	b.n	8002ef2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d903      	bls.n	8002ec6 <DMA_CheckFifoParam+0xb6>
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d003      	beq.n	8002ecc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ec4:	e018      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	73fb      	strb	r3, [r7, #15]
      break;
 8002eca:	e015      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00e      	beq.n	8002ef6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	73fb      	strb	r3, [r7, #15]
      break;
 8002edc:	e00b      	b.n	8002ef6 <DMA_CheckFifoParam+0xe6>
      break;
 8002ede:	bf00      	nop
 8002ee0:	e00a      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ee2:	bf00      	nop
 8002ee4:	e008      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ee6:	bf00      	nop
 8002ee8:	e006      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eea:	bf00      	nop
 8002eec:	e004      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eee:	bf00      	nop
 8002ef0:	e002      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ef2:	bf00      	nop
 8002ef4:	e000      	b.n	8002ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ef6:	bf00      	nop
    }
  } 
  
  return status; 
 8002ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3714      	adds	r7, #20
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop

08002f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b089      	sub	sp, #36	@ 0x24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	e16b      	b.n	80031fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f24:	2201      	movs	r2, #1
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	697a      	ldr	r2, [r7, #20]
 8002f34:	4013      	ands	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f38:	693a      	ldr	r2, [r7, #16]
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	f040 815a 	bne.w	80031f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d005      	beq.n	8002f5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d130      	bne.n	8002fbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	2203      	movs	r2, #3
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68da      	ldr	r2, [r3, #12]
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f90:	2201      	movs	r2, #1
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	091b      	lsrs	r3, r3, #4
 8002fa6:	f003 0201 	and.w	r2, r3, #1
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d017      	beq.n	8002ff8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 0303 	and.w	r3, r3, #3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d123      	bne.n	800304c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	08da      	lsrs	r2, r3, #3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3208      	adds	r2, #8
 800300c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003010:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	220f      	movs	r2, #15
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4013      	ands	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	f003 0307 	and.w	r3, r3, #7
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4313      	orrs	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	08da      	lsrs	r2, r3, #3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	3208      	adds	r2, #8
 8003046:	69b9      	ldr	r1, [r7, #24]
 8003048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	2203      	movs	r2, #3
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4013      	ands	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 0203 	and.w	r2, r3, #3
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4313      	orrs	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80b4 	beq.w	80031f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	60fb      	str	r3, [r7, #12]
 8003092:	4b60      	ldr	r3, [pc, #384]	@ (8003214 <HAL_GPIO_Init+0x30c>)
 8003094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003096:	4a5f      	ldr	r2, [pc, #380]	@ (8003214 <HAL_GPIO_Init+0x30c>)
 8003098:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800309c:	6453      	str	r3, [r2, #68]	@ 0x44
 800309e:	4b5d      	ldr	r3, [pc, #372]	@ (8003214 <HAL_GPIO_Init+0x30c>)
 80030a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030a6:	60fb      	str	r3, [r7, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030aa:	4a5b      	ldr	r2, [pc, #364]	@ (8003218 <HAL_GPIO_Init+0x310>)
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	089b      	lsrs	r3, r3, #2
 80030b0:	3302      	adds	r3, #2
 80030b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	220f      	movs	r2, #15
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	43db      	mvns	r3, r3
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	4013      	ands	r3, r2
 80030cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a52      	ldr	r2, [pc, #328]	@ (800321c <HAL_GPIO_Init+0x314>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d02b      	beq.n	800312e <HAL_GPIO_Init+0x226>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a51      	ldr	r2, [pc, #324]	@ (8003220 <HAL_GPIO_Init+0x318>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d025      	beq.n	800312a <HAL_GPIO_Init+0x222>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a50      	ldr	r2, [pc, #320]	@ (8003224 <HAL_GPIO_Init+0x31c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d01f      	beq.n	8003126 <HAL_GPIO_Init+0x21e>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a4f      	ldr	r2, [pc, #316]	@ (8003228 <HAL_GPIO_Init+0x320>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d019      	beq.n	8003122 <HAL_GPIO_Init+0x21a>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a4e      	ldr	r2, [pc, #312]	@ (800322c <HAL_GPIO_Init+0x324>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <HAL_GPIO_Init+0x216>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a4d      	ldr	r2, [pc, #308]	@ (8003230 <HAL_GPIO_Init+0x328>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00d      	beq.n	800311a <HAL_GPIO_Init+0x212>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a4c      	ldr	r2, [pc, #304]	@ (8003234 <HAL_GPIO_Init+0x32c>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d007      	beq.n	8003116 <HAL_GPIO_Init+0x20e>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a4b      	ldr	r2, [pc, #300]	@ (8003238 <HAL_GPIO_Init+0x330>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d101      	bne.n	8003112 <HAL_GPIO_Init+0x20a>
 800310e:	2307      	movs	r3, #7
 8003110:	e00e      	b.n	8003130 <HAL_GPIO_Init+0x228>
 8003112:	2308      	movs	r3, #8
 8003114:	e00c      	b.n	8003130 <HAL_GPIO_Init+0x228>
 8003116:	2306      	movs	r3, #6
 8003118:	e00a      	b.n	8003130 <HAL_GPIO_Init+0x228>
 800311a:	2305      	movs	r3, #5
 800311c:	e008      	b.n	8003130 <HAL_GPIO_Init+0x228>
 800311e:	2304      	movs	r3, #4
 8003120:	e006      	b.n	8003130 <HAL_GPIO_Init+0x228>
 8003122:	2303      	movs	r3, #3
 8003124:	e004      	b.n	8003130 <HAL_GPIO_Init+0x228>
 8003126:	2302      	movs	r3, #2
 8003128:	e002      	b.n	8003130 <HAL_GPIO_Init+0x228>
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <HAL_GPIO_Init+0x228>
 800312e:	2300      	movs	r3, #0
 8003130:	69fa      	ldr	r2, [r7, #28]
 8003132:	f002 0203 	and.w	r2, r2, #3
 8003136:	0092      	lsls	r2, r2, #2
 8003138:	4093      	lsls	r3, r2
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	4313      	orrs	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003140:	4935      	ldr	r1, [pc, #212]	@ (8003218 <HAL_GPIO_Init+0x310>)
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	089b      	lsrs	r3, r3, #2
 8003146:	3302      	adds	r3, #2
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800314e:	4b3b      	ldr	r3, [pc, #236]	@ (800323c <HAL_GPIO_Init+0x334>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	43db      	mvns	r3, r3
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	4013      	ands	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003172:	4a32      	ldr	r2, [pc, #200]	@ (800323c <HAL_GPIO_Init+0x334>)
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003178:	4b30      	ldr	r3, [pc, #192]	@ (800323c <HAL_GPIO_Init+0x334>)
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	43db      	mvns	r3, r3
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	4013      	ands	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	4313      	orrs	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800319c:	4a27      	ldr	r2, [pc, #156]	@ (800323c <HAL_GPIO_Init+0x334>)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031a2:	4b26      	ldr	r3, [pc, #152]	@ (800323c <HAL_GPIO_Init+0x334>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	43db      	mvns	r3, r3
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	4013      	ands	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d003      	beq.n	80031c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031c6:	4a1d      	ldr	r2, [pc, #116]	@ (800323c <HAL_GPIO_Init+0x334>)
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031cc:	4b1b      	ldr	r3, [pc, #108]	@ (800323c <HAL_GPIO_Init+0x334>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	43db      	mvns	r3, r3
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4013      	ands	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d003      	beq.n	80031f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031f0:	4a12      	ldr	r2, [pc, #72]	@ (800323c <HAL_GPIO_Init+0x334>)
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	3301      	adds	r3, #1
 80031fa:	61fb      	str	r3, [r7, #28]
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	2b0f      	cmp	r3, #15
 8003200:	f67f ae90 	bls.w	8002f24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003204:	bf00      	nop
 8003206:	bf00      	nop
 8003208:	3724      	adds	r7, #36	@ 0x24
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40023800 	.word	0x40023800
 8003218:	40013800 	.word	0x40013800
 800321c:	40020000 	.word	0x40020000
 8003220:	40020400 	.word	0x40020400
 8003224:	40020800 	.word	0x40020800
 8003228:	40020c00 	.word	0x40020c00
 800322c:	40021000 	.word	0x40021000
 8003230:	40021400 	.word	0x40021400
 8003234:	40021800 	.word	0x40021800
 8003238:	40021c00 	.word	0x40021c00
 800323c:	40013c00 	.word	0x40013c00

08003240 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e12b      	b.n	80034aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d106      	bne.n	800326c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fe fc8a 	bl	8001b80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2224      	movs	r2, #36	@ 0x24
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0201 	bic.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003292:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032a4:	f000 fffa 	bl	800429c <HAL_RCC_GetPCLK1Freq>
 80032a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	4a81      	ldr	r2, [pc, #516]	@ (80034b4 <HAL_I2C_Init+0x274>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d807      	bhi.n	80032c4 <HAL_I2C_Init+0x84>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4a80      	ldr	r2, [pc, #512]	@ (80034b8 <HAL_I2C_Init+0x278>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	bf94      	ite	ls
 80032bc:	2301      	movls	r3, #1
 80032be:	2300      	movhi	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	e006      	b.n	80032d2 <HAL_I2C_Init+0x92>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	4a7d      	ldr	r2, [pc, #500]	@ (80034bc <HAL_I2C_Init+0x27c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	bf94      	ite	ls
 80032cc:	2301      	movls	r3, #1
 80032ce:	2300      	movhi	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e0e7      	b.n	80034aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	4a78      	ldr	r2, [pc, #480]	@ (80034c0 <HAL_I2C_Init+0x280>)
 80032de:	fba2 2303 	umull	r2, r3, r2, r3
 80032e2:	0c9b      	lsrs	r3, r3, #18
 80032e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	6a1b      	ldr	r3, [r3, #32]
 8003300:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	4a6a      	ldr	r2, [pc, #424]	@ (80034b4 <HAL_I2C_Init+0x274>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d802      	bhi.n	8003314 <HAL_I2C_Init+0xd4>
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	3301      	adds	r3, #1
 8003312:	e009      	b.n	8003328 <HAL_I2C_Init+0xe8>
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800331a:	fb02 f303 	mul.w	r3, r2, r3
 800331e:	4a69      	ldr	r2, [pc, #420]	@ (80034c4 <HAL_I2C_Init+0x284>)
 8003320:	fba2 2303 	umull	r2, r3, r2, r3
 8003324:	099b      	lsrs	r3, r3, #6
 8003326:	3301      	adds	r3, #1
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	430b      	orrs	r3, r1
 800332e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800333a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	495c      	ldr	r1, [pc, #368]	@ (80034b4 <HAL_I2C_Init+0x274>)
 8003344:	428b      	cmp	r3, r1
 8003346:	d819      	bhi.n	800337c <HAL_I2C_Init+0x13c>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	1e59      	subs	r1, r3, #1
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	fbb1 f3f3 	udiv	r3, r1, r3
 8003356:	1c59      	adds	r1, r3, #1
 8003358:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800335c:	400b      	ands	r3, r1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00a      	beq.n	8003378 <HAL_I2C_Init+0x138>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	1e59      	subs	r1, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003370:	3301      	adds	r3, #1
 8003372:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003376:	e051      	b.n	800341c <HAL_I2C_Init+0x1dc>
 8003378:	2304      	movs	r3, #4
 800337a:	e04f      	b.n	800341c <HAL_I2C_Init+0x1dc>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d111      	bne.n	80033a8 <HAL_I2C_Init+0x168>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1e58      	subs	r0, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	440b      	add	r3, r1
 8003392:	fbb0 f3f3 	udiv	r3, r0, r3
 8003396:	3301      	adds	r3, #1
 8003398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800339c:	2b00      	cmp	r3, #0
 800339e:	bf0c      	ite	eq
 80033a0:	2301      	moveq	r3, #1
 80033a2:	2300      	movne	r3, #0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	e012      	b.n	80033ce <HAL_I2C_Init+0x18e>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	1e58      	subs	r0, r3, #1
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6859      	ldr	r1, [r3, #4]
 80033b0:	460b      	mov	r3, r1
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	440b      	add	r3, r1
 80033b6:	0099      	lsls	r1, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80033be:	3301      	adds	r3, #1
 80033c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	bf0c      	ite	eq
 80033c8:	2301      	moveq	r3, #1
 80033ca:	2300      	movne	r3, #0
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_I2C_Init+0x196>
 80033d2:	2301      	movs	r3, #1
 80033d4:	e022      	b.n	800341c <HAL_I2C_Init+0x1dc>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10e      	bne.n	80033fc <HAL_I2C_Init+0x1bc>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	1e58      	subs	r0, r3, #1
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6859      	ldr	r1, [r3, #4]
 80033e6:	460b      	mov	r3, r1
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	440b      	add	r3, r1
 80033ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80033f0:	3301      	adds	r3, #1
 80033f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033fa:	e00f      	b.n	800341c <HAL_I2C_Init+0x1dc>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	1e58      	subs	r0, r3, #1
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6859      	ldr	r1, [r3, #4]
 8003404:	460b      	mov	r3, r1
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	0099      	lsls	r1, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003412:	3301      	adds	r3, #1
 8003414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003418:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	6809      	ldr	r1, [r1, #0]
 8003420:	4313      	orrs	r3, r2
 8003422:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	69da      	ldr	r2, [r3, #28]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	431a      	orrs	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	430a      	orrs	r2, r1
 800343e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800344a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	6911      	ldr	r1, [r2, #16]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	68d2      	ldr	r2, [r2, #12]
 8003456:	4311      	orrs	r1, r2
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6812      	ldr	r2, [r2, #0]
 800345c:	430b      	orrs	r3, r1
 800345e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	695a      	ldr	r2, [r3, #20]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	431a      	orrs	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2220      	movs	r2, #32
 8003496:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	000186a0 	.word	0x000186a0
 80034b8:	001e847f 	.word	0x001e847f
 80034bc:	003d08ff 	.word	0x003d08ff
 80034c0:	431bde83 	.word	0x431bde83
 80034c4:	10624dd3 	.word	0x10624dd3

080034c8 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	607a      	str	r2, [r7, #4]
 80034d2:	461a      	mov	r2, r3
 80034d4:	460b      	mov	r3, r1
 80034d6:	817b      	strh	r3, [r7, #10]
 80034d8:	4613      	mov	r3, r2
 80034da:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b20      	cmp	r3, #32
 80034ea:	f040 8109 	bne.w	8003700 <HAL_I2C_Master_Transmit_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80034ee:	4b87      	ldr	r3, [pc, #540]	@ (800370c <HAL_I2C_Master_Transmit_DMA+0x244>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	08db      	lsrs	r3, r3, #3
 80034f4:	4a86      	ldr	r2, [pc, #536]	@ (8003710 <HAL_I2C_Master_Transmit_DMA+0x248>)
 80034f6:	fba2 2303 	umull	r2, r3, r2, r3
 80034fa:	0a1a      	lsrs	r2, r3, #8
 80034fc:	4613      	mov	r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	4413      	add	r3, r2
 8003502:	009a      	lsls	r2, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	3b01      	subs	r3, #1
 800350c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d112      	bne.n	800353a <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2220      	movs	r2, #32
 800351e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352e:	f043 0220 	orr.w	r2, r3, #32
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003536:	2302      	movs	r3, #2
 8003538:	e0e3      	b.n	8003702 <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b02      	cmp	r3, #2
 8003546:	d0df      	beq.n	8003508 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800354e:	2b01      	cmp	r3, #1
 8003550:	d101      	bne.n	8003556 <HAL_I2C_Master_Transmit_DMA+0x8e>
 8003552:	2302      	movs	r3, #2
 8003554:	e0d5      	b.n	8003702 <HAL_I2C_Master_Transmit_DMA+0x23a>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b01      	cmp	r3, #1
 800356a:	d007      	beq.n	800357c <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0201 	orr.w	r2, r2, #1
 800357a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800358a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2221      	movs	r2, #33	@ 0x21
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2210      	movs	r2, #16
 8003598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	893a      	ldrh	r2, [r7, #8]
 80035ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4a56      	ldr	r2, [pc, #344]	@ (8003714 <HAL_I2C_Master_Transmit_DMA+0x24c>)
 80035bc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80035be:	897a      	ldrh	r2, [r7, #10]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d07b      	beq.n	80036c4 <HAL_I2C_Master_Transmit_DMA+0x1fc>
    {
      if (hi2c->hdmatx != NULL)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d02a      	beq.n	800362a <HAL_I2C_Master_Transmit_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035d8:	4a4f      	ldr	r2, [pc, #316]	@ (8003718 <HAL_I2C_Master_Transmit_DMA+0x250>)
 80035da:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e0:	4a4e      	ldr	r2, [pc, #312]	@ (800371c <HAL_I2C_Master_Transmit_DMA+0x254>)
 80035e2:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e8:	2200      	movs	r2, #0
 80035ea:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035f0:	2200      	movs	r2, #0
 80035f2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035f8:	2200      	movs	r2, #0
 80035fa:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003600:	2200      	movs	r2, #0
 8003602:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	4619      	mov	r1, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	3310      	adds	r3, #16
 8003614:	461a      	mov	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800361a:	f7ff fa9f 	bl	8002b5c <HAL_DMA_Start_IT>
 800361e:	4603      	mov	r3, r0
 8003620:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003622:	7dfb      	ldrb	r3, [r7, #23]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d139      	bne.n	800369c <HAL_I2C_Master_Transmit_DMA+0x1d4>
 8003628:	e013      	b.n	8003652 <HAL_I2C_Master_Transmit_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2220      	movs	r2, #32
 800362e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e057      	b.n	8003702 <HAL_I2C_Master_Transmit_DMA+0x23a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003668:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003678:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003688:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003698:	601a      	str	r2, [r3, #0]
 800369a:	e02f      	b.n	80036fc <HAL_I2C_Master_Transmit_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2220      	movs	r2, #32
 80036a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b0:	f043 0210 	orr.w	r2, r3, #16
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e01e      	b.n	8003702 <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80036d2:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036e2:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80036fa:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 80036fc:	2300      	movs	r3, #0
 80036fe:	e000      	b.n	8003702 <HAL_I2C_Master_Transmit_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 8003700:	2302      	movs	r3, #2
  }
}
 8003702:	4618      	mov	r0, r3
 8003704:	3718      	adds	r7, #24
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000004 	.word	0x20000004
 8003710:	14f8b589 	.word	0x14f8b589
 8003714:	ffff0000 	.word	0xffff0000
 8003718:	08003785 	.word	0x08003785
 800371c:	08003943 	.word	0x08003943

08003720 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003790:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003798:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037a0:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a6:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685a      	ldr	r2, [r3, #4]
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80037b6:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037c4:	2200      	movs	r2, #0
 80037c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d003      	beq.n	80037d8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d4:	2200      	movs	r2, #0
 80037d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80037d8:	7cfb      	ldrb	r3, [r7, #19]
 80037da:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80037de:	2b21      	cmp	r3, #33	@ 0x21
 80037e0:	d007      	beq.n	80037f2 <I2C_DMAXferCplt+0x6e>
 80037e2:	7cfb      	ldrb	r3, [r7, #19]
 80037e4:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80037e8:	2b22      	cmp	r3, #34	@ 0x22
 80037ea:	d131      	bne.n	8003850 <I2C_DMAXferCplt+0xcc>
 80037ec:	7cbb      	ldrb	r3, [r7, #18]
 80037ee:	2b20      	cmp	r3, #32
 80037f0:	d12e      	bne.n	8003850 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	685a      	ldr	r2, [r3, #4]
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003800:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	2200      	movs	r2, #0
 8003806:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003808:	7cfb      	ldrb	r3, [r7, #19]
 800380a:	2b29      	cmp	r3, #41	@ 0x29
 800380c:	d10a      	bne.n	8003824 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	2221      	movs	r2, #33	@ 0x21
 8003812:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	2228      	movs	r2, #40	@ 0x28
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800381c:	6978      	ldr	r0, [r7, #20]
 800381e:	f7ff ff89 	bl	8003734 <HAL_I2C_SlaveTxCpltCallback>
 8003822:	e00c      	b.n	800383e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003824:	7cfb      	ldrb	r3, [r7, #19]
 8003826:	2b2a      	cmp	r3, #42	@ 0x2a
 8003828:	d109      	bne.n	800383e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2222      	movs	r2, #34	@ 0x22
 800382e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	2228      	movs	r2, #40	@ 0x28
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003838:	6978      	ldr	r0, [r7, #20]
 800383a:	f7ff ff85 	bl	8003748 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800384c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800384e:	e074      	b.n	800393a <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b00      	cmp	r3, #0
 800385a:	d06e      	beq.n	800393a <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	2b01      	cmp	r3, #1
 8003864:	d107      	bne.n	8003876 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003874:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003884:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800388c:	d009      	beq.n	80038a2 <I2C_DMAXferCplt+0x11e>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2b08      	cmp	r3, #8
 8003892:	d006      	beq.n	80038a2 <I2C_DMAXferCplt+0x11e>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800389a:	d002      	beq.n	80038a2 <I2C_DMAXferCplt+0x11e>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b20      	cmp	r3, #32
 80038a0:	d107      	bne.n	80038b2 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038b0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038c0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685a      	ldr	r2, [r3, #4]
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038d0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	2200      	movs	r2, #0
 80038d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d003      	beq.n	80038e8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80038e0:	6978      	ldr	r0, [r7, #20]
 80038e2:	f7ff ff45 	bl	8003770 <HAL_I2C_ErrorCallback>
}
 80038e6:	e028      	b.n	800393a <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b40      	cmp	r3, #64	@ 0x40
 80038fa:	d10a      	bne.n	8003912 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	2200      	movs	r2, #0
 8003908:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800390a:	6978      	ldr	r0, [r7, #20]
 800390c:	f7ff ff26 	bl	800375c <HAL_I2C_MemRxCpltCallback>
}
 8003910:	e013      	b.n	800393a <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2b08      	cmp	r3, #8
 800391e:	d002      	beq.n	8003926 <I2C_DMAXferCplt+0x1a2>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2b20      	cmp	r3, #32
 8003924:	d103      	bne.n	800392e <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	2200      	movs	r2, #0
 800392a:	631a      	str	r2, [r3, #48]	@ 0x30
 800392c:	e002      	b.n	8003934 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	2212      	movs	r2, #18
 8003932:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003934:	6978      	ldr	r0, [r7, #20]
 8003936:	f7ff fef3 	bl	8003720 <HAL_I2C_MasterRxCpltCallback>
}
 800393a:	bf00      	nop
 800393c:	3718      	adds	r7, #24
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b084      	sub	sp, #16
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394e:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003954:	2b00      	cmp	r3, #0
 8003956:	d003      	beq.n	8003960 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395c:	2200      	movs	r2, #0
 800395e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800396c:	2200      	movs	r2, #0
 800396e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f7ff f9dd 	bl	8002d30 <HAL_DMA_GetError>
 8003976:	4603      	mov	r3, r0
 8003978:	2b02      	cmp	r3, #2
 800397a:	d01b      	beq.n	80039b4 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800398a:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2200      	movs	r2, #0
 8003990:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2220      	movs	r2, #32
 8003996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a6:	f043 0210 	orr.w	r2, r3, #16
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f7ff fede 	bl	8003770 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80039b4:	bf00      	nop
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e267      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d075      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039da:	4b88      	ldr	r3, [pc, #544]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 030c 	and.w	r3, r3, #12
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d00c      	beq.n	8003a00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039e6:	4b85      	ldr	r3, [pc, #532]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039ee:	2b08      	cmp	r3, #8
 80039f0:	d112      	bne.n	8003a18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039f2:	4b82      	ldr	r3, [pc, #520]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039fe:	d10b      	bne.n	8003a18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a00:	4b7e      	ldr	r3, [pc, #504]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d05b      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x108>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d157      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e242      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a20:	d106      	bne.n	8003a30 <HAL_RCC_OscConfig+0x74>
 8003a22:	4b76      	ldr	r3, [pc, #472]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a75      	ldr	r2, [pc, #468]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	e01d      	b.n	8003a6c <HAL_RCC_OscConfig+0xb0>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a38:	d10c      	bne.n	8003a54 <HAL_RCC_OscConfig+0x98>
 8003a3a:	4b70      	ldr	r3, [pc, #448]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a6f      	ldr	r2, [pc, #444]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a44:	6013      	str	r3, [r2, #0]
 8003a46:	4b6d      	ldr	r3, [pc, #436]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a6c      	ldr	r2, [pc, #432]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	e00b      	b.n	8003a6c <HAL_RCC_OscConfig+0xb0>
 8003a54:	4b69      	ldr	r3, [pc, #420]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a68      	ldr	r2, [pc, #416]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a5e:	6013      	str	r3, [r2, #0]
 8003a60:	4b66      	ldr	r3, [pc, #408]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a65      	ldr	r2, [pc, #404]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d013      	beq.n	8003a9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a74:	f7fe fad6 	bl	8002024 <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a7c:	f7fe fad2 	bl	8002024 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b64      	cmp	r3, #100	@ 0x64
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e207      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a8e:	4b5b      	ldr	r3, [pc, #364]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d0f0      	beq.n	8003a7c <HAL_RCC_OscConfig+0xc0>
 8003a9a:	e014      	b.n	8003ac6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9c:	f7fe fac2 	bl	8002024 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aa4:	f7fe fabe 	bl	8002024 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b64      	cmp	r3, #100	@ 0x64
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e1f3      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ab6:	4b51      	ldr	r3, [pc, #324]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1f0      	bne.n	8003aa4 <HAL_RCC_OscConfig+0xe8>
 8003ac2:	e000      	b.n	8003ac6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d063      	beq.n	8003b9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00b      	beq.n	8003af6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ade:	4b47      	ldr	r3, [pc, #284]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ae6:	2b08      	cmp	r3, #8
 8003ae8:	d11c      	bne.n	8003b24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aea:	4b44      	ldr	r3, [pc, #272]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d116      	bne.n	8003b24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003af6:	4b41      	ldr	r3, [pc, #260]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d005      	beq.n	8003b0e <HAL_RCC_OscConfig+0x152>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d001      	beq.n	8003b0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e1c7      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b0e:	4b3b      	ldr	r3, [pc, #236]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	00db      	lsls	r3, r3, #3
 8003b1c:	4937      	ldr	r1, [pc, #220]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b22:	e03a      	b.n	8003b9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d020      	beq.n	8003b6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b2c:	4b34      	ldr	r3, [pc, #208]	@ (8003c00 <HAL_RCC_OscConfig+0x244>)
 8003b2e:	2201      	movs	r2, #1
 8003b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b32:	f7fe fa77 	bl	8002024 <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b3a:	f7fe fa73 	bl	8002024 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e1a8      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0f0      	beq.n	8003b3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b58:	4b28      	ldr	r3, [pc, #160]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	00db      	lsls	r3, r3, #3
 8003b66:	4925      	ldr	r1, [pc, #148]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	600b      	str	r3, [r1, #0]
 8003b6c:	e015      	b.n	8003b9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b6e:	4b24      	ldr	r3, [pc, #144]	@ (8003c00 <HAL_RCC_OscConfig+0x244>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7fe fa56 	bl	8002024 <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b7c:	f7fe fa52 	bl	8002024 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e187      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1f0      	bne.n	8003b7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d036      	beq.n	8003c14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d016      	beq.n	8003bdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bae:	4b15      	ldr	r3, [pc, #84]	@ (8003c04 <HAL_RCC_OscConfig+0x248>)
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb4:	f7fe fa36 	bl	8002024 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bbc:	f7fe fa32 	bl	8002024 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e167      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bce:	4b0b      	ldr	r3, [pc, #44]	@ (8003bfc <HAL_RCC_OscConfig+0x240>)
 8003bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f0      	beq.n	8003bbc <HAL_RCC_OscConfig+0x200>
 8003bda:	e01b      	b.n	8003c14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bdc:	4b09      	ldr	r3, [pc, #36]	@ (8003c04 <HAL_RCC_OscConfig+0x248>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003be2:	f7fe fa1f 	bl	8002024 <HAL_GetTick>
 8003be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be8:	e00e      	b.n	8003c08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bea:	f7fe fa1b 	bl	8002024 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d907      	bls.n	8003c08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e150      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	42470000 	.word	0x42470000
 8003c04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c08:	4b88      	ldr	r3, [pc, #544]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003c0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1ea      	bne.n	8003bea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0304 	and.w	r3, r3, #4
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 8097 	beq.w	8003d50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c22:	2300      	movs	r3, #0
 8003c24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c26:	4b81      	ldr	r3, [pc, #516]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10f      	bne.n	8003c52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c32:	2300      	movs	r3, #0
 8003c34:	60bb      	str	r3, [r7, #8]
 8003c36:	4b7d      	ldr	r3, [pc, #500]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	4a7c      	ldr	r2, [pc, #496]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003c3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c40:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c42:	4b7a      	ldr	r3, [pc, #488]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c4a:	60bb      	str	r3, [r7, #8]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c52:	4b77      	ldr	r3, [pc, #476]	@ (8003e30 <HAL_RCC_OscConfig+0x474>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d118      	bne.n	8003c90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c5e:	4b74      	ldr	r3, [pc, #464]	@ (8003e30 <HAL_RCC_OscConfig+0x474>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a73      	ldr	r2, [pc, #460]	@ (8003e30 <HAL_RCC_OscConfig+0x474>)
 8003c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c6a:	f7fe f9db 	bl	8002024 <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c70:	e008      	b.n	8003c84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c72:	f7fe f9d7 	bl	8002024 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e10c      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c84:	4b6a      	ldr	r3, [pc, #424]	@ (8003e30 <HAL_RCC_OscConfig+0x474>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d0f0      	beq.n	8003c72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d106      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x2ea>
 8003c98:	4b64      	ldr	r3, [pc, #400]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c9c:	4a63      	ldr	r2, [pc, #396]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003c9e:	f043 0301 	orr.w	r3, r3, #1
 8003ca2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ca4:	e01c      	b.n	8003ce0 <HAL_RCC_OscConfig+0x324>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	2b05      	cmp	r3, #5
 8003cac:	d10c      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x30c>
 8003cae:	4b5f      	ldr	r3, [pc, #380]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb2:	4a5e      	ldr	r2, [pc, #376]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003cb4:	f043 0304 	orr.w	r3, r3, #4
 8003cb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cba:	4b5c      	ldr	r3, [pc, #368]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cbe:	4a5b      	ldr	r2, [pc, #364]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003cc0:	f043 0301 	orr.w	r3, r3, #1
 8003cc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cc6:	e00b      	b.n	8003ce0 <HAL_RCC_OscConfig+0x324>
 8003cc8:	4b58      	ldr	r3, [pc, #352]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ccc:	4a57      	ldr	r2, [pc, #348]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003cce:	f023 0301 	bic.w	r3, r3, #1
 8003cd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cd4:	4b55      	ldr	r3, [pc, #340]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd8:	4a54      	ldr	r2, [pc, #336]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003cda:	f023 0304 	bic.w	r3, r3, #4
 8003cde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d015      	beq.n	8003d14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce8:	f7fe f99c 	bl	8002024 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cee:	e00a      	b.n	8003d06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cf0:	f7fe f998 	bl	8002024 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e0cb      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d06:	4b49      	ldr	r3, [pc, #292]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0ee      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x334>
 8003d12:	e014      	b.n	8003d3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d14:	f7fe f986 	bl	8002024 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d1a:	e00a      	b.n	8003d32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d1c:	f7fe f982 	bl	8002024 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e0b5      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d32:	4b3e      	ldr	r3, [pc, #248]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1ee      	bne.n	8003d1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d3e:	7dfb      	ldrb	r3, [r7, #23]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d105      	bne.n	8003d50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d44:	4b39      	ldr	r3, [pc, #228]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d48:	4a38      	ldr	r2, [pc, #224]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003d4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f000 80a1 	beq.w	8003e9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d5a:	4b34      	ldr	r3, [pc, #208]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f003 030c 	and.w	r3, r3, #12
 8003d62:	2b08      	cmp	r3, #8
 8003d64:	d05c      	beq.n	8003e20 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d141      	bne.n	8003df2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6e:	4b31      	ldr	r3, [pc, #196]	@ (8003e34 <HAL_RCC_OscConfig+0x478>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d74:	f7fe f956 	bl	8002024 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d7c:	f7fe f952 	bl	8002024 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e087      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d8e:	4b27      	ldr	r3, [pc, #156]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f0      	bne.n	8003d7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69da      	ldr	r2, [r3, #28]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	431a      	orrs	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da8:	019b      	lsls	r3, r3, #6
 8003daa:	431a      	orrs	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db0:	085b      	lsrs	r3, r3, #1
 8003db2:	3b01      	subs	r3, #1
 8003db4:	041b      	lsls	r3, r3, #16
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbc:	061b      	lsls	r3, r3, #24
 8003dbe:	491b      	ldr	r1, [pc, #108]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e34 <HAL_RCC_OscConfig+0x478>)
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dca:	f7fe f92b 	bl	8002024 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd2:	f7fe f927 	bl	8002024 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e05c      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003de4:	4b11      	ldr	r3, [pc, #68]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x416>
 8003df0:	e054      	b.n	8003e9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df2:	4b10      	ldr	r3, [pc, #64]	@ (8003e34 <HAL_RCC_OscConfig+0x478>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df8:	f7fe f914 	bl	8002024 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e00:	f7fe f910 	bl	8002024 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e045      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e12:	4b06      	ldr	r3, [pc, #24]	@ (8003e2c <HAL_RCC_OscConfig+0x470>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x444>
 8003e1e:	e03d      	b.n	8003e9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d107      	bne.n	8003e38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e038      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	40007000 	.word	0x40007000
 8003e34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e38:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea8 <HAL_RCC_OscConfig+0x4ec>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d028      	beq.n	8003e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d121      	bne.n	8003e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d11a      	bne.n	8003e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e68:	4013      	ands	r3, r2
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d111      	bne.n	8003e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7e:	085b      	lsrs	r3, r3, #1
 8003e80:	3b01      	subs	r3, #1
 8003e82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d107      	bne.n	8003e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d001      	beq.n	8003e9c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e000      	b.n	8003e9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3718      	adds	r7, #24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40023800 	.word	0x40023800

08003eac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d101      	bne.n	8003ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e0cc      	b.n	800405a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ec0:	4b68      	ldr	r3, [pc, #416]	@ (8004064 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d90c      	bls.n	8003ee8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ece:	4b65      	ldr	r3, [pc, #404]	@ (8004064 <HAL_RCC_ClockConfig+0x1b8>)
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	b2d2      	uxtb	r2, r2
 8003ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ed6:	4b63      	ldr	r3, [pc, #396]	@ (8004064 <HAL_RCC_ClockConfig+0x1b8>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d001      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e0b8      	b.n	800405a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0302 	and.w	r3, r3, #2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d020      	beq.n	8003f36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0304 	and.w	r3, r3, #4
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d005      	beq.n	8003f0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f00:	4b59      	ldr	r3, [pc, #356]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	4a58      	ldr	r2, [pc, #352]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0308 	and.w	r3, r3, #8
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f18:	4b53      	ldr	r3, [pc, #332]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	4a52      	ldr	r2, [pc, #328]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f24:	4b50      	ldr	r3, [pc, #320]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	494d      	ldr	r1, [pc, #308]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d044      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d107      	bne.n	8003f5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f4a:	4b47      	ldr	r3, [pc, #284]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d119      	bne.n	8003f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e07f      	b.n	800405a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d003      	beq.n	8003f6a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f66:	2b03      	cmp	r3, #3
 8003f68:	d107      	bne.n	8003f7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f6a:	4b3f      	ldr	r3, [pc, #252]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d109      	bne.n	8003f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e06f      	b.n	800405a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e067      	b.n	800405a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f8a:	4b37      	ldr	r3, [pc, #220]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f023 0203 	bic.w	r2, r3, #3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	4934      	ldr	r1, [pc, #208]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f9c:	f7fe f842 	bl	8002024 <HAL_GetTick>
 8003fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa2:	e00a      	b.n	8003fba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fa4:	f7fe f83e 	bl	8002024 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e04f      	b.n	800405a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fba:	4b2b      	ldr	r3, [pc, #172]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 020c 	and.w	r2, r3, #12
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d1eb      	bne.n	8003fa4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fcc:	4b25      	ldr	r3, [pc, #148]	@ (8004064 <HAL_RCC_ClockConfig+0x1b8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0307 	and.w	r3, r3, #7
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d20c      	bcs.n	8003ff4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fda:	4b22      	ldr	r3, [pc, #136]	@ (8004064 <HAL_RCC_ClockConfig+0x1b8>)
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fe2:	4b20      	ldr	r3, [pc, #128]	@ (8004064 <HAL_RCC_ClockConfig+0x1b8>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d001      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e032      	b.n	800405a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d008      	beq.n	8004012 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004000:	4b19      	ldr	r3, [pc, #100]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	4916      	ldr	r1, [pc, #88]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 800400e:	4313      	orrs	r3, r2
 8004010:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0308 	and.w	r3, r3, #8
 800401a:	2b00      	cmp	r3, #0
 800401c:	d009      	beq.n	8004032 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800401e:	4b12      	ldr	r3, [pc, #72]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	490e      	ldr	r1, [pc, #56]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 800402e:	4313      	orrs	r3, r2
 8004030:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004032:	f000 f821 	bl	8004078 <HAL_RCC_GetSysClockFreq>
 8004036:	4602      	mov	r2, r0
 8004038:	4b0b      	ldr	r3, [pc, #44]	@ (8004068 <HAL_RCC_ClockConfig+0x1bc>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	091b      	lsrs	r3, r3, #4
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	490a      	ldr	r1, [pc, #40]	@ (800406c <HAL_RCC_ClockConfig+0x1c0>)
 8004044:	5ccb      	ldrb	r3, [r1, r3]
 8004046:	fa22 f303 	lsr.w	r3, r2, r3
 800404a:	4a09      	ldr	r2, [pc, #36]	@ (8004070 <HAL_RCC_ClockConfig+0x1c4>)
 800404c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800404e:	4b09      	ldr	r3, [pc, #36]	@ (8004074 <HAL_RCC_ClockConfig+0x1c8>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4618      	mov	r0, r3
 8004054:	f7fd fe3c 	bl	8001cd0 <HAL_InitTick>

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	40023c00 	.word	0x40023c00
 8004068:	40023800 	.word	0x40023800
 800406c:	0800c564 	.word	0x0800c564
 8004070:	20000004 	.word	0x20000004
 8004074:	20000008 	.word	0x20000008

08004078 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800407c:	b094      	sub	sp, #80	@ 0x50
 800407e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004088:	2300      	movs	r3, #0
 800408a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004090:	4b79      	ldr	r3, [pc, #484]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x200>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f003 030c 	and.w	r3, r3, #12
 8004098:	2b08      	cmp	r3, #8
 800409a:	d00d      	beq.n	80040b8 <HAL_RCC_GetSysClockFreq+0x40>
 800409c:	2b08      	cmp	r3, #8
 800409e:	f200 80e1 	bhi.w	8004264 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d002      	beq.n	80040ac <HAL_RCC_GetSysClockFreq+0x34>
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d003      	beq.n	80040b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80040aa:	e0db      	b.n	8004264 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040ac:	4b73      	ldr	r3, [pc, #460]	@ (800427c <HAL_RCC_GetSysClockFreq+0x204>)
 80040ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040b0:	e0db      	b.n	800426a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040b2:	4b73      	ldr	r3, [pc, #460]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x208>)
 80040b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040b6:	e0d8      	b.n	800426a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040b8:	4b6f      	ldr	r3, [pc, #444]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x200>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040c2:	4b6d      	ldr	r3, [pc, #436]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x200>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d063      	beq.n	8004196 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040ce:	4b6a      	ldr	r3, [pc, #424]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x200>)
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	099b      	lsrs	r3, r3, #6
 80040d4:	2200      	movs	r2, #0
 80040d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80040da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80040e2:	2300      	movs	r3, #0
 80040e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80040e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040ea:	4622      	mov	r2, r4
 80040ec:	462b      	mov	r3, r5
 80040ee:	f04f 0000 	mov.w	r0, #0
 80040f2:	f04f 0100 	mov.w	r1, #0
 80040f6:	0159      	lsls	r1, r3, #5
 80040f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040fc:	0150      	lsls	r0, r2, #5
 80040fe:	4602      	mov	r2, r0
 8004100:	460b      	mov	r3, r1
 8004102:	4621      	mov	r1, r4
 8004104:	1a51      	subs	r1, r2, r1
 8004106:	6139      	str	r1, [r7, #16]
 8004108:	4629      	mov	r1, r5
 800410a:	eb63 0301 	sbc.w	r3, r3, r1
 800410e:	617b      	str	r3, [r7, #20]
 8004110:	f04f 0200 	mov.w	r2, #0
 8004114:	f04f 0300 	mov.w	r3, #0
 8004118:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800411c:	4659      	mov	r1, fp
 800411e:	018b      	lsls	r3, r1, #6
 8004120:	4651      	mov	r1, sl
 8004122:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004126:	4651      	mov	r1, sl
 8004128:	018a      	lsls	r2, r1, #6
 800412a:	4651      	mov	r1, sl
 800412c:	ebb2 0801 	subs.w	r8, r2, r1
 8004130:	4659      	mov	r1, fp
 8004132:	eb63 0901 	sbc.w	r9, r3, r1
 8004136:	f04f 0200 	mov.w	r2, #0
 800413a:	f04f 0300 	mov.w	r3, #0
 800413e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004142:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004146:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800414a:	4690      	mov	r8, r2
 800414c:	4699      	mov	r9, r3
 800414e:	4623      	mov	r3, r4
 8004150:	eb18 0303 	adds.w	r3, r8, r3
 8004154:	60bb      	str	r3, [r7, #8]
 8004156:	462b      	mov	r3, r5
 8004158:	eb49 0303 	adc.w	r3, r9, r3
 800415c:	60fb      	str	r3, [r7, #12]
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	f04f 0300 	mov.w	r3, #0
 8004166:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800416a:	4629      	mov	r1, r5
 800416c:	024b      	lsls	r3, r1, #9
 800416e:	4621      	mov	r1, r4
 8004170:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004174:	4621      	mov	r1, r4
 8004176:	024a      	lsls	r2, r1, #9
 8004178:	4610      	mov	r0, r2
 800417a:	4619      	mov	r1, r3
 800417c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800417e:	2200      	movs	r2, #0
 8004180:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004182:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004184:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004188:	f7fc fd7e 	bl	8000c88 <__aeabi_uldivmod>
 800418c:	4602      	mov	r2, r0
 800418e:	460b      	mov	r3, r1
 8004190:	4613      	mov	r3, r2
 8004192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004194:	e058      	b.n	8004248 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004196:	4b38      	ldr	r3, [pc, #224]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x200>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	099b      	lsrs	r3, r3, #6
 800419c:	2200      	movs	r2, #0
 800419e:	4618      	mov	r0, r3
 80041a0:	4611      	mov	r1, r2
 80041a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041a6:	623b      	str	r3, [r7, #32]
 80041a8:	2300      	movs	r3, #0
 80041aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80041ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041b0:	4642      	mov	r2, r8
 80041b2:	464b      	mov	r3, r9
 80041b4:	f04f 0000 	mov.w	r0, #0
 80041b8:	f04f 0100 	mov.w	r1, #0
 80041bc:	0159      	lsls	r1, r3, #5
 80041be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041c2:	0150      	lsls	r0, r2, #5
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	4641      	mov	r1, r8
 80041ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80041ce:	4649      	mov	r1, r9
 80041d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	f04f 0300 	mov.w	r3, #0
 80041dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041e8:	ebb2 040a 	subs.w	r4, r2, sl
 80041ec:	eb63 050b 	sbc.w	r5, r3, fp
 80041f0:	f04f 0200 	mov.w	r2, #0
 80041f4:	f04f 0300 	mov.w	r3, #0
 80041f8:	00eb      	lsls	r3, r5, #3
 80041fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041fe:	00e2      	lsls	r2, r4, #3
 8004200:	4614      	mov	r4, r2
 8004202:	461d      	mov	r5, r3
 8004204:	4643      	mov	r3, r8
 8004206:	18e3      	adds	r3, r4, r3
 8004208:	603b      	str	r3, [r7, #0]
 800420a:	464b      	mov	r3, r9
 800420c:	eb45 0303 	adc.w	r3, r5, r3
 8004210:	607b      	str	r3, [r7, #4]
 8004212:	f04f 0200 	mov.w	r2, #0
 8004216:	f04f 0300 	mov.w	r3, #0
 800421a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800421e:	4629      	mov	r1, r5
 8004220:	028b      	lsls	r3, r1, #10
 8004222:	4621      	mov	r1, r4
 8004224:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004228:	4621      	mov	r1, r4
 800422a:	028a      	lsls	r2, r1, #10
 800422c:	4610      	mov	r0, r2
 800422e:	4619      	mov	r1, r3
 8004230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004232:	2200      	movs	r2, #0
 8004234:	61bb      	str	r3, [r7, #24]
 8004236:	61fa      	str	r2, [r7, #28]
 8004238:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800423c:	f7fc fd24 	bl	8000c88 <__aeabi_uldivmod>
 8004240:	4602      	mov	r2, r0
 8004242:	460b      	mov	r3, r1
 8004244:	4613      	mov	r3, r2
 8004246:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004248:	4b0b      	ldr	r3, [pc, #44]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x200>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	0c1b      	lsrs	r3, r3, #16
 800424e:	f003 0303 	and.w	r3, r3, #3
 8004252:	3301      	adds	r3, #1
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004258:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800425a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800425c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004260:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004262:	e002      	b.n	800426a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004264:	4b05      	ldr	r3, [pc, #20]	@ (800427c <HAL_RCC_GetSysClockFreq+0x204>)
 8004266:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004268:	bf00      	nop
    }
  }
  return sysclockfreq;
 800426a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800426c:	4618      	mov	r0, r3
 800426e:	3750      	adds	r7, #80	@ 0x50
 8004270:	46bd      	mov	sp, r7
 8004272:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004276:	bf00      	nop
 8004278:	40023800 	.word	0x40023800
 800427c:	00f42400 	.word	0x00f42400
 8004280:	007a1200 	.word	0x007a1200

08004284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004288:	4b03      	ldr	r3, [pc, #12]	@ (8004298 <HAL_RCC_GetHCLKFreq+0x14>)
 800428a:	681b      	ldr	r3, [r3, #0]
}
 800428c:	4618      	mov	r0, r3
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	20000004 	.word	0x20000004

0800429c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042a0:	f7ff fff0 	bl	8004284 <HAL_RCC_GetHCLKFreq>
 80042a4:	4602      	mov	r2, r0
 80042a6:	4b05      	ldr	r3, [pc, #20]	@ (80042bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	0a9b      	lsrs	r3, r3, #10
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	4903      	ldr	r1, [pc, #12]	@ (80042c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042b2:	5ccb      	ldrb	r3, [r1, r3]
 80042b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	40023800 	.word	0x40023800
 80042c0:	0800c574 	.word	0x0800c574

080042c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042c8:	f7ff ffdc 	bl	8004284 <HAL_RCC_GetHCLKFreq>
 80042cc:	4602      	mov	r2, r0
 80042ce:	4b05      	ldr	r3, [pc, #20]	@ (80042e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	0b5b      	lsrs	r3, r3, #13
 80042d4:	f003 0307 	and.w	r3, r3, #7
 80042d8:	4903      	ldr	r1, [pc, #12]	@ (80042e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042da:	5ccb      	ldrb	r3, [r1, r3]
 80042dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	40023800 	.word	0x40023800
 80042e8:	0800c574 	.word	0x0800c574

080042ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	220f      	movs	r2, #15
 80042fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042fc:	4b12      	ldr	r3, [pc, #72]	@ (8004348 <HAL_RCC_GetClockConfig+0x5c>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f003 0203 	and.w	r2, r3, #3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004308:	4b0f      	ldr	r3, [pc, #60]	@ (8004348 <HAL_RCC_GetClockConfig+0x5c>)
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004314:	4b0c      	ldr	r3, [pc, #48]	@ (8004348 <HAL_RCC_GetClockConfig+0x5c>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004320:	4b09      	ldr	r3, [pc, #36]	@ (8004348 <HAL_RCC_GetClockConfig+0x5c>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	08db      	lsrs	r3, r3, #3
 8004326:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800432e:	4b07      	ldr	r3, [pc, #28]	@ (800434c <HAL_RCC_GetClockConfig+0x60>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0207 	and.w	r2, r3, #7
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	601a      	str	r2, [r3, #0]
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	40023800 	.word	0x40023800
 800434c:	40023c00 	.word	0x40023c00

08004350 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e041      	b.n	80043e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d106      	bne.n	800437c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f7fd fc8a 	bl	8001c90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	3304      	adds	r3, #4
 800438c:	4619      	mov	r1, r3
 800438e:	4610      	mov	r0, r2
 8004390:	f000 f9b6 	bl	8004700 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
	...

080043f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b01      	cmp	r3, #1
 8004402:	d001      	beq.n	8004408 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e04e      	b.n	80044a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f042 0201 	orr.w	r2, r2, #1
 800441e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a23      	ldr	r2, [pc, #140]	@ (80044b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d022      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004432:	d01d      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a1f      	ldr	r2, [pc, #124]	@ (80044b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d018      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a1e      	ldr	r2, [pc, #120]	@ (80044bc <HAL_TIM_Base_Start_IT+0xcc>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d013      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a1c      	ldr	r2, [pc, #112]	@ (80044c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d00e      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a1b      	ldr	r2, [pc, #108]	@ (80044c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d009      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a19      	ldr	r2, [pc, #100]	@ (80044c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d004      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a18      	ldr	r2, [pc, #96]	@ (80044cc <HAL_TIM_Base_Start_IT+0xdc>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d111      	bne.n	8004494 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 0307 	and.w	r3, r3, #7
 800447a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2b06      	cmp	r3, #6
 8004480:	d010      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f042 0201 	orr.w	r2, r2, #1
 8004490:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004492:	e007      	b.n	80044a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	40010000 	.word	0x40010000
 80044b8:	40000400 	.word	0x40000400
 80044bc:	40000800 	.word	0x40000800
 80044c0:	40000c00 	.word	0x40000c00
 80044c4:	40010400 	.word	0x40010400
 80044c8:	40014000 	.word	0x40014000
 80044cc:	40001800 	.word	0x40001800

080044d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d020      	beq.n	8004534 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d01b      	beq.n	8004534 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0202 	mvn.w	r2, #2
 8004504:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f8d2 	bl	80046c4 <HAL_TIM_IC_CaptureCallback>
 8004520:	e005      	b.n	800452e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f8c4 	bl	80046b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 f8d5 	bl	80046d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b00      	cmp	r3, #0
 800453c:	d020      	beq.n	8004580 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f003 0304 	and.w	r3, r3, #4
 8004544:	2b00      	cmp	r3, #0
 8004546:	d01b      	beq.n	8004580 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f06f 0204 	mvn.w	r2, #4
 8004550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2202      	movs	r2, #2
 8004556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 f8ac 	bl	80046c4 <HAL_TIM_IC_CaptureCallback>
 800456c:	e005      	b.n	800457a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f89e 	bl	80046b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 f8af 	bl	80046d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d020      	beq.n	80045cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f003 0308 	and.w	r3, r3, #8
 8004590:	2b00      	cmp	r3, #0
 8004592:	d01b      	beq.n	80045cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f06f 0208 	mvn.w	r2, #8
 800459c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2204      	movs	r2, #4
 80045a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	f003 0303 	and.w	r3, r3, #3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f886 	bl	80046c4 <HAL_TIM_IC_CaptureCallback>
 80045b8:	e005      	b.n	80045c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f878 	bl	80046b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f889 	bl	80046d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f003 0310 	and.w	r3, r3, #16
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d020      	beq.n	8004618 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 0310 	and.w	r3, r3, #16
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d01b      	beq.n	8004618 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0210 	mvn.w	r2, #16
 80045e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2208      	movs	r2, #8
 80045ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	69db      	ldr	r3, [r3, #28]
 80045f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 f860 	bl	80046c4 <HAL_TIM_IC_CaptureCallback>
 8004604:	e005      	b.n	8004612 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f852 	bl	80046b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f863 	bl	80046d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00c      	beq.n	800463c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d007      	beq.n	800463c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f06f 0201 	mvn.w	r2, #1
 8004634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fd f818 	bl	800166c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00c      	beq.n	8004660 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800464c:	2b00      	cmp	r3, #0
 800464e:	d007      	beq.n	8004660 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f900 	bl	8004860 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00c      	beq.n	8004684 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004670:	2b00      	cmp	r3, #0
 8004672:	d007      	beq.n	8004684 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800467c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f834 	bl	80046ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	f003 0320 	and.w	r3, r3, #32
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00c      	beq.n	80046a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f003 0320 	and.w	r3, r3, #32
 8004694:	2b00      	cmp	r3, #0
 8004696:	d007      	beq.n	80046a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f06f 0220 	mvn.w	r2, #32
 80046a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f8d2 	bl	800484c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046a8:	bf00      	nop
 80046aa:	3710      	adds	r7, #16
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a43      	ldr	r2, [pc, #268]	@ (8004820 <TIM_Base_SetConfig+0x120>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d013      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471e:	d00f      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a40      	ldr	r2, [pc, #256]	@ (8004824 <TIM_Base_SetConfig+0x124>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d00b      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a3f      	ldr	r2, [pc, #252]	@ (8004828 <TIM_Base_SetConfig+0x128>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d007      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a3e      	ldr	r2, [pc, #248]	@ (800482c <TIM_Base_SetConfig+0x12c>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d003      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a3d      	ldr	r2, [pc, #244]	@ (8004830 <TIM_Base_SetConfig+0x130>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d108      	bne.n	8004752 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004746:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a32      	ldr	r2, [pc, #200]	@ (8004820 <TIM_Base_SetConfig+0x120>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d02b      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004760:	d027      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a2f      	ldr	r2, [pc, #188]	@ (8004824 <TIM_Base_SetConfig+0x124>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d023      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a2e      	ldr	r2, [pc, #184]	@ (8004828 <TIM_Base_SetConfig+0x128>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d01f      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a2d      	ldr	r2, [pc, #180]	@ (800482c <TIM_Base_SetConfig+0x12c>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d01b      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a2c      	ldr	r2, [pc, #176]	@ (8004830 <TIM_Base_SetConfig+0x130>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d017      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a2b      	ldr	r2, [pc, #172]	@ (8004834 <TIM_Base_SetConfig+0x134>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d013      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a2a      	ldr	r2, [pc, #168]	@ (8004838 <TIM_Base_SetConfig+0x138>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00f      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a29      	ldr	r2, [pc, #164]	@ (800483c <TIM_Base_SetConfig+0x13c>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d00b      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a28      	ldr	r2, [pc, #160]	@ (8004840 <TIM_Base_SetConfig+0x140>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d007      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a27      	ldr	r2, [pc, #156]	@ (8004844 <TIM_Base_SetConfig+0x144>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d003      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a26      	ldr	r2, [pc, #152]	@ (8004848 <TIM_Base_SetConfig+0x148>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d108      	bne.n	80047c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	689a      	ldr	r2, [r3, #8]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a0e      	ldr	r2, [pc, #56]	@ (8004820 <TIM_Base_SetConfig+0x120>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d003      	beq.n	80047f2 <TIM_Base_SetConfig+0xf2>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a10      	ldr	r2, [pc, #64]	@ (8004830 <TIM_Base_SetConfig+0x130>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d103      	bne.n	80047fa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f043 0204 	orr.w	r2, r3, #4
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2201      	movs	r2, #1
 800480a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	601a      	str	r2, [r3, #0]
}
 8004812:	bf00      	nop
 8004814:	3714      	adds	r7, #20
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	40010000 	.word	0x40010000
 8004824:	40000400 	.word	0x40000400
 8004828:	40000800 	.word	0x40000800
 800482c:	40000c00 	.word	0x40000c00
 8004830:	40010400 	.word	0x40010400
 8004834:	40014000 	.word	0x40014000
 8004838:	40014400 	.word	0x40014400
 800483c:	40014800 	.word	0x40014800
 8004840:	40001800 	.word	0x40001800
 8004844:	40001c00 	.word	0x40001c00
 8004848:	40002000 	.word	0x40002000

0800484c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004868:	bf00      	nop
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e042      	b.n	800490c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7fd f9b0 	bl	8001c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2224      	movs	r2, #36	@ 0x24
 80048a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68da      	ldr	r2, [r3, #12]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 fcc5 	bl	8005248 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	691a      	ldr	r2, [r3, #16]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	695a      	ldr	r2, [r3, #20]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68da      	ldr	r2, [r3, #12]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2220      	movs	r2, #32
 80048f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2220      	movs	r2, #32
 8004900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	4613      	mov	r3, r2
 8004920:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b20      	cmp	r3, #32
 800492c:	d121      	bne.n	8004972 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d002      	beq.n	800493a <HAL_UART_Transmit_IT+0x26>
 8004934:	88fb      	ldrh	r3, [r7, #6]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e01a      	b.n	8004974 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	88fa      	ldrh	r2, [r7, #6]
 8004948:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	88fa      	ldrh	r2, [r7, #6]
 800494e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2221      	movs	r2, #33	@ 0x21
 800495a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68da      	ldr	r2, [r3, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800496c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800496e:	2300      	movs	r3, #0
 8004970:	e000      	b.n	8004974 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004972:	2302      	movs	r3, #2
  }
}
 8004974:	4618      	mov	r0, r3
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b0ba      	sub	sp, #232	@ 0xe8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80049ac:	2300      	movs	r3, #0
 80049ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80049b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049b6:	f003 030f 	and.w	r3, r3, #15
 80049ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80049be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10f      	bne.n	80049e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ca:	f003 0320 	and.w	r3, r3, #32
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d009      	beq.n	80049e6 <HAL_UART_IRQHandler+0x66>
 80049d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049d6:	f003 0320 	and.w	r3, r3, #32
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 fb74 	bl	80050cc <UART_Receive_IT>
      return;
 80049e4:	e273      	b.n	8004ece <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80049e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f000 80de 	beq.w	8004bac <HAL_UART_IRQHandler+0x22c>
 80049f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d106      	bne.n	8004a0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80049fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	f000 80d1 	beq.w	8004bac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00b      	beq.n	8004a2e <HAL_UART_IRQHandler+0xae>
 8004a16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d005      	beq.n	8004a2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a26:	f043 0201 	orr.w	r2, r3, #1
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a32:	f003 0304 	and.w	r3, r3, #4
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d00b      	beq.n	8004a52 <HAL_UART_IRQHandler+0xd2>
 8004a3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d005      	beq.n	8004a52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4a:	f043 0202 	orr.w	r2, r3, #2
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00b      	beq.n	8004a76 <HAL_UART_IRQHandler+0xf6>
 8004a5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a62:	f003 0301 	and.w	r3, r3, #1
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d005      	beq.n	8004a76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	f043 0204 	orr.w	r2, r3, #4
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a7a:	f003 0308 	and.w	r3, r3, #8
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d011      	beq.n	8004aa6 <HAL_UART_IRQHandler+0x126>
 8004a82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a86:	f003 0320 	and.w	r3, r3, #32
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d105      	bne.n	8004a9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d005      	beq.n	8004aa6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a9e:	f043 0208 	orr.w	r2, r3, #8
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f000 820a 	beq.w	8004ec4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ab4:	f003 0320 	and.w	r3, r3, #32
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d008      	beq.n	8004ace <HAL_UART_IRQHandler+0x14e>
 8004abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ac0:	f003 0320 	and.w	r3, r3, #32
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d002      	beq.n	8004ace <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 faff 	bl	80050cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad8:	2b40      	cmp	r3, #64	@ 0x40
 8004ada:	bf0c      	ite	eq
 8004adc:	2301      	moveq	r3, #1
 8004ade:	2300      	movne	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d103      	bne.n	8004afa <HAL_UART_IRQHandler+0x17a>
 8004af2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d04f      	beq.n	8004b9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 fa0a 	bl	8004f14 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b0a:	2b40      	cmp	r3, #64	@ 0x40
 8004b0c:	d141      	bne.n	8004b92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	3314      	adds	r3, #20
 8004b14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b1c:	e853 3f00 	ldrex	r3, [r3]
 8004b20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004b24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	3314      	adds	r3, #20
 8004b36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004b3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004b46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004b4a:	e841 2300 	strex	r3, r2, [r1]
 8004b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004b52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d1d9      	bne.n	8004b0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d013      	beq.n	8004b8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b66:	4a8a      	ldr	r2, [pc, #552]	@ (8004d90 <HAL_UART_IRQHandler+0x410>)
 8004b68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f7fe f8bc 	bl	8002cec <HAL_DMA_Abort_IT>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d016      	beq.n	8004ba8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b84:	4610      	mov	r0, r2
 8004b86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b88:	e00e      	b.n	8004ba8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f9ac 	bl	8004ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b90:	e00a      	b.n	8004ba8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 f9a8 	bl	8004ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b98:	e006      	b.n	8004ba8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f9a4 	bl	8004ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004ba6:	e18d      	b.n	8004ec4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ba8:	bf00      	nop
    return;
 8004baa:	e18b      	b.n	8004ec4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	f040 8167 	bne.w	8004e84 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bba:	f003 0310 	and.w	r3, r3, #16
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 8160 	beq.w	8004e84 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004bc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 8159 	beq.w	8004e84 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	60bb      	str	r3, [r7, #8]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	60bb      	str	r3, [r7, #8]
 8004be6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bf2:	2b40      	cmp	r3, #64	@ 0x40
 8004bf4:	f040 80ce 	bne.w	8004d94 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004c04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 80a9 	beq.w	8004d60 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c16:	429a      	cmp	r2, r3
 8004c18:	f080 80a2 	bcs.w	8004d60 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c22:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c2e:	f000 8088 	beq.w	8004d42 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	330c      	adds	r3, #12
 8004c38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004c40:	e853 3f00 	ldrex	r3, [r3]
 8004c44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004c48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	330c      	adds	r3, #12
 8004c5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004c5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004c6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004c6e:	e841 2300 	strex	r3, r2, [r1]
 8004c72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004c76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1d9      	bne.n	8004c32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	3314      	adds	r3, #20
 8004c84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c88:	e853 3f00 	ldrex	r3, [r3]
 8004c8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004c8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c90:	f023 0301 	bic.w	r3, r3, #1
 8004c94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	3314      	adds	r3, #20
 8004c9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ca2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ca6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004caa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004cae:	e841 2300 	strex	r3, r2, [r1]
 8004cb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004cb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1e1      	bne.n	8004c7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	3314      	adds	r3, #20
 8004cc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cc4:	e853 3f00 	ldrex	r3, [r3]
 8004cc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ccc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	3314      	adds	r3, #20
 8004cda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004cde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ce0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004ce4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004ce6:	e841 2300 	strex	r3, r2, [r1]
 8004cea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004cec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1e3      	bne.n	8004cba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	330c      	adds	r3, #12
 8004d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d0a:	e853 3f00 	ldrex	r3, [r3]
 8004d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004d10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d12:	f023 0310 	bic.w	r3, r3, #16
 8004d16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	330c      	adds	r3, #12
 8004d20:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004d24:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004d26:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d2c:	e841 2300 	strex	r3, r2, [r1]
 8004d30:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004d32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d1e3      	bne.n	8004d00 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7fd ff65 	bl	8002c0c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2202      	movs	r2, #2
 8004d46:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	4619      	mov	r1, r3
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f8cf 	bl	8004efc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004d5e:	e0b3      	b.n	8004ec8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	f040 80ad 	bne.w	8004ec8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d72:	69db      	ldr	r3, [r3, #28]
 8004d74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d78:	f040 80a6 	bne.w	8004ec8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d86:	4619      	mov	r1, r3
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 f8b7 	bl	8004efc <HAL_UARTEx_RxEventCallback>
      return;
 8004d8e:	e09b      	b.n	8004ec8 <HAL_UART_IRQHandler+0x548>
 8004d90:	08004fdb 	.word	0x08004fdb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f000 808e 	beq.w	8004ecc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004db0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f000 8089 	beq.w	8004ecc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	330c      	adds	r3, #12
 8004dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc4:	e853 3f00 	ldrex	r3, [r3]
 8004dc8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dd0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	330c      	adds	r3, #12
 8004dda:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004dde:	647a      	str	r2, [r7, #68]	@ 0x44
 8004de0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004de4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004de6:	e841 2300 	strex	r3, r2, [r1]
 8004dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1e3      	bne.n	8004dba <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	3314      	adds	r3, #20
 8004df8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dfc:	e853 3f00 	ldrex	r3, [r3]
 8004e00:	623b      	str	r3, [r7, #32]
   return(result);
 8004e02:	6a3b      	ldr	r3, [r7, #32]
 8004e04:	f023 0301 	bic.w	r3, r3, #1
 8004e08:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	3314      	adds	r3, #20
 8004e12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004e16:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e1e:	e841 2300 	strex	r3, r2, [r1]
 8004e22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1e3      	bne.n	8004df2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2220      	movs	r2, #32
 8004e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	330c      	adds	r3, #12
 8004e3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	e853 3f00 	ldrex	r3, [r3]
 8004e46:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f023 0310 	bic.w	r3, r3, #16
 8004e4e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	330c      	adds	r3, #12
 8004e58:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004e5c:	61fa      	str	r2, [r7, #28]
 8004e5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e60:	69b9      	ldr	r1, [r7, #24]
 8004e62:	69fa      	ldr	r2, [r7, #28]
 8004e64:	e841 2300 	strex	r3, r2, [r1]
 8004e68:	617b      	str	r3, [r7, #20]
   return(result);
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1e3      	bne.n	8004e38 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 f83d 	bl	8004efc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e82:	e023      	b.n	8004ecc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d009      	beq.n	8004ea4 <HAL_UART_IRQHandler+0x524>
 8004e90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 f8ad 	bl	8004ffc <UART_Transmit_IT>
    return;
 8004ea2:	e014      	b.n	8004ece <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ea4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00e      	beq.n	8004ece <HAL_UART_IRQHandler+0x54e>
 8004eb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d008      	beq.n	8004ece <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f8ed 	bl	800509c <UART_EndTransmit_IT>
    return;
 8004ec2:	e004      	b.n	8004ece <HAL_UART_IRQHandler+0x54e>
    return;
 8004ec4:	bf00      	nop
 8004ec6:	e002      	b.n	8004ece <HAL_UART_IRQHandler+0x54e>
      return;
 8004ec8:	bf00      	nop
 8004eca:	e000      	b.n	8004ece <HAL_UART_IRQHandler+0x54e>
      return;
 8004ecc:	bf00      	nop
  }
}
 8004ece:	37e8      	adds	r7, #232	@ 0xe8
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004edc:	bf00      	nop
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b095      	sub	sp, #84	@ 0x54
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	330c      	adds	r3, #12
 8004f22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f26:	e853 3f00 	ldrex	r3, [r3]
 8004f2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	330c      	adds	r3, #12
 8004f3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f3c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f44:	e841 2300 	strex	r3, r2, [r1]
 8004f48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1e5      	bne.n	8004f1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3314      	adds	r3, #20
 8004f56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	e853 3f00 	ldrex	r3, [r3]
 8004f5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	f023 0301 	bic.w	r3, r3, #1
 8004f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3314      	adds	r3, #20
 8004f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f78:	e841 2300 	strex	r3, r2, [r1]
 8004f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1e5      	bne.n	8004f50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d119      	bne.n	8004fc0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	330c      	adds	r3, #12
 8004f92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	e853 3f00 	ldrex	r3, [r3]
 8004f9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f023 0310 	bic.w	r3, r3, #16
 8004fa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	330c      	adds	r3, #12
 8004faa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fac:	61ba      	str	r2, [r7, #24]
 8004fae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb0:	6979      	ldr	r1, [r7, #20]
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	e841 2300 	strex	r3, r2, [r1]
 8004fb8:	613b      	str	r3, [r7, #16]
   return(result);
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1e5      	bne.n	8004f8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004fce:	bf00      	nop
 8004fd0:	3754      	adds	r7, #84	@ 0x54
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b084      	sub	sp, #16
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f7ff ff7a 	bl	8004ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ff4:	bf00      	nop
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800500a:	b2db      	uxtb	r3, r3
 800500c:	2b21      	cmp	r3, #33	@ 0x21
 800500e:	d13e      	bne.n	800508e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005018:	d114      	bne.n	8005044 <UART_Transmit_IT+0x48>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d110      	bne.n	8005044 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	881b      	ldrh	r3, [r3, #0]
 800502c:	461a      	mov	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005036:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	1c9a      	adds	r2, r3, #2
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	621a      	str	r2, [r3, #32]
 8005042:	e008      	b.n	8005056 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	1c59      	adds	r1, r3, #1
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	6211      	str	r1, [r2, #32]
 800504e:	781a      	ldrb	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800505a:	b29b      	uxth	r3, r3
 800505c:	3b01      	subs	r3, #1
 800505e:	b29b      	uxth	r3, r3
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	4619      	mov	r1, r3
 8005064:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10f      	bne.n	800508a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68da      	ldr	r2, [r3, #12]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005078:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68da      	ldr	r2, [r3, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005088:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800508a:	2300      	movs	r3, #0
 800508c:	e000      	b.n	8005090 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800508e:	2302      	movs	r3, #2
  }
}
 8005090:	4618      	mov	r0, r3
 8005092:	3714      	adds	r7, #20
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f7fc fb01 	bl	80016c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08c      	sub	sp, #48	@ 0x30
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80050d4:	2300      	movs	r3, #0
 80050d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80050d8:	2300      	movs	r3, #0
 80050da:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	2b22      	cmp	r3, #34	@ 0x22
 80050e6:	f040 80aa 	bne.w	800523e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050f2:	d115      	bne.n	8005120 <UART_Receive_IT+0x54>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d111      	bne.n	8005120 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005100:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	b29b      	uxth	r3, r3
 800510a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800510e:	b29a      	uxth	r2, r3
 8005110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005112:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005118:	1c9a      	adds	r2, r3, #2
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	629a      	str	r2, [r3, #40]	@ 0x28
 800511e:	e024      	b.n	800516a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005124:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800512e:	d007      	beq.n	8005140 <UART_Receive_IT+0x74>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10a      	bne.n	800514e <UART_Receive_IT+0x82>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d106      	bne.n	800514e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	b2da      	uxtb	r2, r3
 8005148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514a:	701a      	strb	r2, [r3, #0]
 800514c:	e008      	b.n	8005160 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	b2db      	uxtb	r3, r3
 8005156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800515a:	b2da      	uxtb	r2, r3
 800515c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800515e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005164:	1c5a      	adds	r2, r3, #1
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800516e:	b29b      	uxth	r3, r3
 8005170:	3b01      	subs	r3, #1
 8005172:	b29b      	uxth	r3, r3
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	4619      	mov	r1, r3
 8005178:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800517a:	2b00      	cmp	r3, #0
 800517c:	d15d      	bne.n	800523a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0220 	bic.w	r2, r2, #32
 800518c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68da      	ldr	r2, [r3, #12]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800519c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695a      	ldr	r2, [r3, #20]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 0201 	bic.w	r2, r2, #1
 80051ac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2220      	movs	r2, #32
 80051b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d135      	bne.n	8005230 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	330c      	adds	r3, #12
 80051d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	e853 3f00 	ldrex	r3, [r3]
 80051d8:	613b      	str	r3, [r7, #16]
   return(result);
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	f023 0310 	bic.w	r3, r3, #16
 80051e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	330c      	adds	r3, #12
 80051e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ea:	623a      	str	r2, [r7, #32]
 80051ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ee:	69f9      	ldr	r1, [r7, #28]
 80051f0:	6a3a      	ldr	r2, [r7, #32]
 80051f2:	e841 2300 	strex	r3, r2, [r1]
 80051f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1e5      	bne.n	80051ca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0310 	and.w	r3, r3, #16
 8005208:	2b10      	cmp	r3, #16
 800520a:	d10a      	bne.n	8005222 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800520c:	2300      	movs	r3, #0
 800520e:	60fb      	str	r3, [r7, #12]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005226:	4619      	mov	r1, r3
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f7ff fe67 	bl	8004efc <HAL_UARTEx_RxEventCallback>
 800522e:	e002      	b.n	8005236 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f7ff fe4f 	bl	8004ed4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005236:	2300      	movs	r3, #0
 8005238:	e002      	b.n	8005240 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800523a:	2300      	movs	r3, #0
 800523c:	e000      	b.n	8005240 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800523e:	2302      	movs	r3, #2
  }
}
 8005240:	4618      	mov	r0, r3
 8005242:	3730      	adds	r7, #48	@ 0x30
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800524c:	b0c0      	sub	sp, #256	@ 0x100
 800524e:	af00      	add	r7, sp, #0
 8005250:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005264:	68d9      	ldr	r1, [r3, #12]
 8005266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	ea40 0301 	orr.w	r3, r0, r1
 8005270:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005276:	689a      	ldr	r2, [r3, #8]
 8005278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	431a      	orrs	r2, r3
 8005280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	431a      	orrs	r2, r3
 8005288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	4313      	orrs	r3, r2
 8005290:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80052a0:	f021 010c 	bic.w	r1, r1, #12
 80052a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80052ae:	430b      	orrs	r3, r1
 80052b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80052be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c2:	6999      	ldr	r1, [r3, #24]
 80052c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	ea40 0301 	orr.w	r3, r0, r1
 80052ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	4b8f      	ldr	r3, [pc, #572]	@ (8005514 <UART_SetConfig+0x2cc>)
 80052d8:	429a      	cmp	r2, r3
 80052da:	d005      	beq.n	80052e8 <UART_SetConfig+0xa0>
 80052dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	4b8d      	ldr	r3, [pc, #564]	@ (8005518 <UART_SetConfig+0x2d0>)
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d104      	bne.n	80052f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80052e8:	f7fe ffec 	bl	80042c4 <HAL_RCC_GetPCLK2Freq>
 80052ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80052f0:	e003      	b.n	80052fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80052f2:	f7fe ffd3 	bl	800429c <HAL_RCC_GetPCLK1Freq>
 80052f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052fe:	69db      	ldr	r3, [r3, #28]
 8005300:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005304:	f040 810c 	bne.w	8005520 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005308:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800530c:	2200      	movs	r2, #0
 800530e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005312:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005316:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800531a:	4622      	mov	r2, r4
 800531c:	462b      	mov	r3, r5
 800531e:	1891      	adds	r1, r2, r2
 8005320:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005322:	415b      	adcs	r3, r3
 8005324:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005326:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800532a:	4621      	mov	r1, r4
 800532c:	eb12 0801 	adds.w	r8, r2, r1
 8005330:	4629      	mov	r1, r5
 8005332:	eb43 0901 	adc.w	r9, r3, r1
 8005336:	f04f 0200 	mov.w	r2, #0
 800533a:	f04f 0300 	mov.w	r3, #0
 800533e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005342:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005346:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800534a:	4690      	mov	r8, r2
 800534c:	4699      	mov	r9, r3
 800534e:	4623      	mov	r3, r4
 8005350:	eb18 0303 	adds.w	r3, r8, r3
 8005354:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005358:	462b      	mov	r3, r5
 800535a:	eb49 0303 	adc.w	r3, r9, r3
 800535e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800536e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005372:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005376:	460b      	mov	r3, r1
 8005378:	18db      	adds	r3, r3, r3
 800537a:	653b      	str	r3, [r7, #80]	@ 0x50
 800537c:	4613      	mov	r3, r2
 800537e:	eb42 0303 	adc.w	r3, r2, r3
 8005382:	657b      	str	r3, [r7, #84]	@ 0x54
 8005384:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005388:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800538c:	f7fb fc7c 	bl	8000c88 <__aeabi_uldivmod>
 8005390:	4602      	mov	r2, r0
 8005392:	460b      	mov	r3, r1
 8005394:	4b61      	ldr	r3, [pc, #388]	@ (800551c <UART_SetConfig+0x2d4>)
 8005396:	fba3 2302 	umull	r2, r3, r3, r2
 800539a:	095b      	lsrs	r3, r3, #5
 800539c:	011c      	lsls	r4, r3, #4
 800539e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053a2:	2200      	movs	r2, #0
 80053a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80053ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80053b0:	4642      	mov	r2, r8
 80053b2:	464b      	mov	r3, r9
 80053b4:	1891      	adds	r1, r2, r2
 80053b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80053b8:	415b      	adcs	r3, r3
 80053ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80053c0:	4641      	mov	r1, r8
 80053c2:	eb12 0a01 	adds.w	sl, r2, r1
 80053c6:	4649      	mov	r1, r9
 80053c8:	eb43 0b01 	adc.w	fp, r3, r1
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	f04f 0300 	mov.w	r3, #0
 80053d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80053dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053e0:	4692      	mov	sl, r2
 80053e2:	469b      	mov	fp, r3
 80053e4:	4643      	mov	r3, r8
 80053e6:	eb1a 0303 	adds.w	r3, sl, r3
 80053ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053ee:	464b      	mov	r3, r9
 80053f0:	eb4b 0303 	adc.w	r3, fp, r3
 80053f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80053f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005404:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005408:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800540c:	460b      	mov	r3, r1
 800540e:	18db      	adds	r3, r3, r3
 8005410:	643b      	str	r3, [r7, #64]	@ 0x40
 8005412:	4613      	mov	r3, r2
 8005414:	eb42 0303 	adc.w	r3, r2, r3
 8005418:	647b      	str	r3, [r7, #68]	@ 0x44
 800541a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800541e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005422:	f7fb fc31 	bl	8000c88 <__aeabi_uldivmod>
 8005426:	4602      	mov	r2, r0
 8005428:	460b      	mov	r3, r1
 800542a:	4611      	mov	r1, r2
 800542c:	4b3b      	ldr	r3, [pc, #236]	@ (800551c <UART_SetConfig+0x2d4>)
 800542e:	fba3 2301 	umull	r2, r3, r3, r1
 8005432:	095b      	lsrs	r3, r3, #5
 8005434:	2264      	movs	r2, #100	@ 0x64
 8005436:	fb02 f303 	mul.w	r3, r2, r3
 800543a:	1acb      	subs	r3, r1, r3
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005442:	4b36      	ldr	r3, [pc, #216]	@ (800551c <UART_SetConfig+0x2d4>)
 8005444:	fba3 2302 	umull	r2, r3, r3, r2
 8005448:	095b      	lsrs	r3, r3, #5
 800544a:	005b      	lsls	r3, r3, #1
 800544c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005450:	441c      	add	r4, r3
 8005452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005456:	2200      	movs	r2, #0
 8005458:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800545c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005460:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005464:	4642      	mov	r2, r8
 8005466:	464b      	mov	r3, r9
 8005468:	1891      	adds	r1, r2, r2
 800546a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800546c:	415b      	adcs	r3, r3
 800546e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005470:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005474:	4641      	mov	r1, r8
 8005476:	1851      	adds	r1, r2, r1
 8005478:	6339      	str	r1, [r7, #48]	@ 0x30
 800547a:	4649      	mov	r1, r9
 800547c:	414b      	adcs	r3, r1
 800547e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005480:	f04f 0200 	mov.w	r2, #0
 8005484:	f04f 0300 	mov.w	r3, #0
 8005488:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800548c:	4659      	mov	r1, fp
 800548e:	00cb      	lsls	r3, r1, #3
 8005490:	4651      	mov	r1, sl
 8005492:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005496:	4651      	mov	r1, sl
 8005498:	00ca      	lsls	r2, r1, #3
 800549a:	4610      	mov	r0, r2
 800549c:	4619      	mov	r1, r3
 800549e:	4603      	mov	r3, r0
 80054a0:	4642      	mov	r2, r8
 80054a2:	189b      	adds	r3, r3, r2
 80054a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054a8:	464b      	mov	r3, r9
 80054aa:	460a      	mov	r2, r1
 80054ac:	eb42 0303 	adc.w	r3, r2, r3
 80054b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80054c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80054c8:	460b      	mov	r3, r1
 80054ca:	18db      	adds	r3, r3, r3
 80054cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054ce:	4613      	mov	r3, r2
 80054d0:	eb42 0303 	adc.w	r3, r2, r3
 80054d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80054da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80054de:	f7fb fbd3 	bl	8000c88 <__aeabi_uldivmod>
 80054e2:	4602      	mov	r2, r0
 80054e4:	460b      	mov	r3, r1
 80054e6:	4b0d      	ldr	r3, [pc, #52]	@ (800551c <UART_SetConfig+0x2d4>)
 80054e8:	fba3 1302 	umull	r1, r3, r3, r2
 80054ec:	095b      	lsrs	r3, r3, #5
 80054ee:	2164      	movs	r1, #100	@ 0x64
 80054f0:	fb01 f303 	mul.w	r3, r1, r3
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	00db      	lsls	r3, r3, #3
 80054f8:	3332      	adds	r3, #50	@ 0x32
 80054fa:	4a08      	ldr	r2, [pc, #32]	@ (800551c <UART_SetConfig+0x2d4>)
 80054fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005500:	095b      	lsrs	r3, r3, #5
 8005502:	f003 0207 	and.w	r2, r3, #7
 8005506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4422      	add	r2, r4
 800550e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005510:	e106      	b.n	8005720 <UART_SetConfig+0x4d8>
 8005512:	bf00      	nop
 8005514:	40011000 	.word	0x40011000
 8005518:	40011400 	.word	0x40011400
 800551c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005520:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005524:	2200      	movs	r2, #0
 8005526:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800552a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800552e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005532:	4642      	mov	r2, r8
 8005534:	464b      	mov	r3, r9
 8005536:	1891      	adds	r1, r2, r2
 8005538:	6239      	str	r1, [r7, #32]
 800553a:	415b      	adcs	r3, r3
 800553c:	627b      	str	r3, [r7, #36]	@ 0x24
 800553e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005542:	4641      	mov	r1, r8
 8005544:	1854      	adds	r4, r2, r1
 8005546:	4649      	mov	r1, r9
 8005548:	eb43 0501 	adc.w	r5, r3, r1
 800554c:	f04f 0200 	mov.w	r2, #0
 8005550:	f04f 0300 	mov.w	r3, #0
 8005554:	00eb      	lsls	r3, r5, #3
 8005556:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800555a:	00e2      	lsls	r2, r4, #3
 800555c:	4614      	mov	r4, r2
 800555e:	461d      	mov	r5, r3
 8005560:	4643      	mov	r3, r8
 8005562:	18e3      	adds	r3, r4, r3
 8005564:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005568:	464b      	mov	r3, r9
 800556a:	eb45 0303 	adc.w	r3, r5, r3
 800556e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800557e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005582:	f04f 0200 	mov.w	r2, #0
 8005586:	f04f 0300 	mov.w	r3, #0
 800558a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800558e:	4629      	mov	r1, r5
 8005590:	008b      	lsls	r3, r1, #2
 8005592:	4621      	mov	r1, r4
 8005594:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005598:	4621      	mov	r1, r4
 800559a:	008a      	lsls	r2, r1, #2
 800559c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80055a0:	f7fb fb72 	bl	8000c88 <__aeabi_uldivmod>
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4b60      	ldr	r3, [pc, #384]	@ (800572c <UART_SetConfig+0x4e4>)
 80055aa:	fba3 2302 	umull	r2, r3, r3, r2
 80055ae:	095b      	lsrs	r3, r3, #5
 80055b0:	011c      	lsls	r4, r3, #4
 80055b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055b6:	2200      	movs	r2, #0
 80055b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80055c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80055c4:	4642      	mov	r2, r8
 80055c6:	464b      	mov	r3, r9
 80055c8:	1891      	adds	r1, r2, r2
 80055ca:	61b9      	str	r1, [r7, #24]
 80055cc:	415b      	adcs	r3, r3
 80055ce:	61fb      	str	r3, [r7, #28]
 80055d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055d4:	4641      	mov	r1, r8
 80055d6:	1851      	adds	r1, r2, r1
 80055d8:	6139      	str	r1, [r7, #16]
 80055da:	4649      	mov	r1, r9
 80055dc:	414b      	adcs	r3, r1
 80055de:	617b      	str	r3, [r7, #20]
 80055e0:	f04f 0200 	mov.w	r2, #0
 80055e4:	f04f 0300 	mov.w	r3, #0
 80055e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055ec:	4659      	mov	r1, fp
 80055ee:	00cb      	lsls	r3, r1, #3
 80055f0:	4651      	mov	r1, sl
 80055f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055f6:	4651      	mov	r1, sl
 80055f8:	00ca      	lsls	r2, r1, #3
 80055fa:	4610      	mov	r0, r2
 80055fc:	4619      	mov	r1, r3
 80055fe:	4603      	mov	r3, r0
 8005600:	4642      	mov	r2, r8
 8005602:	189b      	adds	r3, r3, r2
 8005604:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005608:	464b      	mov	r3, r9
 800560a:	460a      	mov	r2, r1
 800560c:	eb42 0303 	adc.w	r3, r2, r3
 8005610:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800561e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005620:	f04f 0200 	mov.w	r2, #0
 8005624:	f04f 0300 	mov.w	r3, #0
 8005628:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800562c:	4649      	mov	r1, r9
 800562e:	008b      	lsls	r3, r1, #2
 8005630:	4641      	mov	r1, r8
 8005632:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005636:	4641      	mov	r1, r8
 8005638:	008a      	lsls	r2, r1, #2
 800563a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800563e:	f7fb fb23 	bl	8000c88 <__aeabi_uldivmod>
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	4611      	mov	r1, r2
 8005648:	4b38      	ldr	r3, [pc, #224]	@ (800572c <UART_SetConfig+0x4e4>)
 800564a:	fba3 2301 	umull	r2, r3, r3, r1
 800564e:	095b      	lsrs	r3, r3, #5
 8005650:	2264      	movs	r2, #100	@ 0x64
 8005652:	fb02 f303 	mul.w	r3, r2, r3
 8005656:	1acb      	subs	r3, r1, r3
 8005658:	011b      	lsls	r3, r3, #4
 800565a:	3332      	adds	r3, #50	@ 0x32
 800565c:	4a33      	ldr	r2, [pc, #204]	@ (800572c <UART_SetConfig+0x4e4>)
 800565e:	fba2 2303 	umull	r2, r3, r2, r3
 8005662:	095b      	lsrs	r3, r3, #5
 8005664:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005668:	441c      	add	r4, r3
 800566a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800566e:	2200      	movs	r2, #0
 8005670:	673b      	str	r3, [r7, #112]	@ 0x70
 8005672:	677a      	str	r2, [r7, #116]	@ 0x74
 8005674:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005678:	4642      	mov	r2, r8
 800567a:	464b      	mov	r3, r9
 800567c:	1891      	adds	r1, r2, r2
 800567e:	60b9      	str	r1, [r7, #8]
 8005680:	415b      	adcs	r3, r3
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005688:	4641      	mov	r1, r8
 800568a:	1851      	adds	r1, r2, r1
 800568c:	6039      	str	r1, [r7, #0]
 800568e:	4649      	mov	r1, r9
 8005690:	414b      	adcs	r3, r1
 8005692:	607b      	str	r3, [r7, #4]
 8005694:	f04f 0200 	mov.w	r2, #0
 8005698:	f04f 0300 	mov.w	r3, #0
 800569c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80056a0:	4659      	mov	r1, fp
 80056a2:	00cb      	lsls	r3, r1, #3
 80056a4:	4651      	mov	r1, sl
 80056a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056aa:	4651      	mov	r1, sl
 80056ac:	00ca      	lsls	r2, r1, #3
 80056ae:	4610      	mov	r0, r2
 80056b0:	4619      	mov	r1, r3
 80056b2:	4603      	mov	r3, r0
 80056b4:	4642      	mov	r2, r8
 80056b6:	189b      	adds	r3, r3, r2
 80056b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80056ba:	464b      	mov	r3, r9
 80056bc:	460a      	mov	r2, r1
 80056be:	eb42 0303 	adc.w	r3, r2, r3
 80056c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80056c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80056ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80056d0:	f04f 0200 	mov.w	r2, #0
 80056d4:	f04f 0300 	mov.w	r3, #0
 80056d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80056dc:	4649      	mov	r1, r9
 80056de:	008b      	lsls	r3, r1, #2
 80056e0:	4641      	mov	r1, r8
 80056e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056e6:	4641      	mov	r1, r8
 80056e8:	008a      	lsls	r2, r1, #2
 80056ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80056ee:	f7fb facb 	bl	8000c88 <__aeabi_uldivmod>
 80056f2:	4602      	mov	r2, r0
 80056f4:	460b      	mov	r3, r1
 80056f6:	4b0d      	ldr	r3, [pc, #52]	@ (800572c <UART_SetConfig+0x4e4>)
 80056f8:	fba3 1302 	umull	r1, r3, r3, r2
 80056fc:	095b      	lsrs	r3, r3, #5
 80056fe:	2164      	movs	r1, #100	@ 0x64
 8005700:	fb01 f303 	mul.w	r3, r1, r3
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	011b      	lsls	r3, r3, #4
 8005708:	3332      	adds	r3, #50	@ 0x32
 800570a:	4a08      	ldr	r2, [pc, #32]	@ (800572c <UART_SetConfig+0x4e4>)
 800570c:	fba2 2303 	umull	r2, r3, r2, r3
 8005710:	095b      	lsrs	r3, r3, #5
 8005712:	f003 020f 	and.w	r2, r3, #15
 8005716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4422      	add	r2, r4
 800571e:	609a      	str	r2, [r3, #8]
}
 8005720:	bf00      	nop
 8005722:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005726:	46bd      	mov	sp, r7
 8005728:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800572c:	51eb851f 	.word	0x51eb851f

08005730 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005730:	b480      	push	{r7}
 8005732:	b083      	sub	sp, #12
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f103 0208 	add.w	r2, r3, #8
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f04f 32ff 	mov.w	r2, #4294967295
 8005748:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f103 0208 	add.w	r2, r3, #8
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f103 0208 	add.w	r2, r3, #8
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800577e:	bf00      	nop
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800578a:	b480      	push	{r7}
 800578c:	b085      	sub	sp, #20
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	689a      	ldr	r2, [r3, #8]
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	683a      	ldr	r2, [r7, #0]
 80057ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	1c5a      	adds	r2, r3, #1
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	601a      	str	r2, [r3, #0]
}
 80057c6:	bf00      	nop
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057d2:	b480      	push	{r7}
 80057d4:	b085      	sub	sp, #20
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
 80057da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057e8:	d103      	bne.n	80057f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	60fb      	str	r3, [r7, #12]
 80057f0:	e00c      	b.n	800580c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3308      	adds	r3, #8
 80057f6:	60fb      	str	r3, [r7, #12]
 80057f8:	e002      	b.n	8005800 <vListInsert+0x2e>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	60fb      	str	r3, [r7, #12]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	429a      	cmp	r2, r3
 800580a:	d2f6      	bcs.n	80057fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	685a      	ldr	r2, [r3, #4]
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	683a      	ldr	r2, [r7, #0]
 800581a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	683a      	ldr	r2, [r7, #0]
 8005826:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	1c5a      	adds	r2, r3, #1
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	601a      	str	r2, [r3, #0]
}
 8005838:	bf00      	nop
 800583a:	3714      	adds	r7, #20
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	691b      	ldr	r3, [r3, #16]
 8005850:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	6892      	ldr	r2, [r2, #8]
 800585a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6852      	ldr	r2, [r2, #4]
 8005864:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	429a      	cmp	r2, r3
 800586e:	d103      	bne.n	8005878 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	1e5a      	subs	r2, r3, #1
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3714      	adds	r7, #20
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d10b      	bne.n	80058c4 <xQueueGenericReset+0x2c>
	__asm volatile
 80058ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b0:	f383 8811 	msr	BASEPRI, r3
 80058b4:	f3bf 8f6f 	isb	sy
 80058b8:	f3bf 8f4f 	dsb	sy
 80058bc:	60bb      	str	r3, [r7, #8]
}
 80058be:	bf00      	nop
 80058c0:	bf00      	nop
 80058c2:	e7fd      	b.n	80058c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80058c4:	f001 fef0 	bl	80076a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058d0:	68f9      	ldr	r1, [r7, #12]
 80058d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058d4:	fb01 f303 	mul.w	r3, r1, r3
 80058d8:	441a      	add	r2, r3
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058f4:	3b01      	subs	r3, #1
 80058f6:	68f9      	ldr	r1, [r7, #12]
 80058f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058fa:	fb01 f303 	mul.w	r3, r1, r3
 80058fe:	441a      	add	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	22ff      	movs	r2, #255	@ 0xff
 8005908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	22ff      	movs	r2, #255	@ 0xff
 8005910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d114      	bne.n	8005944 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d01a      	beq.n	8005958 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	3310      	adds	r3, #16
 8005926:	4618      	mov	r0, r3
 8005928:	f000 ff98 	bl	800685c <xTaskRemoveFromEventList>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d012      	beq.n	8005958 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005932:	4b0d      	ldr	r3, [pc, #52]	@ (8005968 <xQueueGenericReset+0xd0>)
 8005934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005938:	601a      	str	r2, [r3, #0]
 800593a:	f3bf 8f4f 	dsb	sy
 800593e:	f3bf 8f6f 	isb	sy
 8005942:	e009      	b.n	8005958 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	3310      	adds	r3, #16
 8005948:	4618      	mov	r0, r3
 800594a:	f7ff fef1 	bl	8005730 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	3324      	adds	r3, #36	@ 0x24
 8005952:	4618      	mov	r0, r3
 8005954:	f7ff feec 	bl	8005730 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005958:	f001 fed8 	bl	800770c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800595c:	2301      	movs	r3, #1
}
 800595e:	4618      	mov	r0, r3
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	e000ed04 	.word	0xe000ed04

0800596c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800596c:	b580      	push	{r7, lr}
 800596e:	b08a      	sub	sp, #40	@ 0x28
 8005970:	af02      	add	r7, sp, #8
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	4613      	mov	r3, r2
 8005978:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d10b      	bne.n	8005998 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	613b      	str	r3, [r7, #16]
}
 8005992:	bf00      	nop
 8005994:	bf00      	nop
 8005996:	e7fd      	b.n	8005994 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	68ba      	ldr	r2, [r7, #8]
 800599c:	fb02 f303 	mul.w	r3, r2, r3
 80059a0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	3348      	adds	r3, #72	@ 0x48
 80059a6:	4618      	mov	r0, r3
 80059a8:	f001 ffa0 	bl	80078ec <pvPortMalloc>
 80059ac:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d011      	beq.n	80059d8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	3348      	adds	r3, #72	@ 0x48
 80059bc:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80059c6:	79fa      	ldrb	r2, [r7, #7]
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	4613      	mov	r3, r2
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	68b9      	ldr	r1, [r7, #8]
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f000 f805 	bl	80059e2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80059d8:	69bb      	ldr	r3, [r7, #24]
	}
 80059da:	4618      	mov	r0, r3
 80059dc:	3720      	adds	r7, #32
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b084      	sub	sp, #16
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	60f8      	str	r0, [r7, #12]
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	607a      	str	r2, [r7, #4]
 80059ee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d103      	bne.n	80059fe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	69ba      	ldr	r2, [r7, #24]
 80059fa:	601a      	str	r2, [r3, #0]
 80059fc:	e002      	b.n	8005a04 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005a10:	2101      	movs	r1, #1
 8005a12:	69b8      	ldr	r0, [r7, #24]
 8005a14:	f7ff ff40 	bl	8005898 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005a18:	bf00      	nop
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b08e      	sub	sp, #56	@ 0x38
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	607a      	str	r2, [r7, #4]
 8005a2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10b      	bne.n	8005a54 <xQueueGenericSend+0x34>
	__asm volatile
 8005a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a40:	f383 8811 	msr	BASEPRI, r3
 8005a44:	f3bf 8f6f 	isb	sy
 8005a48:	f3bf 8f4f 	dsb	sy
 8005a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005a4e:	bf00      	nop
 8005a50:	bf00      	nop
 8005a52:	e7fd      	b.n	8005a50 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d103      	bne.n	8005a62 <xQueueGenericSend+0x42>
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <xQueueGenericSend+0x46>
 8005a62:	2301      	movs	r3, #1
 8005a64:	e000      	b.n	8005a68 <xQueueGenericSend+0x48>
 8005a66:	2300      	movs	r3, #0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10b      	bne.n	8005a84 <xQueueGenericSend+0x64>
	__asm volatile
 8005a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a7e:	bf00      	nop
 8005a80:	bf00      	nop
 8005a82:	e7fd      	b.n	8005a80 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d103      	bne.n	8005a92 <xQueueGenericSend+0x72>
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d101      	bne.n	8005a96 <xQueueGenericSend+0x76>
 8005a92:	2301      	movs	r3, #1
 8005a94:	e000      	b.n	8005a98 <xQueueGenericSend+0x78>
 8005a96:	2300      	movs	r3, #0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d10b      	bne.n	8005ab4 <xQueueGenericSend+0x94>
	__asm volatile
 8005a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa0:	f383 8811 	msr	BASEPRI, r3
 8005aa4:	f3bf 8f6f 	isb	sy
 8005aa8:	f3bf 8f4f 	dsb	sy
 8005aac:	623b      	str	r3, [r7, #32]
}
 8005aae:	bf00      	nop
 8005ab0:	bf00      	nop
 8005ab2:	e7fd      	b.n	8005ab0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ab4:	f001 f898 	bl	8006be8 <xTaskGetSchedulerState>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d102      	bne.n	8005ac4 <xQueueGenericSend+0xa4>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d101      	bne.n	8005ac8 <xQueueGenericSend+0xa8>
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e000      	b.n	8005aca <xQueueGenericSend+0xaa>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10b      	bne.n	8005ae6 <xQueueGenericSend+0xc6>
	__asm volatile
 8005ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad2:	f383 8811 	msr	BASEPRI, r3
 8005ad6:	f3bf 8f6f 	isb	sy
 8005ada:	f3bf 8f4f 	dsb	sy
 8005ade:	61fb      	str	r3, [r7, #28]
}
 8005ae0:	bf00      	nop
 8005ae2:	bf00      	nop
 8005ae4:	e7fd      	b.n	8005ae2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ae6:	f001 fddf 	bl	80076a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d302      	bcc.n	8005afc <xQueueGenericSend+0xdc>
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d129      	bne.n	8005b50 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005afc:	683a      	ldr	r2, [r7, #0]
 8005afe:	68b9      	ldr	r1, [r7, #8]
 8005b00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b02:	f000 f9b7 	bl	8005e74 <prvCopyDataToQueue>
 8005b06:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d010      	beq.n	8005b32 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b12:	3324      	adds	r3, #36	@ 0x24
 8005b14:	4618      	mov	r0, r3
 8005b16:	f000 fea1 	bl	800685c <xTaskRemoveFromEventList>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d013      	beq.n	8005b48 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005b20:	4b3f      	ldr	r3, [pc, #252]	@ (8005c20 <xQueueGenericSend+0x200>)
 8005b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b26:	601a      	str	r2, [r3, #0]
 8005b28:	f3bf 8f4f 	dsb	sy
 8005b2c:	f3bf 8f6f 	isb	sy
 8005b30:	e00a      	b.n	8005b48 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d007      	beq.n	8005b48 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005b38:	4b39      	ldr	r3, [pc, #228]	@ (8005c20 <xQueueGenericSend+0x200>)
 8005b3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b3e:	601a      	str	r2, [r3, #0]
 8005b40:	f3bf 8f4f 	dsb	sy
 8005b44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005b48:	f001 fde0 	bl	800770c <vPortExitCritical>
				return pdPASS;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e063      	b.n	8005c18 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d103      	bne.n	8005b5e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b56:	f001 fdd9 	bl	800770c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	e05c      	b.n	8005c18 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d106      	bne.n	8005b72 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b64:	f107 0314 	add.w	r3, r7, #20
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f000 fedb 	bl	8006924 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b72:	f001 fdcb 	bl	800770c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b76:	f000 fc81 	bl	800647c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b7a:	f001 fd95 	bl	80076a8 <vPortEnterCritical>
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b84:	b25b      	sxtb	r3, r3
 8005b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b8a:	d103      	bne.n	8005b94 <xQueueGenericSend+0x174>
 8005b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b9a:	b25b      	sxtb	r3, r3
 8005b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba0:	d103      	bne.n	8005baa <xQueueGenericSend+0x18a>
 8005ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005baa:	f001 fdaf 	bl	800770c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005bae:	1d3a      	adds	r2, r7, #4
 8005bb0:	f107 0314 	add.w	r3, r7, #20
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 feca 	bl	8006950 <xTaskCheckForTimeOut>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d124      	bne.n	8005c0c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005bc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bc4:	f000 fa28 	bl	8006018 <prvIsQueueFull>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d018      	beq.n	8005c00 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd0:	3310      	adds	r3, #16
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	4611      	mov	r1, r2
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f000 fe1a 	bl	8006810 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005bdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bde:	f000 f9b3 	bl	8005f48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005be2:	f000 fc59 	bl	8006498 <xTaskResumeAll>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f47f af7c 	bne.w	8005ae6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005bee:	4b0c      	ldr	r3, [pc, #48]	@ (8005c20 <xQueueGenericSend+0x200>)
 8005bf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bf4:	601a      	str	r2, [r3, #0]
 8005bf6:	f3bf 8f4f 	dsb	sy
 8005bfa:	f3bf 8f6f 	isb	sy
 8005bfe:	e772      	b.n	8005ae6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005c00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c02:	f000 f9a1 	bl	8005f48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c06:	f000 fc47 	bl	8006498 <xTaskResumeAll>
 8005c0a:	e76c      	b.n	8005ae6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005c0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c0e:	f000 f99b 	bl	8005f48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c12:	f000 fc41 	bl	8006498 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005c16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3738      	adds	r7, #56	@ 0x38
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	e000ed04 	.word	0xe000ed04

08005c24 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08e      	sub	sp, #56	@ 0x38
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005c36:	2300      	movs	r3, #0
 8005c38:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10b      	bne.n	8005c58 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c44:	f383 8811 	msr	BASEPRI, r3
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	f3bf 8f4f 	dsb	sy
 8005c50:	623b      	str	r3, [r7, #32]
}
 8005c52:	bf00      	nop
 8005c54:	bf00      	nop
 8005c56:	e7fd      	b.n	8005c54 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00b      	beq.n	8005c78 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c64:	f383 8811 	msr	BASEPRI, r3
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	f3bf 8f4f 	dsb	sy
 8005c70:	61fb      	str	r3, [r7, #28]
}
 8005c72:	bf00      	nop
 8005c74:	bf00      	nop
 8005c76:	e7fd      	b.n	8005c74 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c78:	f000 ffb6 	bl	8006be8 <xTaskGetSchedulerState>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d102      	bne.n	8005c88 <xQueueSemaphoreTake+0x64>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <xQueueSemaphoreTake+0x68>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e000      	b.n	8005c8e <xQueueSemaphoreTake+0x6a>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10b      	bne.n	8005caa <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c96:	f383 8811 	msr	BASEPRI, r3
 8005c9a:	f3bf 8f6f 	isb	sy
 8005c9e:	f3bf 8f4f 	dsb	sy
 8005ca2:	61bb      	str	r3, [r7, #24]
}
 8005ca4:	bf00      	nop
 8005ca6:	bf00      	nop
 8005ca8:	e7fd      	b.n	8005ca6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005caa:	f001 fcfd 	bl	80076a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d024      	beq.n	8005d04 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cbc:	1e5a      	subs	r2, r3, #1
 8005cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d104      	bne.n	8005cd4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005cca:	f001 f939 	bl	8006f40 <pvTaskIncrementMutexHeldCount>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00f      	beq.n	8005cfc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cde:	3310      	adds	r3, #16
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f000 fdbb 	bl	800685c <xTaskRemoveFromEventList>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d007      	beq.n	8005cfc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005cec:	4b54      	ldr	r3, [pc, #336]	@ (8005e40 <xQueueSemaphoreTake+0x21c>)
 8005cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	f3bf 8f4f 	dsb	sy
 8005cf8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005cfc:	f001 fd06 	bl	800770c <vPortExitCritical>
				return pdPASS;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e098      	b.n	8005e36 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d112      	bne.n	8005d30 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00b      	beq.n	8005d28 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d14:	f383 8811 	msr	BASEPRI, r3
 8005d18:	f3bf 8f6f 	isb	sy
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	617b      	str	r3, [r7, #20]
}
 8005d22:	bf00      	nop
 8005d24:	bf00      	nop
 8005d26:	e7fd      	b.n	8005d24 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005d28:	f001 fcf0 	bl	800770c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	e082      	b.n	8005e36 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d106      	bne.n	8005d44 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d36:	f107 030c 	add.w	r3, r7, #12
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f000 fdf2 	bl	8006924 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d40:	2301      	movs	r3, #1
 8005d42:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d44:	f001 fce2 	bl	800770c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d48:	f000 fb98 	bl	800647c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d4c:	f001 fcac 	bl	80076a8 <vPortEnterCritical>
 8005d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d56:	b25b      	sxtb	r3, r3
 8005d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d5c:	d103      	bne.n	8005d66 <xQueueSemaphoreTake+0x142>
 8005d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d6c:	b25b      	sxtb	r3, r3
 8005d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d72:	d103      	bne.n	8005d7c <xQueueSemaphoreTake+0x158>
 8005d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d76:	2200      	movs	r2, #0
 8005d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d7c:	f001 fcc6 	bl	800770c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d80:	463a      	mov	r2, r7
 8005d82:	f107 030c 	add.w	r3, r7, #12
 8005d86:	4611      	mov	r1, r2
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f000 fde1 	bl	8006950 <xTaskCheckForTimeOut>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d132      	bne.n	8005dfa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d96:	f000 f929 	bl	8005fec <prvIsQueueEmpty>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d026      	beq.n	8005dee <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d109      	bne.n	8005dbc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005da8:	f001 fc7e 	bl	80076a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	4618      	mov	r0, r3
 8005db2:	f000 ff37 	bl	8006c24 <xTaskPriorityInherit>
 8005db6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005db8:	f001 fca8 	bl	800770c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbe:	3324      	adds	r3, #36	@ 0x24
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	4611      	mov	r1, r2
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f000 fd23 	bl	8006810 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005dca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005dcc:	f000 f8bc 	bl	8005f48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005dd0:	f000 fb62 	bl	8006498 <xTaskResumeAll>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f47f af67 	bne.w	8005caa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005ddc:	4b18      	ldr	r3, [pc, #96]	@ (8005e40 <xQueueSemaphoreTake+0x21c>)
 8005dde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005de2:	601a      	str	r2, [r3, #0]
 8005de4:	f3bf 8f4f 	dsb	sy
 8005de8:	f3bf 8f6f 	isb	sy
 8005dec:	e75d      	b.n	8005caa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005dee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005df0:	f000 f8aa 	bl	8005f48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005df4:	f000 fb50 	bl	8006498 <xTaskResumeAll>
 8005df8:	e757      	b.n	8005caa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005dfa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005dfc:	f000 f8a4 	bl	8005f48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e00:	f000 fb4a 	bl	8006498 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e06:	f000 f8f1 	bl	8005fec <prvIsQueueEmpty>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f43f af4c 	beq.w	8005caa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00d      	beq.n	8005e34 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005e18:	f001 fc46 	bl	80076a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005e1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e1e:	f000 f811 	bl	8005e44 <prvGetDisinheritPriorityAfterTimeout>
 8005e22:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f000 fff8 	bl	8006e20 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005e30:	f001 fc6c 	bl	800770c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005e34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3738      	adds	r7, #56	@ 0x38
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	e000ed04 	.word	0xe000ed04

08005e44 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d006      	beq.n	8005e62 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f1c3 0307 	rsb	r3, r3, #7
 8005e5e:	60fb      	str	r3, [r7, #12]
 8005e60:	e001      	b.n	8005e66 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005e62:	2300      	movs	r3, #0
 8005e64:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005e66:	68fb      	ldr	r3, [r7, #12]
	}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005e80:	2300      	movs	r3, #0
 8005e82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d10d      	bne.n	8005eae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d14d      	bne.n	8005f36 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f000 ff36 	bl	8006d10 <xTaskPriorityDisinherit>
 8005ea4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	609a      	str	r2, [r3, #8]
 8005eac:	e043      	b.n	8005f36 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d119      	bne.n	8005ee8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6858      	ldr	r0, [r3, #4]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	68b9      	ldr	r1, [r7, #8]
 8005ec0:	f002 ff6b 	bl	8008d9a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	685a      	ldr	r2, [r3, #4]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ecc:	441a      	add	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	685a      	ldr	r2, [r3, #4]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d32b      	bcc.n	8005f36 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	605a      	str	r2, [r3, #4]
 8005ee6:	e026      	b.n	8005f36 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	68d8      	ldr	r0, [r3, #12]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	68b9      	ldr	r1, [r7, #8]
 8005ef4:	f002 ff51 	bl	8008d9a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	68da      	ldr	r2, [r3, #12]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f00:	425b      	negs	r3, r3
 8005f02:	441a      	add	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	68da      	ldr	r2, [r3, #12]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d207      	bcs.n	8005f24 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	689a      	ldr	r2, [r3, #8]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1c:	425b      	negs	r3, r3
 8005f1e:	441a      	add	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d105      	bne.n	8005f36 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	3b01      	subs	r3, #1
 8005f34:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005f3e:	697b      	ldr	r3, [r7, #20]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3718      	adds	r7, #24
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005f50:	f001 fbaa 	bl	80076a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f5a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f5c:	e011      	b.n	8005f82 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d012      	beq.n	8005f8c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	3324      	adds	r3, #36	@ 0x24
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f000 fc76 	bl	800685c <xTaskRemoveFromEventList>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005f76:	f000 fd4f 	bl	8006a18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005f7a:	7bfb      	ldrb	r3, [r7, #15]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	dce9      	bgt.n	8005f5e <prvUnlockQueue+0x16>
 8005f8a:	e000      	b.n	8005f8e <prvUnlockQueue+0x46>
					break;
 8005f8c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	22ff      	movs	r2, #255	@ 0xff
 8005f92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005f96:	f001 fbb9 	bl	800770c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005f9a:	f001 fb85 	bl	80076a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fa4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005fa6:	e011      	b.n	8005fcc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d012      	beq.n	8005fd6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	3310      	adds	r3, #16
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f000 fc51 	bl	800685c <xTaskRemoveFromEventList>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005fc0:	f000 fd2a 	bl	8006a18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005fc4:	7bbb      	ldrb	r3, [r7, #14]
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005fcc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	dce9      	bgt.n	8005fa8 <prvUnlockQueue+0x60>
 8005fd4:	e000      	b.n	8005fd8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005fd6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	22ff      	movs	r2, #255	@ 0xff
 8005fdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005fe0:	f001 fb94 	bl	800770c <vPortExitCritical>
}
 8005fe4:	bf00      	nop
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ff4:	f001 fb58 	bl	80076a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d102      	bne.n	8006006 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006000:	2301      	movs	r3, #1
 8006002:	60fb      	str	r3, [r7, #12]
 8006004:	e001      	b.n	800600a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006006:	2300      	movs	r3, #0
 8006008:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800600a:	f001 fb7f 	bl	800770c <vPortExitCritical>

	return xReturn;
 800600e:	68fb      	ldr	r3, [r7, #12]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006020:	f001 fb42 	bl	80076a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800602c:	429a      	cmp	r2, r3
 800602e:	d102      	bne.n	8006036 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006030:	2301      	movs	r3, #1
 8006032:	60fb      	str	r3, [r7, #12]
 8006034:	e001      	b.n	800603a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006036:	2300      	movs	r3, #0
 8006038:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800603a:	f001 fb67 	bl	800770c <vPortExitCritical>

	return xReturn;
 800603e:	68fb      	ldr	r3, [r7, #12]
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006048:	b580      	push	{r7, lr}
 800604a:	b08e      	sub	sp, #56	@ 0x38
 800604c:	af04      	add	r7, sp, #16
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
 8006054:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10b      	bne.n	8006074 <xTaskCreateStatic+0x2c>
	__asm volatile
 800605c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006060:	f383 8811 	msr	BASEPRI, r3
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	623b      	str	r3, [r7, #32]
}
 800606e:	bf00      	nop
 8006070:	bf00      	nop
 8006072:	e7fd      	b.n	8006070 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006076:	2b00      	cmp	r3, #0
 8006078:	d10b      	bne.n	8006092 <xTaskCreateStatic+0x4a>
	__asm volatile
 800607a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607e:	f383 8811 	msr	BASEPRI, r3
 8006082:	f3bf 8f6f 	isb	sy
 8006086:	f3bf 8f4f 	dsb	sy
 800608a:	61fb      	str	r3, [r7, #28]
}
 800608c:	bf00      	nop
 800608e:	bf00      	nop
 8006090:	e7fd      	b.n	800608e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006092:	23a0      	movs	r3, #160	@ 0xa0
 8006094:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	2ba0      	cmp	r3, #160	@ 0xa0
 800609a:	d00b      	beq.n	80060b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800609c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a0:	f383 8811 	msr	BASEPRI, r3
 80060a4:	f3bf 8f6f 	isb	sy
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	61bb      	str	r3, [r7, #24]
}
 80060ae:	bf00      	nop
 80060b0:	bf00      	nop
 80060b2:	e7fd      	b.n	80060b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80060b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80060b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d01e      	beq.n	80060fa <xTaskCreateStatic+0xb2>
 80060bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d01b      	beq.n	80060fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80060c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80060c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80060cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ce:	2202      	movs	r2, #2
 80060d0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80060d4:	2300      	movs	r3, #0
 80060d6:	9303      	str	r3, [sp, #12]
 80060d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060da:	9302      	str	r3, [sp, #8]
 80060dc:	f107 0314 	add.w	r3, r7, #20
 80060e0:	9301      	str	r3, [sp, #4]
 80060e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e4:	9300      	str	r3, [sp, #0]
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	68b9      	ldr	r1, [r7, #8]
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 f851 	bl	8006194 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80060f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80060f4:	f000 f8ee 	bl	80062d4 <prvAddNewTaskToReadyList>
 80060f8:	e001      	b.n	80060fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80060fa:	2300      	movs	r3, #0
 80060fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80060fe:	697b      	ldr	r3, [r7, #20]
	}
 8006100:	4618      	mov	r0, r3
 8006102:	3728      	adds	r7, #40	@ 0x28
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006108:	b580      	push	{r7, lr}
 800610a:	b08c      	sub	sp, #48	@ 0x30
 800610c:	af04      	add	r7, sp, #16
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	603b      	str	r3, [r7, #0]
 8006114:	4613      	mov	r3, r2
 8006116:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006118:	88fb      	ldrh	r3, [r7, #6]
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	4618      	mov	r0, r3
 800611e:	f001 fbe5 	bl	80078ec <pvPortMalloc>
 8006122:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00e      	beq.n	8006148 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800612a:	20a0      	movs	r0, #160	@ 0xa0
 800612c:	f001 fbde 	bl	80078ec <pvPortMalloc>
 8006130:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d003      	beq.n	8006140 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	697a      	ldr	r2, [r7, #20]
 800613c:	631a      	str	r2, [r3, #48]	@ 0x30
 800613e:	e005      	b.n	800614c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006140:	6978      	ldr	r0, [r7, #20]
 8006142:	f001 fca1 	bl	8007a88 <vPortFree>
 8006146:	e001      	b.n	800614c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006148:	2300      	movs	r3, #0
 800614a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d017      	beq.n	8006182 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800615a:	88fa      	ldrh	r2, [r7, #6]
 800615c:	2300      	movs	r3, #0
 800615e:	9303      	str	r3, [sp, #12]
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	9302      	str	r3, [sp, #8]
 8006164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	68b9      	ldr	r1, [r7, #8]
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f000 f80f 	bl	8006194 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006176:	69f8      	ldr	r0, [r7, #28]
 8006178:	f000 f8ac 	bl	80062d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800617c:	2301      	movs	r3, #1
 800617e:	61bb      	str	r3, [r7, #24]
 8006180:	e002      	b.n	8006188 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006182:	f04f 33ff 	mov.w	r3, #4294967295
 8006186:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006188:	69bb      	ldr	r3, [r7, #24]
	}
 800618a:	4618      	mov	r0, r3
 800618c:	3720      	adds	r7, #32
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
	...

08006194 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b088      	sub	sp, #32
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80061a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80061ac:	3b01      	subs	r3, #1
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	4413      	add	r3, r2
 80061b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	f023 0307 	bic.w	r3, r3, #7
 80061ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	f003 0307 	and.w	r3, r3, #7
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00b      	beq.n	80061de <prvInitialiseNewTask+0x4a>
	__asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	617b      	str	r3, [r7, #20]
}
 80061d8:	bf00      	nop
 80061da:	bf00      	nop
 80061dc:	e7fd      	b.n	80061da <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d01f      	beq.n	8006224 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061e4:	2300      	movs	r3, #0
 80061e6:	61fb      	str	r3, [r7, #28]
 80061e8:	e012      	b.n	8006210 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80061ea:	68ba      	ldr	r2, [r7, #8]
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	4413      	add	r3, r2
 80061f0:	7819      	ldrb	r1, [r3, #0]
 80061f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	4413      	add	r3, r2
 80061f8:	3334      	adds	r3, #52	@ 0x34
 80061fa:	460a      	mov	r2, r1
 80061fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80061fe:	68ba      	ldr	r2, [r7, #8]
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	4413      	add	r3, r2
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d006      	beq.n	8006218 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	3301      	adds	r3, #1
 800620e:	61fb      	str	r3, [r7, #28]
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	2b0f      	cmp	r3, #15
 8006214:	d9e9      	bls.n	80061ea <prvInitialiseNewTask+0x56>
 8006216:	e000      	b.n	800621a <prvInitialiseNewTask+0x86>
			{
				break;
 8006218:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800621a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621c:	2200      	movs	r2, #0
 800621e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006222:	e003      	b.n	800622c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006226:	2200      	movs	r2, #0
 8006228:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800622c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622e:	2b06      	cmp	r3, #6
 8006230:	d901      	bls.n	8006236 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006232:	2306      	movs	r3, #6
 8006234:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006238:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800623a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800623c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006240:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006244:	2200      	movs	r2, #0
 8006246:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624a:	3304      	adds	r3, #4
 800624c:	4618      	mov	r0, r3
 800624e:	f7ff fa8f 	bl	8005770 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006254:	3318      	adds	r3, #24
 8006256:	4618      	mov	r0, r3
 8006258:	f7ff fa8a 	bl	8005770 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800625c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006260:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006264:	f1c3 0207 	rsb	r2, r3, #7
 8006268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800626c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006270:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006274:	2200      	movs	r2, #0
 8006276:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800627a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627c:	2200      	movs	r2, #0
 800627e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006284:	334c      	adds	r3, #76	@ 0x4c
 8006286:	224c      	movs	r2, #76	@ 0x4c
 8006288:	2100      	movs	r1, #0
 800628a:	4618      	mov	r0, r3
 800628c:	f002 fca7 	bl	8008bde <memset>
 8006290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006292:	4a0d      	ldr	r2, [pc, #52]	@ (80062c8 <prvInitialiseNewTask+0x134>)
 8006294:	651a      	str	r2, [r3, #80]	@ 0x50
 8006296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006298:	4a0c      	ldr	r2, [pc, #48]	@ (80062cc <prvInitialiseNewTask+0x138>)
 800629a:	655a      	str	r2, [r3, #84]	@ 0x54
 800629c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800629e:	4a0c      	ldr	r2, [pc, #48]	@ (80062d0 <prvInitialiseNewTask+0x13c>)
 80062a0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80062a2:	683a      	ldr	r2, [r7, #0]
 80062a4:	68f9      	ldr	r1, [r7, #12]
 80062a6:	69b8      	ldr	r0, [r7, #24]
 80062a8:	f001 f8cc 	bl	8007444 <pxPortInitialiseStack>
 80062ac:	4602      	mov	r2, r0
 80062ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80062b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d002      	beq.n	80062be <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80062b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062be:	bf00      	nop
 80062c0:	3720      	adds	r7, #32
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	200046b4 	.word	0x200046b4
 80062cc:	2000471c 	.word	0x2000471c
 80062d0:	20004784 	.word	0x20004784

080062d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80062dc:	f001 f9e4 	bl	80076a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80062e0:	4b2a      	ldr	r3, [pc, #168]	@ (800638c <prvAddNewTaskToReadyList+0xb8>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3301      	adds	r3, #1
 80062e6:	4a29      	ldr	r2, [pc, #164]	@ (800638c <prvAddNewTaskToReadyList+0xb8>)
 80062e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80062ea:	4b29      	ldr	r3, [pc, #164]	@ (8006390 <prvAddNewTaskToReadyList+0xbc>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d109      	bne.n	8006306 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80062f2:	4a27      	ldr	r2, [pc, #156]	@ (8006390 <prvAddNewTaskToReadyList+0xbc>)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80062f8:	4b24      	ldr	r3, [pc, #144]	@ (800638c <prvAddNewTaskToReadyList+0xb8>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d110      	bne.n	8006322 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006300:	f000 fbae 	bl	8006a60 <prvInitialiseTaskLists>
 8006304:	e00d      	b.n	8006322 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006306:	4b23      	ldr	r3, [pc, #140]	@ (8006394 <prvAddNewTaskToReadyList+0xc0>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d109      	bne.n	8006322 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800630e:	4b20      	ldr	r3, [pc, #128]	@ (8006390 <prvAddNewTaskToReadyList+0xbc>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006318:	429a      	cmp	r2, r3
 800631a:	d802      	bhi.n	8006322 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800631c:	4a1c      	ldr	r2, [pc, #112]	@ (8006390 <prvAddNewTaskToReadyList+0xbc>)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006322:	4b1d      	ldr	r3, [pc, #116]	@ (8006398 <prvAddNewTaskToReadyList+0xc4>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	3301      	adds	r3, #1
 8006328:	4a1b      	ldr	r2, [pc, #108]	@ (8006398 <prvAddNewTaskToReadyList+0xc4>)
 800632a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006330:	2201      	movs	r2, #1
 8006332:	409a      	lsls	r2, r3
 8006334:	4b19      	ldr	r3, [pc, #100]	@ (800639c <prvAddNewTaskToReadyList+0xc8>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4313      	orrs	r3, r2
 800633a:	4a18      	ldr	r2, [pc, #96]	@ (800639c <prvAddNewTaskToReadyList+0xc8>)
 800633c:	6013      	str	r3, [r2, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006342:	4613      	mov	r3, r2
 8006344:	009b      	lsls	r3, r3, #2
 8006346:	4413      	add	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4a15      	ldr	r2, [pc, #84]	@ (80063a0 <prvAddNewTaskToReadyList+0xcc>)
 800634c:	441a      	add	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	3304      	adds	r3, #4
 8006352:	4619      	mov	r1, r3
 8006354:	4610      	mov	r0, r2
 8006356:	f7ff fa18 	bl	800578a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800635a:	f001 f9d7 	bl	800770c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800635e:	4b0d      	ldr	r3, [pc, #52]	@ (8006394 <prvAddNewTaskToReadyList+0xc0>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00e      	beq.n	8006384 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006366:	4b0a      	ldr	r3, [pc, #40]	@ (8006390 <prvAddNewTaskToReadyList+0xbc>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006370:	429a      	cmp	r2, r3
 8006372:	d207      	bcs.n	8006384 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006374:	4b0b      	ldr	r3, [pc, #44]	@ (80063a4 <prvAddNewTaskToReadyList+0xd0>)
 8006376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800637a:	601a      	str	r2, [r3, #0]
 800637c:	f3bf 8f4f 	dsb	sy
 8006380:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006384:	bf00      	nop
 8006386:	3708      	adds	r7, #8
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	20000a60 	.word	0x20000a60
 8006390:	20000960 	.word	0x20000960
 8006394:	20000a6c 	.word	0x20000a6c
 8006398:	20000a7c 	.word	0x20000a7c
 800639c:	20000a68 	.word	0x20000a68
 80063a0:	20000964 	.word	0x20000964
 80063a4:	e000ed04 	.word	0xe000ed04

080063a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b08a      	sub	sp, #40	@ 0x28
 80063ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80063ae:	2300      	movs	r3, #0
 80063b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80063b2:	2300      	movs	r3, #0
 80063b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80063b6:	463a      	mov	r2, r7
 80063b8:	1d39      	adds	r1, r7, #4
 80063ba:	f107 0308 	add.w	r3, r7, #8
 80063be:	4618      	mov	r0, r3
 80063c0:	f7fa fe2e 	bl	8001020 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80063c4:	6839      	ldr	r1, [r7, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	9202      	str	r2, [sp, #8]
 80063cc:	9301      	str	r3, [sp, #4]
 80063ce:	2300      	movs	r3, #0
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	2300      	movs	r3, #0
 80063d4:	460a      	mov	r2, r1
 80063d6:	4921      	ldr	r1, [pc, #132]	@ (800645c <vTaskStartScheduler+0xb4>)
 80063d8:	4821      	ldr	r0, [pc, #132]	@ (8006460 <vTaskStartScheduler+0xb8>)
 80063da:	f7ff fe35 	bl	8006048 <xTaskCreateStatic>
 80063de:	4603      	mov	r3, r0
 80063e0:	4a20      	ldr	r2, [pc, #128]	@ (8006464 <vTaskStartScheduler+0xbc>)
 80063e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80063e4:	4b1f      	ldr	r3, [pc, #124]	@ (8006464 <vTaskStartScheduler+0xbc>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d002      	beq.n	80063f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80063ec:	2301      	movs	r3, #1
 80063ee:	617b      	str	r3, [r7, #20]
 80063f0:	e001      	b.n	80063f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80063f2:	2300      	movs	r3, #0
 80063f4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d11b      	bne.n	8006434 <vTaskStartScheduler+0x8c>
	__asm volatile
 80063fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006400:	f383 8811 	msr	BASEPRI, r3
 8006404:	f3bf 8f6f 	isb	sy
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	613b      	str	r3, [r7, #16]
}
 800640e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006410:	4b15      	ldr	r3, [pc, #84]	@ (8006468 <vTaskStartScheduler+0xc0>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	334c      	adds	r3, #76	@ 0x4c
 8006416:	4a15      	ldr	r2, [pc, #84]	@ (800646c <vTaskStartScheduler+0xc4>)
 8006418:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800641a:	4b15      	ldr	r3, [pc, #84]	@ (8006470 <vTaskStartScheduler+0xc8>)
 800641c:	f04f 32ff 	mov.w	r2, #4294967295
 8006420:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006422:	4b14      	ldr	r3, [pc, #80]	@ (8006474 <vTaskStartScheduler+0xcc>)
 8006424:	2201      	movs	r2, #1
 8006426:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006428:	4b13      	ldr	r3, [pc, #76]	@ (8006478 <vTaskStartScheduler+0xd0>)
 800642a:	2200      	movs	r2, #0
 800642c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800642e:	f001 f897 	bl	8007560 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006432:	e00f      	b.n	8006454 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643a:	d10b      	bne.n	8006454 <vTaskStartScheduler+0xac>
	__asm volatile
 800643c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006440:	f383 8811 	msr	BASEPRI, r3
 8006444:	f3bf 8f6f 	isb	sy
 8006448:	f3bf 8f4f 	dsb	sy
 800644c:	60fb      	str	r3, [r7, #12]
}
 800644e:	bf00      	nop
 8006450:	bf00      	nop
 8006452:	e7fd      	b.n	8006450 <vTaskStartScheduler+0xa8>
}
 8006454:	bf00      	nop
 8006456:	3718      	adds	r7, #24
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	0800c55c 	.word	0x0800c55c
 8006460:	08006a31 	.word	0x08006a31
 8006464:	20000a84 	.word	0x20000a84
 8006468:	20000960 	.word	0x20000960
 800646c:	20000020 	.word	0x20000020
 8006470:	20000a80 	.word	0x20000a80
 8006474:	20000a6c 	.word	0x20000a6c
 8006478:	20000a64 	.word	0x20000a64

0800647c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800647c:	b480      	push	{r7}
 800647e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006480:	4b04      	ldr	r3, [pc, #16]	@ (8006494 <vTaskSuspendAll+0x18>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	3301      	adds	r3, #1
 8006486:	4a03      	ldr	r2, [pc, #12]	@ (8006494 <vTaskSuspendAll+0x18>)
 8006488:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800648a:	bf00      	nop
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	20000a88 	.word	0x20000a88

08006498 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b084      	sub	sp, #16
 800649c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800649e:	2300      	movs	r3, #0
 80064a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80064a2:	2300      	movs	r3, #0
 80064a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80064a6:	4b42      	ldr	r3, [pc, #264]	@ (80065b0 <xTaskResumeAll+0x118>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10b      	bne.n	80064c6 <xTaskResumeAll+0x2e>
	__asm volatile
 80064ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b2:	f383 8811 	msr	BASEPRI, r3
 80064b6:	f3bf 8f6f 	isb	sy
 80064ba:	f3bf 8f4f 	dsb	sy
 80064be:	603b      	str	r3, [r7, #0]
}
 80064c0:	bf00      	nop
 80064c2:	bf00      	nop
 80064c4:	e7fd      	b.n	80064c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80064c6:	f001 f8ef 	bl	80076a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80064ca:	4b39      	ldr	r3, [pc, #228]	@ (80065b0 <xTaskResumeAll+0x118>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	4a37      	ldr	r2, [pc, #220]	@ (80065b0 <xTaskResumeAll+0x118>)
 80064d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064d4:	4b36      	ldr	r3, [pc, #216]	@ (80065b0 <xTaskResumeAll+0x118>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d161      	bne.n	80065a0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80064dc:	4b35      	ldr	r3, [pc, #212]	@ (80065b4 <xTaskResumeAll+0x11c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d05d      	beq.n	80065a0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80064e4:	e02e      	b.n	8006544 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064e6:	4b34      	ldr	r3, [pc, #208]	@ (80065b8 <xTaskResumeAll+0x120>)
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	3318      	adds	r3, #24
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7ff f9a6 	bl	8005844 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	3304      	adds	r3, #4
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7ff f9a1 	bl	8005844 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006506:	2201      	movs	r2, #1
 8006508:	409a      	lsls	r2, r3
 800650a:	4b2c      	ldr	r3, [pc, #176]	@ (80065bc <xTaskResumeAll+0x124>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4313      	orrs	r3, r2
 8006510:	4a2a      	ldr	r2, [pc, #168]	@ (80065bc <xTaskResumeAll+0x124>)
 8006512:	6013      	str	r3, [r2, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006518:	4613      	mov	r3, r2
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	4413      	add	r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	4a27      	ldr	r2, [pc, #156]	@ (80065c0 <xTaskResumeAll+0x128>)
 8006522:	441a      	add	r2, r3
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	3304      	adds	r3, #4
 8006528:	4619      	mov	r1, r3
 800652a:	4610      	mov	r0, r2
 800652c:	f7ff f92d 	bl	800578a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006534:	4b23      	ldr	r3, [pc, #140]	@ (80065c4 <xTaskResumeAll+0x12c>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800653a:	429a      	cmp	r2, r3
 800653c:	d302      	bcc.n	8006544 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800653e:	4b22      	ldr	r3, [pc, #136]	@ (80065c8 <xTaskResumeAll+0x130>)
 8006540:	2201      	movs	r2, #1
 8006542:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006544:	4b1c      	ldr	r3, [pc, #112]	@ (80065b8 <xTaskResumeAll+0x120>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d1cc      	bne.n	80064e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d001      	beq.n	8006556 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006552:	f000 fb29 	bl	8006ba8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006556:	4b1d      	ldr	r3, [pc, #116]	@ (80065cc <xTaskResumeAll+0x134>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d010      	beq.n	8006584 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006562:	f000 f837 	bl	80065d4 <xTaskIncrementTick>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d002      	beq.n	8006572 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800656c:	4b16      	ldr	r3, [pc, #88]	@ (80065c8 <xTaskResumeAll+0x130>)
 800656e:	2201      	movs	r2, #1
 8006570:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	3b01      	subs	r3, #1
 8006576:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d1f1      	bne.n	8006562 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800657e:	4b13      	ldr	r3, [pc, #76]	@ (80065cc <xTaskResumeAll+0x134>)
 8006580:	2200      	movs	r2, #0
 8006582:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006584:	4b10      	ldr	r3, [pc, #64]	@ (80065c8 <xTaskResumeAll+0x130>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d009      	beq.n	80065a0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800658c:	2301      	movs	r3, #1
 800658e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006590:	4b0f      	ldr	r3, [pc, #60]	@ (80065d0 <xTaskResumeAll+0x138>)
 8006592:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006596:	601a      	str	r2, [r3, #0]
 8006598:	f3bf 8f4f 	dsb	sy
 800659c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065a0:	f001 f8b4 	bl	800770c <vPortExitCritical>

	return xAlreadyYielded;
 80065a4:	68bb      	ldr	r3, [r7, #8]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3710      	adds	r7, #16
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	20000a88 	.word	0x20000a88
 80065b4:	20000a60 	.word	0x20000a60
 80065b8:	20000a20 	.word	0x20000a20
 80065bc:	20000a68 	.word	0x20000a68
 80065c0:	20000964 	.word	0x20000964
 80065c4:	20000960 	.word	0x20000960
 80065c8:	20000a74 	.word	0x20000a74
 80065cc:	20000a70 	.word	0x20000a70
 80065d0:	e000ed04 	.word	0xe000ed04

080065d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80065da:	2300      	movs	r3, #0
 80065dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065de:	4b4f      	ldr	r3, [pc, #316]	@ (800671c <xTaskIncrementTick+0x148>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	f040 808f 	bne.w	8006706 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80065e8:	4b4d      	ldr	r3, [pc, #308]	@ (8006720 <xTaskIncrementTick+0x14c>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	3301      	adds	r3, #1
 80065ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80065f0:	4a4b      	ldr	r2, [pc, #300]	@ (8006720 <xTaskIncrementTick+0x14c>)
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d121      	bne.n	8006640 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80065fc:	4b49      	ldr	r3, [pc, #292]	@ (8006724 <xTaskIncrementTick+0x150>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00b      	beq.n	800661e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800660a:	f383 8811 	msr	BASEPRI, r3
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f3bf 8f4f 	dsb	sy
 8006616:	603b      	str	r3, [r7, #0]
}
 8006618:	bf00      	nop
 800661a:	bf00      	nop
 800661c:	e7fd      	b.n	800661a <xTaskIncrementTick+0x46>
 800661e:	4b41      	ldr	r3, [pc, #260]	@ (8006724 <xTaskIncrementTick+0x150>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	60fb      	str	r3, [r7, #12]
 8006624:	4b40      	ldr	r3, [pc, #256]	@ (8006728 <xTaskIncrementTick+0x154>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a3e      	ldr	r2, [pc, #248]	@ (8006724 <xTaskIncrementTick+0x150>)
 800662a:	6013      	str	r3, [r2, #0]
 800662c:	4a3e      	ldr	r2, [pc, #248]	@ (8006728 <xTaskIncrementTick+0x154>)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6013      	str	r3, [r2, #0]
 8006632:	4b3e      	ldr	r3, [pc, #248]	@ (800672c <xTaskIncrementTick+0x158>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	3301      	adds	r3, #1
 8006638:	4a3c      	ldr	r2, [pc, #240]	@ (800672c <xTaskIncrementTick+0x158>)
 800663a:	6013      	str	r3, [r2, #0]
 800663c:	f000 fab4 	bl	8006ba8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006640:	4b3b      	ldr	r3, [pc, #236]	@ (8006730 <xTaskIncrementTick+0x15c>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	429a      	cmp	r2, r3
 8006648:	d348      	bcc.n	80066dc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800664a:	4b36      	ldr	r3, [pc, #216]	@ (8006724 <xTaskIncrementTick+0x150>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d104      	bne.n	800665e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006654:	4b36      	ldr	r3, [pc, #216]	@ (8006730 <xTaskIncrementTick+0x15c>)
 8006656:	f04f 32ff 	mov.w	r2, #4294967295
 800665a:	601a      	str	r2, [r3, #0]
					break;
 800665c:	e03e      	b.n	80066dc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800665e:	4b31      	ldr	r3, [pc, #196]	@ (8006724 <xTaskIncrementTick+0x150>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800666e:	693a      	ldr	r2, [r7, #16]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	429a      	cmp	r2, r3
 8006674:	d203      	bcs.n	800667e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006676:	4a2e      	ldr	r2, [pc, #184]	@ (8006730 <xTaskIncrementTick+0x15c>)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800667c:	e02e      	b.n	80066dc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	3304      	adds	r3, #4
 8006682:	4618      	mov	r0, r3
 8006684:	f7ff f8de 	bl	8005844 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668c:	2b00      	cmp	r3, #0
 800668e:	d004      	beq.n	800669a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	3318      	adds	r3, #24
 8006694:	4618      	mov	r0, r3
 8006696:	f7ff f8d5 	bl	8005844 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669e:	2201      	movs	r2, #1
 80066a0:	409a      	lsls	r2, r3
 80066a2:	4b24      	ldr	r3, [pc, #144]	@ (8006734 <xTaskIncrementTick+0x160>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	4a22      	ldr	r2, [pc, #136]	@ (8006734 <xTaskIncrementTick+0x160>)
 80066aa:	6013      	str	r3, [r2, #0]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066b0:	4613      	mov	r3, r2
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4413      	add	r3, r2
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006738 <xTaskIncrementTick+0x164>)
 80066ba:	441a      	add	r2, r3
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	3304      	adds	r3, #4
 80066c0:	4619      	mov	r1, r3
 80066c2:	4610      	mov	r0, r2
 80066c4:	f7ff f861 	bl	800578a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066cc:	4b1b      	ldr	r3, [pc, #108]	@ (800673c <xTaskIncrementTick+0x168>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d3b9      	bcc.n	800664a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80066d6:	2301      	movs	r3, #1
 80066d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066da:	e7b6      	b.n	800664a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80066dc:	4b17      	ldr	r3, [pc, #92]	@ (800673c <xTaskIncrementTick+0x168>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066e2:	4915      	ldr	r1, [pc, #84]	@ (8006738 <xTaskIncrementTick+0x164>)
 80066e4:	4613      	mov	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	440b      	add	r3, r1
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d901      	bls.n	80066f8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80066f4:	2301      	movs	r3, #1
 80066f6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80066f8:	4b11      	ldr	r3, [pc, #68]	@ (8006740 <xTaskIncrementTick+0x16c>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d007      	beq.n	8006710 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006700:	2301      	movs	r3, #1
 8006702:	617b      	str	r3, [r7, #20]
 8006704:	e004      	b.n	8006710 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006706:	4b0f      	ldr	r3, [pc, #60]	@ (8006744 <xTaskIncrementTick+0x170>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3301      	adds	r3, #1
 800670c:	4a0d      	ldr	r2, [pc, #52]	@ (8006744 <xTaskIncrementTick+0x170>)
 800670e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006710:	697b      	ldr	r3, [r7, #20]
}
 8006712:	4618      	mov	r0, r3
 8006714:	3718      	adds	r7, #24
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	20000a88 	.word	0x20000a88
 8006720:	20000a64 	.word	0x20000a64
 8006724:	20000a18 	.word	0x20000a18
 8006728:	20000a1c 	.word	0x20000a1c
 800672c:	20000a78 	.word	0x20000a78
 8006730:	20000a80 	.word	0x20000a80
 8006734:	20000a68 	.word	0x20000a68
 8006738:	20000964 	.word	0x20000964
 800673c:	20000960 	.word	0x20000960
 8006740:	20000a74 	.word	0x20000a74
 8006744:	20000a70 	.word	0x20000a70

08006748 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006748:	b480      	push	{r7}
 800674a:	b087      	sub	sp, #28
 800674c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800674e:	4b2a      	ldr	r3, [pc, #168]	@ (80067f8 <vTaskSwitchContext+0xb0>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006756:	4b29      	ldr	r3, [pc, #164]	@ (80067fc <vTaskSwitchContext+0xb4>)
 8006758:	2201      	movs	r2, #1
 800675a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800675c:	e045      	b.n	80067ea <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800675e:	4b27      	ldr	r3, [pc, #156]	@ (80067fc <vTaskSwitchContext+0xb4>)
 8006760:	2200      	movs	r2, #0
 8006762:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006764:	4b26      	ldr	r3, [pc, #152]	@ (8006800 <vTaskSwitchContext+0xb8>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	fab3 f383 	clz	r3, r3
 8006770:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006772:	7afb      	ldrb	r3, [r7, #11]
 8006774:	f1c3 031f 	rsb	r3, r3, #31
 8006778:	617b      	str	r3, [r7, #20]
 800677a:	4922      	ldr	r1, [pc, #136]	@ (8006804 <vTaskSwitchContext+0xbc>)
 800677c:	697a      	ldr	r2, [r7, #20]
 800677e:	4613      	mov	r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	4413      	add	r3, r2
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	440b      	add	r3, r1
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10b      	bne.n	80067a6 <vTaskSwitchContext+0x5e>
	__asm volatile
 800678e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006792:	f383 8811 	msr	BASEPRI, r3
 8006796:	f3bf 8f6f 	isb	sy
 800679a:	f3bf 8f4f 	dsb	sy
 800679e:	607b      	str	r3, [r7, #4]
}
 80067a0:	bf00      	nop
 80067a2:	bf00      	nop
 80067a4:	e7fd      	b.n	80067a2 <vTaskSwitchContext+0x5a>
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	4613      	mov	r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	4a14      	ldr	r2, [pc, #80]	@ (8006804 <vTaskSwitchContext+0xbc>)
 80067b2:	4413      	add	r3, r2
 80067b4:	613b      	str	r3, [r7, #16]
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	685a      	ldr	r2, [r3, #4]
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	605a      	str	r2, [r3, #4]
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	3308      	adds	r3, #8
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d104      	bne.n	80067d6 <vTaskSwitchContext+0x8e>
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	685a      	ldr	r2, [r3, #4]
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	605a      	str	r2, [r3, #4]
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	4a0a      	ldr	r2, [pc, #40]	@ (8006808 <vTaskSwitchContext+0xc0>)
 80067de:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80067e0:	4b09      	ldr	r3, [pc, #36]	@ (8006808 <vTaskSwitchContext+0xc0>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	334c      	adds	r3, #76	@ 0x4c
 80067e6:	4a09      	ldr	r2, [pc, #36]	@ (800680c <vTaskSwitchContext+0xc4>)
 80067e8:	6013      	str	r3, [r2, #0]
}
 80067ea:	bf00      	nop
 80067ec:	371c      	adds	r7, #28
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	20000a88 	.word	0x20000a88
 80067fc:	20000a74 	.word	0x20000a74
 8006800:	20000a68 	.word	0x20000a68
 8006804:	20000964 	.word	0x20000964
 8006808:	20000960 	.word	0x20000960
 800680c:	20000020 	.word	0x20000020

08006810 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d10b      	bne.n	8006838 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	60fb      	str	r3, [r7, #12]
}
 8006832:	bf00      	nop
 8006834:	bf00      	nop
 8006836:	e7fd      	b.n	8006834 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006838:	4b07      	ldr	r3, [pc, #28]	@ (8006858 <vTaskPlaceOnEventList+0x48>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	3318      	adds	r3, #24
 800683e:	4619      	mov	r1, r3
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f7fe ffc6 	bl	80057d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006846:	2101      	movs	r1, #1
 8006848:	6838      	ldr	r0, [r7, #0]
 800684a:	f000 fd95 	bl	8007378 <prvAddCurrentTaskToDelayedList>
}
 800684e:	bf00      	nop
 8006850:	3710      	adds	r7, #16
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	20000960 	.word	0x20000960

0800685c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b086      	sub	sp, #24
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d10b      	bne.n	800688a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	60fb      	str	r3, [r7, #12]
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop
 8006888:	e7fd      	b.n	8006886 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	3318      	adds	r3, #24
 800688e:	4618      	mov	r0, r3
 8006890:	f7fe ffd8 	bl	8005844 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006894:	4b1d      	ldr	r3, [pc, #116]	@ (800690c <xTaskRemoveFromEventList+0xb0>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d11c      	bne.n	80068d6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	3304      	adds	r3, #4
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7fe ffcf 	bl	8005844 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068aa:	2201      	movs	r2, #1
 80068ac:	409a      	lsls	r2, r3
 80068ae:	4b18      	ldr	r3, [pc, #96]	@ (8006910 <xTaskRemoveFromEventList+0xb4>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	4a16      	ldr	r2, [pc, #88]	@ (8006910 <xTaskRemoveFromEventList+0xb4>)
 80068b6:	6013      	str	r3, [r2, #0]
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068bc:	4613      	mov	r3, r2
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	4413      	add	r3, r2
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4a13      	ldr	r2, [pc, #76]	@ (8006914 <xTaskRemoveFromEventList+0xb8>)
 80068c6:	441a      	add	r2, r3
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	3304      	adds	r3, #4
 80068cc:	4619      	mov	r1, r3
 80068ce:	4610      	mov	r0, r2
 80068d0:	f7fe ff5b 	bl	800578a <vListInsertEnd>
 80068d4:	e005      	b.n	80068e2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	3318      	adds	r3, #24
 80068da:	4619      	mov	r1, r3
 80068dc:	480e      	ldr	r0, [pc, #56]	@ (8006918 <xTaskRemoveFromEventList+0xbc>)
 80068de:	f7fe ff54 	bl	800578a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068e6:	4b0d      	ldr	r3, [pc, #52]	@ (800691c <xTaskRemoveFromEventList+0xc0>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d905      	bls.n	80068fc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80068f0:	2301      	movs	r3, #1
 80068f2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80068f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006920 <xTaskRemoveFromEventList+0xc4>)
 80068f6:	2201      	movs	r2, #1
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	e001      	b.n	8006900 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80068fc:	2300      	movs	r3, #0
 80068fe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006900:	697b      	ldr	r3, [r7, #20]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3718      	adds	r7, #24
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	20000a88 	.word	0x20000a88
 8006910:	20000a68 	.word	0x20000a68
 8006914:	20000964 	.word	0x20000964
 8006918:	20000a20 	.word	0x20000a20
 800691c:	20000960 	.word	0x20000960
 8006920:	20000a74 	.word	0x20000a74

08006924 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800692c:	4b06      	ldr	r3, [pc, #24]	@ (8006948 <vTaskInternalSetTimeOutState+0x24>)
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006934:	4b05      	ldr	r3, [pc, #20]	@ (800694c <vTaskInternalSetTimeOutState+0x28>)
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	605a      	str	r2, [r3, #4]
}
 800693c:	bf00      	nop
 800693e:	370c      	adds	r7, #12
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr
 8006948:	20000a78 	.word	0x20000a78
 800694c:	20000a64 	.word	0x20000a64

08006950 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b088      	sub	sp, #32
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d10b      	bne.n	8006978 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006964:	f383 8811 	msr	BASEPRI, r3
 8006968:	f3bf 8f6f 	isb	sy
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	613b      	str	r3, [r7, #16]
}
 8006972:	bf00      	nop
 8006974:	bf00      	nop
 8006976:	e7fd      	b.n	8006974 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10b      	bne.n	8006996 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	60fb      	str	r3, [r7, #12]
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	e7fd      	b.n	8006992 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006996:	f000 fe87 	bl	80076a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800699a:	4b1d      	ldr	r3, [pc, #116]	@ (8006a10 <xTaskCheckForTimeOut+0xc0>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b2:	d102      	bne.n	80069ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80069b4:	2300      	movs	r3, #0
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	e023      	b.n	8006a02 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	4b15      	ldr	r3, [pc, #84]	@ (8006a14 <xTaskCheckForTimeOut+0xc4>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d007      	beq.n	80069d6 <xTaskCheckForTimeOut+0x86>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	69ba      	ldr	r2, [r7, #24]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d302      	bcc.n	80069d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80069d0:	2301      	movs	r3, #1
 80069d2:	61fb      	str	r3, [r7, #28]
 80069d4:	e015      	b.n	8006a02 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	697a      	ldr	r2, [r7, #20]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d20b      	bcs.n	80069f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	1ad2      	subs	r2, r2, r3
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f7ff ff99 	bl	8006924 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80069f2:	2300      	movs	r3, #0
 80069f4:	61fb      	str	r3, [r7, #28]
 80069f6:	e004      	b.n	8006a02 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	2200      	movs	r2, #0
 80069fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80069fe:	2301      	movs	r3, #1
 8006a00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006a02:	f000 fe83 	bl	800770c <vPortExitCritical>

	return xReturn;
 8006a06:	69fb      	ldr	r3, [r7, #28]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3720      	adds	r7, #32
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	20000a64 	.word	0x20000a64
 8006a14:	20000a78 	.word	0x20000a78

08006a18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006a18:	b480      	push	{r7}
 8006a1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006a1c:	4b03      	ldr	r3, [pc, #12]	@ (8006a2c <vTaskMissedYield+0x14>)
 8006a1e:	2201      	movs	r2, #1
 8006a20:	601a      	str	r2, [r3, #0]
}
 8006a22:	bf00      	nop
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr
 8006a2c:	20000a74 	.word	0x20000a74

08006a30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b082      	sub	sp, #8
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006a38:	f000 f852 	bl	8006ae0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a3c:	4b06      	ldr	r3, [pc, #24]	@ (8006a58 <prvIdleTask+0x28>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d9f9      	bls.n	8006a38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006a44:	4b05      	ldr	r3, [pc, #20]	@ (8006a5c <prvIdleTask+0x2c>)
 8006a46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a4a:	601a      	str	r2, [r3, #0]
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006a54:	e7f0      	b.n	8006a38 <prvIdleTask+0x8>
 8006a56:	bf00      	nop
 8006a58:	20000964 	.word	0x20000964
 8006a5c:	e000ed04 	.word	0xe000ed04

08006a60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a66:	2300      	movs	r3, #0
 8006a68:	607b      	str	r3, [r7, #4]
 8006a6a:	e00c      	b.n	8006a86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	4413      	add	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	4a12      	ldr	r2, [pc, #72]	@ (8006ac0 <prvInitialiseTaskLists+0x60>)
 8006a78:	4413      	add	r3, r2
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f7fe fe58 	bl	8005730 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	3301      	adds	r3, #1
 8006a84:	607b      	str	r3, [r7, #4]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b06      	cmp	r3, #6
 8006a8a:	d9ef      	bls.n	8006a6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a8c:	480d      	ldr	r0, [pc, #52]	@ (8006ac4 <prvInitialiseTaskLists+0x64>)
 8006a8e:	f7fe fe4f 	bl	8005730 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a92:	480d      	ldr	r0, [pc, #52]	@ (8006ac8 <prvInitialiseTaskLists+0x68>)
 8006a94:	f7fe fe4c 	bl	8005730 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a98:	480c      	ldr	r0, [pc, #48]	@ (8006acc <prvInitialiseTaskLists+0x6c>)
 8006a9a:	f7fe fe49 	bl	8005730 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a9e:	480c      	ldr	r0, [pc, #48]	@ (8006ad0 <prvInitialiseTaskLists+0x70>)
 8006aa0:	f7fe fe46 	bl	8005730 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006aa4:	480b      	ldr	r0, [pc, #44]	@ (8006ad4 <prvInitialiseTaskLists+0x74>)
 8006aa6:	f7fe fe43 	bl	8005730 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8006ad8 <prvInitialiseTaskLists+0x78>)
 8006aac:	4a05      	ldr	r2, [pc, #20]	@ (8006ac4 <prvInitialiseTaskLists+0x64>)
 8006aae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8006adc <prvInitialiseTaskLists+0x7c>)
 8006ab2:	4a05      	ldr	r2, [pc, #20]	@ (8006ac8 <prvInitialiseTaskLists+0x68>)
 8006ab4:	601a      	str	r2, [r3, #0]
}
 8006ab6:	bf00      	nop
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop
 8006ac0:	20000964 	.word	0x20000964
 8006ac4:	200009f0 	.word	0x200009f0
 8006ac8:	20000a04 	.word	0x20000a04
 8006acc:	20000a20 	.word	0x20000a20
 8006ad0:	20000a34 	.word	0x20000a34
 8006ad4:	20000a4c 	.word	0x20000a4c
 8006ad8:	20000a18 	.word	0x20000a18
 8006adc:	20000a1c 	.word	0x20000a1c

08006ae0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ae6:	e019      	b.n	8006b1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ae8:	f000 fdde 	bl	80076a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006aec:	4b10      	ldr	r3, [pc, #64]	@ (8006b30 <prvCheckTasksWaitingTermination+0x50>)
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	3304      	adds	r3, #4
 8006af8:	4618      	mov	r0, r3
 8006afa:	f7fe fea3 	bl	8005844 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006afe:	4b0d      	ldr	r3, [pc, #52]	@ (8006b34 <prvCheckTasksWaitingTermination+0x54>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3b01      	subs	r3, #1
 8006b04:	4a0b      	ldr	r2, [pc, #44]	@ (8006b34 <prvCheckTasksWaitingTermination+0x54>)
 8006b06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006b08:	4b0b      	ldr	r3, [pc, #44]	@ (8006b38 <prvCheckTasksWaitingTermination+0x58>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8006b38 <prvCheckTasksWaitingTermination+0x58>)
 8006b10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006b12:	f000 fdfb 	bl	800770c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 f810 	bl	8006b3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b1c:	4b06      	ldr	r3, [pc, #24]	@ (8006b38 <prvCheckTasksWaitingTermination+0x58>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1e1      	bne.n	8006ae8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006b24:	bf00      	nop
 8006b26:	bf00      	nop
 8006b28:	3708      	adds	r7, #8
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	20000a34 	.word	0x20000a34
 8006b34:	20000a60 	.word	0x20000a60
 8006b38:	20000a48 	.word	0x20000a48

08006b3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	334c      	adds	r3, #76	@ 0x4c
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f002 f865 	bl	8008c18 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d108      	bne.n	8006b6a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f000 ff93 	bl	8007a88 <vPortFree>
				vPortFree( pxTCB );
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 ff90 	bl	8007a88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006b68:	e019      	b.n	8006b9e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d103      	bne.n	8006b7c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 ff87 	bl	8007a88 <vPortFree>
	}
 8006b7a:	e010      	b.n	8006b9e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d00b      	beq.n	8006b9e <prvDeleteTCB+0x62>
	__asm volatile
 8006b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8a:	f383 8811 	msr	BASEPRI, r3
 8006b8e:	f3bf 8f6f 	isb	sy
 8006b92:	f3bf 8f4f 	dsb	sy
 8006b96:	60fb      	str	r3, [r7, #12]
}
 8006b98:	bf00      	nop
 8006b9a:	bf00      	nop
 8006b9c:	e7fd      	b.n	8006b9a <prvDeleteTCB+0x5e>
	}
 8006b9e:	bf00      	nop
 8006ba0:	3710      	adds	r7, #16
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
	...

08006ba8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bae:	4b0c      	ldr	r3, [pc, #48]	@ (8006be0 <prvResetNextTaskUnblockTime+0x38>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d104      	bne.n	8006bc2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006be4 <prvResetNextTaskUnblockTime+0x3c>)
 8006bba:	f04f 32ff 	mov.w	r2, #4294967295
 8006bbe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006bc0:	e008      	b.n	8006bd4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bc2:	4b07      	ldr	r3, [pc, #28]	@ (8006be0 <prvResetNextTaskUnblockTime+0x38>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	4a04      	ldr	r2, [pc, #16]	@ (8006be4 <prvResetNextTaskUnblockTime+0x3c>)
 8006bd2:	6013      	str	r3, [r2, #0]
}
 8006bd4:	bf00      	nop
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr
 8006be0:	20000a18 	.word	0x20000a18
 8006be4:	20000a80 	.word	0x20000a80

08006be8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006bee:	4b0b      	ldr	r3, [pc, #44]	@ (8006c1c <xTaskGetSchedulerState+0x34>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d102      	bne.n	8006bfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	607b      	str	r3, [r7, #4]
 8006bfa:	e008      	b.n	8006c0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bfc:	4b08      	ldr	r3, [pc, #32]	@ (8006c20 <xTaskGetSchedulerState+0x38>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d102      	bne.n	8006c0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006c04:	2302      	movs	r3, #2
 8006c06:	607b      	str	r3, [r7, #4]
 8006c08:	e001      	b.n	8006c0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006c0e:	687b      	ldr	r3, [r7, #4]
	}
 8006c10:	4618      	mov	r0, r3
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	20000a6c 	.word	0x20000a6c
 8006c20:	20000a88 	.word	0x20000a88

08006c24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006c30:	2300      	movs	r3, #0
 8006c32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d05e      	beq.n	8006cf8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c3e:	4b31      	ldr	r3, [pc, #196]	@ (8006d04 <xTaskPriorityInherit+0xe0>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d24e      	bcs.n	8006ce6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	db06      	blt.n	8006c5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c50:	4b2c      	ldr	r3, [pc, #176]	@ (8006d04 <xTaskPriorityInherit+0xe0>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c56:	f1c3 0207 	rsb	r2, r3, #7
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	6959      	ldr	r1, [r3, #20]
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c66:	4613      	mov	r3, r2
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	4413      	add	r3, r2
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	4a26      	ldr	r2, [pc, #152]	@ (8006d08 <xTaskPriorityInherit+0xe4>)
 8006c70:	4413      	add	r3, r2
 8006c72:	4299      	cmp	r1, r3
 8006c74:	d12f      	bne.n	8006cd6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f7fe fde2 	bl	8005844 <uxListRemove>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10a      	bne.n	8006c9c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c90:	43da      	mvns	r2, r3
 8006c92:	4b1e      	ldr	r3, [pc, #120]	@ (8006d0c <xTaskPriorityInherit+0xe8>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4013      	ands	r3, r2
 8006c98:	4a1c      	ldr	r2, [pc, #112]	@ (8006d0c <xTaskPriorityInherit+0xe8>)
 8006c9a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006c9c:	4b19      	ldr	r3, [pc, #100]	@ (8006d04 <xTaskPriorityInherit+0xe0>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006caa:	2201      	movs	r2, #1
 8006cac:	409a      	lsls	r2, r3
 8006cae:	4b17      	ldr	r3, [pc, #92]	@ (8006d0c <xTaskPriorityInherit+0xe8>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	4a15      	ldr	r2, [pc, #84]	@ (8006d0c <xTaskPriorityInherit+0xe8>)
 8006cb6:	6013      	str	r3, [r2, #0]
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cbc:	4613      	mov	r3, r2
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	4413      	add	r3, r2
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4a10      	ldr	r2, [pc, #64]	@ (8006d08 <xTaskPriorityInherit+0xe4>)
 8006cc6:	441a      	add	r2, r3
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	3304      	adds	r3, #4
 8006ccc:	4619      	mov	r1, r3
 8006cce:	4610      	mov	r0, r2
 8006cd0:	f7fe fd5b 	bl	800578a <vListInsertEnd>
 8006cd4:	e004      	b.n	8006ce0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8006d04 <xTaskPriorityInherit+0xe0>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	60fb      	str	r3, [r7, #12]
 8006ce4:	e008      	b.n	8006cf8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cea:	4b06      	ldr	r3, [pc, #24]	@ (8006d04 <xTaskPriorityInherit+0xe0>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d201      	bcs.n	8006cf8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
	}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3710      	adds	r7, #16
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	bf00      	nop
 8006d04:	20000960 	.word	0x20000960
 8006d08:	20000964 	.word	0x20000964
 8006d0c:	20000a68 	.word	0x20000a68

08006d10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b086      	sub	sp, #24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d070      	beq.n	8006e08 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006d26:	4b3b      	ldr	r3, [pc, #236]	@ (8006e14 <xTaskPriorityDisinherit+0x104>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	693a      	ldr	r2, [r7, #16]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d00b      	beq.n	8006d48 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d34:	f383 8811 	msr	BASEPRI, r3
 8006d38:	f3bf 8f6f 	isb	sy
 8006d3c:	f3bf 8f4f 	dsb	sy
 8006d40:	60fb      	str	r3, [r7, #12]
}
 8006d42:	bf00      	nop
 8006d44:	bf00      	nop
 8006d46:	e7fd      	b.n	8006d44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d10b      	bne.n	8006d68 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d54:	f383 8811 	msr	BASEPRI, r3
 8006d58:	f3bf 8f6f 	isb	sy
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	60bb      	str	r3, [r7, #8]
}
 8006d62:	bf00      	nop
 8006d64:	bf00      	nop
 8006d66:	e7fd      	b.n	8006d64 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d6c:	1e5a      	subs	r2, r3, #1
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d044      	beq.n	8006e08 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d140      	bne.n	8006e08 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	3304      	adds	r3, #4
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f7fe fd5a 	bl	8005844 <uxListRemove>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d115      	bne.n	8006dc2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d9a:	491f      	ldr	r1, [pc, #124]	@ (8006e18 <xTaskPriorityDisinherit+0x108>)
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	4413      	add	r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	440b      	add	r3, r1
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d10a      	bne.n	8006dc2 <xTaskPriorityDisinherit+0xb2>
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006db0:	2201      	movs	r2, #1
 8006db2:	fa02 f303 	lsl.w	r3, r2, r3
 8006db6:	43da      	mvns	r2, r3
 8006db8:	4b18      	ldr	r3, [pc, #96]	@ (8006e1c <xTaskPriorityDisinherit+0x10c>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	4a17      	ldr	r2, [pc, #92]	@ (8006e1c <xTaskPriorityDisinherit+0x10c>)
 8006dc0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dce:	f1c3 0207 	rsb	r2, r3, #7
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dda:	2201      	movs	r2, #1
 8006ddc:	409a      	lsls	r2, r3
 8006dde:	4b0f      	ldr	r3, [pc, #60]	@ (8006e1c <xTaskPriorityDisinherit+0x10c>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	4a0d      	ldr	r2, [pc, #52]	@ (8006e1c <xTaskPriorityDisinherit+0x10c>)
 8006de6:	6013      	str	r3, [r2, #0]
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dec:	4613      	mov	r3, r2
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4413      	add	r3, r2
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	4a08      	ldr	r2, [pc, #32]	@ (8006e18 <xTaskPriorityDisinherit+0x108>)
 8006df6:	441a      	add	r2, r3
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	4610      	mov	r0, r2
 8006e00:	f7fe fcc3 	bl	800578a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006e04:	2301      	movs	r3, #1
 8006e06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e08:	697b      	ldr	r3, [r7, #20]
	}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3718      	adds	r7, #24
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop
 8006e14:	20000960 	.word	0x20000960
 8006e18:	20000964 	.word	0x20000964
 8006e1c:	20000a68 	.word	0x20000a68

08006e20 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b088      	sub	sp, #32
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d079      	beq.n	8006f2c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d10b      	bne.n	8006e58 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e44:	f383 8811 	msr	BASEPRI, r3
 8006e48:	f3bf 8f6f 	isb	sy
 8006e4c:	f3bf 8f4f 	dsb	sy
 8006e50:	60fb      	str	r3, [r7, #12]
}
 8006e52:	bf00      	nop
 8006e54:	bf00      	nop
 8006e56:	e7fd      	b.n	8006e54 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e5c:	683a      	ldr	r2, [r7, #0]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d902      	bls.n	8006e68 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	61fb      	str	r3, [r7, #28]
 8006e66:	e002      	b.n	8006e6e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e6c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e72:	69fa      	ldr	r2, [r7, #28]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d059      	beq.n	8006f2c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d154      	bne.n	8006f2c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006e82:	4b2c      	ldr	r3, [pc, #176]	@ (8006f34 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	69ba      	ldr	r2, [r7, #24]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d10b      	bne.n	8006ea4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e90:	f383 8811 	msr	BASEPRI, r3
 8006e94:	f3bf 8f6f 	isb	sy
 8006e98:	f3bf 8f4f 	dsb	sy
 8006e9c:	60bb      	str	r3, [r7, #8]
}
 8006e9e:	bf00      	nop
 8006ea0:	bf00      	nop
 8006ea2:	e7fd      	b.n	8006ea0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006eaa:	69bb      	ldr	r3, [r7, #24]
 8006eac:	69fa      	ldr	r2, [r7, #28]
 8006eae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	db04      	blt.n	8006ec2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	f1c3 0207 	rsb	r2, r3, #7
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	6959      	ldr	r1, [r3, #20]
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	4613      	mov	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	4a19      	ldr	r2, [pc, #100]	@ (8006f38 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006ed2:	4413      	add	r3, r2
 8006ed4:	4299      	cmp	r1, r3
 8006ed6:	d129      	bne.n	8006f2c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	3304      	adds	r3, #4
 8006edc:	4618      	mov	r0, r3
 8006ede:	f7fe fcb1 	bl	8005844 <uxListRemove>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10a      	bne.n	8006efe <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eec:	2201      	movs	r2, #1
 8006eee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef2:	43da      	mvns	r2, r3
 8006ef4:	4b11      	ldr	r3, [pc, #68]	@ (8006f3c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4013      	ands	r3, r2
 8006efa:	4a10      	ldr	r2, [pc, #64]	@ (8006f3c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006efc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f02:	2201      	movs	r2, #1
 8006f04:	409a      	lsls	r2, r3
 8006f06:	4b0d      	ldr	r3, [pc, #52]	@ (8006f3c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8006f3c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006f0e:	6013      	str	r3, [r2, #0]
 8006f10:	69bb      	ldr	r3, [r7, #24]
 8006f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f14:	4613      	mov	r3, r2
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	4413      	add	r3, r2
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	4a06      	ldr	r2, [pc, #24]	@ (8006f38 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006f1e:	441a      	add	r2, r3
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	3304      	adds	r3, #4
 8006f24:	4619      	mov	r1, r3
 8006f26:	4610      	mov	r0, r2
 8006f28:	f7fe fc2f 	bl	800578a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f2c:	bf00      	nop
 8006f2e:	3720      	adds	r7, #32
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	20000960 	.word	0x20000960
 8006f38:	20000964 	.word	0x20000964
 8006f3c:	20000a68 	.word	0x20000a68

08006f40 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006f40:	b480      	push	{r7}
 8006f42:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006f44:	4b07      	ldr	r3, [pc, #28]	@ (8006f64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d004      	beq.n	8006f56 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006f4c:	4b05      	ldr	r3, [pc, #20]	@ (8006f64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f52:	3201      	adds	r2, #1
 8006f54:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8006f56:	4b03      	ldr	r3, [pc, #12]	@ (8006f64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006f58:	681b      	ldr	r3, [r3, #0]
	}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	20000960 	.word	0x20000960

08006f68 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
 8006f74:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8006f76:	f000 fb97 	bl	80076a8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006f7a:	4b29      	ldr	r3, [pc, #164]	@ (8007020 <xTaskNotifyWait+0xb8>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d01c      	beq.n	8006fc2 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006f88:	4b25      	ldr	r3, [pc, #148]	@ (8007020 <xTaskNotifyWait+0xb8>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	43d2      	mvns	r2, r2
 8006f94:	400a      	ands	r2, r1
 8006f96:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006f9a:	4b21      	ldr	r3, [pc, #132]	@ (8007020 <xTaskNotifyWait+0xb8>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00b      	beq.n	8006fc2 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006faa:	2101      	movs	r1, #1
 8006fac:	6838      	ldr	r0, [r7, #0]
 8006fae:	f000 f9e3 	bl	8007378 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8007024 <xTaskNotifyWait+0xbc>)
 8006fb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fb8:	601a      	str	r2, [r3, #0]
 8006fba:	f3bf 8f4f 	dsb	sy
 8006fbe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006fc2:	f000 fba3 	bl	800770c <vPortExitCritical>

		taskENTER_CRITICAL();
 8006fc6:	f000 fb6f 	bl	80076a8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d005      	beq.n	8006fdc <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006fd0:	4b13      	ldr	r3, [pc, #76]	@ (8007020 <xTaskNotifyWait+0xb8>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006fdc:	4b10      	ldr	r3, [pc, #64]	@ (8007020 <xTaskNotifyWait+0xb8>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d002      	beq.n	8006ff0 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006fea:	2300      	movs	r3, #0
 8006fec:	617b      	str	r3, [r7, #20]
 8006fee:	e00a      	b.n	8007006 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8007020 <xTaskNotifyWait+0xb8>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8006ff8:	68ba      	ldr	r2, [r7, #8]
 8006ffa:	43d2      	mvns	r2, r2
 8006ffc:	400a      	ands	r2, r1
 8006ffe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				xReturn = pdTRUE;
 8007002:	2301      	movs	r3, #1
 8007004:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007006:	4b06      	ldr	r3, [pc, #24]	@ (8007020 <xTaskNotifyWait+0xb8>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	2200      	movs	r2, #0
 800700c:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 8007010:	f000 fb7c 	bl	800770c <vPortExitCritical>

		return xReturn;
 8007014:	697b      	ldr	r3, [r7, #20]
	}
 8007016:	4618      	mov	r0, r3
 8007018:	3718      	adds	r7, #24
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	20000960 	.word	0x20000960
 8007024:	e000ed04 	.word	0xe000ed04

08007028 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007028:	b580      	push	{r7, lr}
 800702a:	b08a      	sub	sp, #40	@ 0x28
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	603b      	str	r3, [r7, #0]
 8007034:	4613      	mov	r3, r2
 8007036:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007038:	2301      	movs	r3, #1
 800703a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d10b      	bne.n	800705a <xTaskGenericNotify+0x32>
	__asm volatile
 8007042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007046:	f383 8811 	msr	BASEPRI, r3
 800704a:	f3bf 8f6f 	isb	sy
 800704e:	f3bf 8f4f 	dsb	sy
 8007052:	61bb      	str	r3, [r7, #24]
}
 8007054:	bf00      	nop
 8007056:	bf00      	nop
 8007058:	e7fd      	b.n	8007056 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800705e:	f000 fb23 	bl	80076a8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d004      	beq.n	8007072 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007068:	6a3b      	ldr	r3, [r7, #32]
 800706a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007078:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800707a:	6a3b      	ldr	r3, [r7, #32]
 800707c:	2202      	movs	r2, #2
 800707e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 8007082:	79fb      	ldrb	r3, [r7, #7]
 8007084:	2b04      	cmp	r3, #4
 8007086:	d82e      	bhi.n	80070e6 <xTaskGenericNotify+0xbe>
 8007088:	a201      	add	r2, pc, #4	@ (adr r2, 8007090 <xTaskGenericNotify+0x68>)
 800708a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708e:	bf00      	nop
 8007090:	0800710b 	.word	0x0800710b
 8007094:	080070a5 	.word	0x080070a5
 8007098:	080070b7 	.word	0x080070b7
 800709c:	080070c7 	.word	0x080070c7
 80070a0:	080070d1 	.word	0x080070d1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80070a4:	6a3b      	ldr	r3, [r7, #32]
 80070a6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	431a      	orrs	r2, r3
 80070ae:	6a3b      	ldr	r3, [r7, #32]
 80070b0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 80070b4:	e02c      	b.n	8007110 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80070b6:	6a3b      	ldr	r3, [r7, #32]
 80070b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80070bc:	1c5a      	adds	r2, r3, #1
 80070be:	6a3b      	ldr	r3, [r7, #32]
 80070c0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 80070c4:	e024      	b.n	8007110 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80070c6:	6a3b      	ldr	r3, [r7, #32]
 80070c8:	68ba      	ldr	r2, [r7, #8]
 80070ca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 80070ce:	e01f      	b.n	8007110 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80070d0:	7ffb      	ldrb	r3, [r7, #31]
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d004      	beq.n	80070e0 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80070de:	e017      	b.n	8007110 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80070e0:	2300      	movs	r3, #0
 80070e2:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80070e4:	e014      	b.n	8007110 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80070e6:	6a3b      	ldr	r3, [r7, #32]
 80070e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80070ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f0:	d00d      	beq.n	800710e <xTaskGenericNotify+0xe6>
	__asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f6:	f383 8811 	msr	BASEPRI, r3
 80070fa:	f3bf 8f6f 	isb	sy
 80070fe:	f3bf 8f4f 	dsb	sy
 8007102:	617b      	str	r3, [r7, #20]
}
 8007104:	bf00      	nop
 8007106:	bf00      	nop
 8007108:	e7fd      	b.n	8007106 <xTaskGenericNotify+0xde>
					break;
 800710a:	bf00      	nop
 800710c:	e000      	b.n	8007110 <xTaskGenericNotify+0xe8>

					break;
 800710e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007110:	7ffb      	ldrb	r3, [r7, #31]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d13a      	bne.n	800718c <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007116:	6a3b      	ldr	r3, [r7, #32]
 8007118:	3304      	adds	r3, #4
 800711a:	4618      	mov	r0, r3
 800711c:	f7fe fb92 	bl	8005844 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007120:	6a3b      	ldr	r3, [r7, #32]
 8007122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007124:	2201      	movs	r2, #1
 8007126:	409a      	lsls	r2, r3
 8007128:	4b1c      	ldr	r3, [pc, #112]	@ (800719c <xTaskGenericNotify+0x174>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4313      	orrs	r3, r2
 800712e:	4a1b      	ldr	r2, [pc, #108]	@ (800719c <xTaskGenericNotify+0x174>)
 8007130:	6013      	str	r3, [r2, #0]
 8007132:	6a3b      	ldr	r3, [r7, #32]
 8007134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007136:	4613      	mov	r3, r2
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	4413      	add	r3, r2
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	4a18      	ldr	r2, [pc, #96]	@ (80071a0 <xTaskGenericNotify+0x178>)
 8007140:	441a      	add	r2, r3
 8007142:	6a3b      	ldr	r3, [r7, #32]
 8007144:	3304      	adds	r3, #4
 8007146:	4619      	mov	r1, r3
 8007148:	4610      	mov	r0, r2
 800714a:	f7fe fb1e 	bl	800578a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800714e:	6a3b      	ldr	r3, [r7, #32]
 8007150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00b      	beq.n	800716e <xTaskGenericNotify+0x146>
	__asm volatile
 8007156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800715a:	f383 8811 	msr	BASEPRI, r3
 800715e:	f3bf 8f6f 	isb	sy
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	613b      	str	r3, [r7, #16]
}
 8007168:	bf00      	nop
 800716a:	bf00      	nop
 800716c:	e7fd      	b.n	800716a <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800716e:	6a3b      	ldr	r3, [r7, #32]
 8007170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007172:	4b0c      	ldr	r3, [pc, #48]	@ (80071a4 <xTaskGenericNotify+0x17c>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007178:	429a      	cmp	r2, r3
 800717a:	d907      	bls.n	800718c <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800717c:	4b0a      	ldr	r3, [pc, #40]	@ (80071a8 <xTaskGenericNotify+0x180>)
 800717e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007182:	601a      	str	r2, [r3, #0]
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800718c:	f000 fabe 	bl	800770c <vPortExitCritical>

		return xReturn;
 8007190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007192:	4618      	mov	r0, r3
 8007194:	3728      	adds	r7, #40	@ 0x28
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	20000a68 	.word	0x20000a68
 80071a0:	20000964 	.word	0x20000964
 80071a4:	20000960 	.word	0x20000960
 80071a8:	e000ed04 	.word	0xe000ed04

080071ac <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08e      	sub	sp, #56	@ 0x38
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	603b      	str	r3, [r7, #0]
 80071b8:	4613      	mov	r3, r2
 80071ba:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80071bc:	2301      	movs	r3, #1
 80071be:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d10b      	bne.n	80071de <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80071c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ca:	f383 8811 	msr	BASEPRI, r3
 80071ce:	f3bf 8f6f 	isb	sy
 80071d2:	f3bf 8f4f 	dsb	sy
 80071d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80071d8:	bf00      	nop
 80071da:	bf00      	nop
 80071dc:	e7fd      	b.n	80071da <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071de:	f000 fb43 	bl	8007868 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	633b      	str	r3, [r7, #48]	@ 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80071e6:	f3ef 8211 	mrs	r2, BASEPRI
 80071ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	623a      	str	r2, [r7, #32]
 80071fc:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80071fe:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007200:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d004      	beq.n	8007212 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007214:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007218:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	2202      	movs	r2, #2
 8007220:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 8007224:	79fb      	ldrb	r3, [r7, #7]
 8007226:	2b04      	cmp	r3, #4
 8007228:	d82e      	bhi.n	8007288 <xTaskGenericNotifyFromISR+0xdc>
 800722a:	a201      	add	r2, pc, #4	@ (adr r2, 8007230 <xTaskGenericNotifyFromISR+0x84>)
 800722c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007230:	080072ad 	.word	0x080072ad
 8007234:	08007245 	.word	0x08007245
 8007238:	08007257 	.word	0x08007257
 800723c:	08007267 	.word	0x08007267
 8007240:	08007271 	.word	0x08007271
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007246:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	431a      	orrs	r2, r3
 800724e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007250:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007254:	e02d      	b.n	80072b2 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007258:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007260:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007264:	e025      	b.n	80072b2 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007268:	68ba      	ldr	r2, [r7, #8]
 800726a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800726e:	e020      	b.n	80072b2 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007270:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007274:	2b02      	cmp	r3, #2
 8007276:	d004      	beq.n	8007282 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007280:	e017      	b.n	80072b2 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8007282:	2300      	movs	r3, #0
 8007284:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8007286:	e014      	b.n	80072b2 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800728e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007292:	d00d      	beq.n	80072b0 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8007294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007298:	f383 8811 	msr	BASEPRI, r3
 800729c:	f3bf 8f6f 	isb	sy
 80072a0:	f3bf 8f4f 	dsb	sy
 80072a4:	61bb      	str	r3, [r7, #24]
}
 80072a6:	bf00      	nop
 80072a8:	bf00      	nop
 80072aa:	e7fd      	b.n	80072a8 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80072ac:	bf00      	nop
 80072ae:	e000      	b.n	80072b2 <xTaskGenericNotifyFromISR+0x106>
					break;
 80072b0:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80072b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d146      	bne.n	8007348 <xTaskGenericNotifyFromISR+0x19c>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80072ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00b      	beq.n	80072da <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80072c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c6:	f383 8811 	msr	BASEPRI, r3
 80072ca:	f3bf 8f6f 	isb	sy
 80072ce:	f3bf 8f4f 	dsb	sy
 80072d2:	617b      	str	r3, [r7, #20]
}
 80072d4:	bf00      	nop
 80072d6:	bf00      	nop
 80072d8:	e7fd      	b.n	80072d6 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072da:	4b21      	ldr	r3, [pc, #132]	@ (8007360 <xTaskGenericNotifyFromISR+0x1b4>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d11c      	bne.n	800731c <xTaskGenericNotifyFromISR+0x170>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e4:	3304      	adds	r3, #4
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7fe faac 	bl	8005844 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80072ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f0:	2201      	movs	r2, #1
 80072f2:	409a      	lsls	r2, r3
 80072f4:	4b1b      	ldr	r3, [pc, #108]	@ (8007364 <xTaskGenericNotifyFromISR+0x1b8>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	4a1a      	ldr	r2, [pc, #104]	@ (8007364 <xTaskGenericNotifyFromISR+0x1b8>)
 80072fc:	6013      	str	r3, [r2, #0]
 80072fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007300:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007302:	4613      	mov	r3, r2
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	4413      	add	r3, r2
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	4a17      	ldr	r2, [pc, #92]	@ (8007368 <xTaskGenericNotifyFromISR+0x1bc>)
 800730c:	441a      	add	r2, r3
 800730e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007310:	3304      	adds	r3, #4
 8007312:	4619      	mov	r1, r3
 8007314:	4610      	mov	r0, r2
 8007316:	f7fe fa38 	bl	800578a <vListInsertEnd>
 800731a:	e005      	b.n	8007328 <xTaskGenericNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	3318      	adds	r3, #24
 8007320:	4619      	mov	r1, r3
 8007322:	4812      	ldr	r0, [pc, #72]	@ (800736c <xTaskGenericNotifyFromISR+0x1c0>)
 8007324:	f7fe fa31 	bl	800578a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800732c:	4b10      	ldr	r3, [pc, #64]	@ (8007370 <xTaskGenericNotifyFromISR+0x1c4>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007332:	429a      	cmp	r2, r3
 8007334:	d908      	bls.n	8007348 <xTaskGenericNotifyFromISR+0x19c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007338:	2b00      	cmp	r3, #0
 800733a:	d002      	beq.n	8007342 <xTaskGenericNotifyFromISR+0x196>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800733c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800733e:	2201      	movs	r2, #1
 8007340:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007342:	4b0c      	ldr	r3, [pc, #48]	@ (8007374 <xTaskGenericNotifyFromISR+0x1c8>)
 8007344:	2201      	movs	r2, #1
 8007346:	601a      	str	r2, [r3, #0]
 8007348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800734a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007352:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8007356:	4618      	mov	r0, r3
 8007358:	3738      	adds	r7, #56	@ 0x38
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	20000a88 	.word	0x20000a88
 8007364:	20000a68 	.word	0x20000a68
 8007368:	20000964 	.word	0x20000964
 800736c:	20000a20 	.word	0x20000a20
 8007370:	20000960 	.word	0x20000960
 8007374:	20000a74 	.word	0x20000a74

08007378 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007382:	4b29      	ldr	r3, [pc, #164]	@ (8007428 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007388:	4b28      	ldr	r3, [pc, #160]	@ (800742c <prvAddCurrentTaskToDelayedList+0xb4>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3304      	adds	r3, #4
 800738e:	4618      	mov	r0, r3
 8007390:	f7fe fa58 	bl	8005844 <uxListRemove>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10b      	bne.n	80073b2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800739a:	4b24      	ldr	r3, [pc, #144]	@ (800742c <prvAddCurrentTaskToDelayedList+0xb4>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a0:	2201      	movs	r2, #1
 80073a2:	fa02 f303 	lsl.w	r3, r2, r3
 80073a6:	43da      	mvns	r2, r3
 80073a8:	4b21      	ldr	r3, [pc, #132]	@ (8007430 <prvAddCurrentTaskToDelayedList+0xb8>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4013      	ands	r3, r2
 80073ae:	4a20      	ldr	r2, [pc, #128]	@ (8007430 <prvAddCurrentTaskToDelayedList+0xb8>)
 80073b0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073b8:	d10a      	bne.n	80073d0 <prvAddCurrentTaskToDelayedList+0x58>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d007      	beq.n	80073d0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073c0:	4b1a      	ldr	r3, [pc, #104]	@ (800742c <prvAddCurrentTaskToDelayedList+0xb4>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	3304      	adds	r3, #4
 80073c6:	4619      	mov	r1, r3
 80073c8:	481a      	ldr	r0, [pc, #104]	@ (8007434 <prvAddCurrentTaskToDelayedList+0xbc>)
 80073ca:	f7fe f9de 	bl	800578a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80073ce:	e026      	b.n	800741e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4413      	add	r3, r2
 80073d6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80073d8:	4b14      	ldr	r3, [pc, #80]	@ (800742c <prvAddCurrentTaskToDelayedList+0xb4>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	68ba      	ldr	r2, [r7, #8]
 80073de:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80073e0:	68ba      	ldr	r2, [r7, #8]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d209      	bcs.n	80073fc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073e8:	4b13      	ldr	r3, [pc, #76]	@ (8007438 <prvAddCurrentTaskToDelayedList+0xc0>)
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	4b0f      	ldr	r3, [pc, #60]	@ (800742c <prvAddCurrentTaskToDelayedList+0xb4>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3304      	adds	r3, #4
 80073f2:	4619      	mov	r1, r3
 80073f4:	4610      	mov	r0, r2
 80073f6:	f7fe f9ec 	bl	80057d2 <vListInsert>
}
 80073fa:	e010      	b.n	800741e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073fc:	4b0f      	ldr	r3, [pc, #60]	@ (800743c <prvAddCurrentTaskToDelayedList+0xc4>)
 80073fe:	681a      	ldr	r2, [r3, #0]
 8007400:	4b0a      	ldr	r3, [pc, #40]	@ (800742c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	3304      	adds	r3, #4
 8007406:	4619      	mov	r1, r3
 8007408:	4610      	mov	r0, r2
 800740a:	f7fe f9e2 	bl	80057d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800740e:	4b0c      	ldr	r3, [pc, #48]	@ (8007440 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	68ba      	ldr	r2, [r7, #8]
 8007414:	429a      	cmp	r2, r3
 8007416:	d202      	bcs.n	800741e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007418:	4a09      	ldr	r2, [pc, #36]	@ (8007440 <prvAddCurrentTaskToDelayedList+0xc8>)
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	6013      	str	r3, [r2, #0]
}
 800741e:	bf00      	nop
 8007420:	3710      	adds	r7, #16
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20000a64 	.word	0x20000a64
 800742c:	20000960 	.word	0x20000960
 8007430:	20000a68 	.word	0x20000a68
 8007434:	20000a4c 	.word	0x20000a4c
 8007438:	20000a1c 	.word	0x20000a1c
 800743c:	20000a18 	.word	0x20000a18
 8007440:	20000a80 	.word	0x20000a80

08007444 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	3b04      	subs	r3, #4
 8007454:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800745c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	3b04      	subs	r3, #4
 8007462:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	f023 0201 	bic.w	r2, r3, #1
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	3b04      	subs	r3, #4
 8007472:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007474:	4a0c      	ldr	r2, [pc, #48]	@ (80074a8 <pxPortInitialiseStack+0x64>)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	3b14      	subs	r3, #20
 800747e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	3b04      	subs	r3, #4
 800748a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f06f 0202 	mvn.w	r2, #2
 8007492:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	3b20      	subs	r3, #32
 8007498:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800749a:	68fb      	ldr	r3, [r7, #12]
}
 800749c:	4618      	mov	r0, r3
 800749e:	3714      	adds	r7, #20
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr
 80074a8:	080074ad 	.word	0x080074ad

080074ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80074b2:	2300      	movs	r3, #0
 80074b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80074b6:	4b13      	ldr	r3, [pc, #76]	@ (8007504 <prvTaskExitError+0x58>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074be:	d00b      	beq.n	80074d8 <prvTaskExitError+0x2c>
	__asm volatile
 80074c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074c4:	f383 8811 	msr	BASEPRI, r3
 80074c8:	f3bf 8f6f 	isb	sy
 80074cc:	f3bf 8f4f 	dsb	sy
 80074d0:	60fb      	str	r3, [r7, #12]
}
 80074d2:	bf00      	nop
 80074d4:	bf00      	nop
 80074d6:	e7fd      	b.n	80074d4 <prvTaskExitError+0x28>
	__asm volatile
 80074d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074dc:	f383 8811 	msr	BASEPRI, r3
 80074e0:	f3bf 8f6f 	isb	sy
 80074e4:	f3bf 8f4f 	dsb	sy
 80074e8:	60bb      	str	r3, [r7, #8]
}
 80074ea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80074ec:	bf00      	nop
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d0fc      	beq.n	80074ee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80074f4:	bf00      	nop
 80074f6:	bf00      	nop
 80074f8:	3714      	adds	r7, #20
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	20000010 	.word	0x20000010
	...

08007510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007510:	4b07      	ldr	r3, [pc, #28]	@ (8007530 <pxCurrentTCBConst2>)
 8007512:	6819      	ldr	r1, [r3, #0]
 8007514:	6808      	ldr	r0, [r1, #0]
 8007516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800751a:	f380 8809 	msr	PSP, r0
 800751e:	f3bf 8f6f 	isb	sy
 8007522:	f04f 0000 	mov.w	r0, #0
 8007526:	f380 8811 	msr	BASEPRI, r0
 800752a:	4770      	bx	lr
 800752c:	f3af 8000 	nop.w

08007530 <pxCurrentTCBConst2>:
 8007530:	20000960 	.word	0x20000960
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007534:	bf00      	nop
 8007536:	bf00      	nop

08007538 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007538:	4808      	ldr	r0, [pc, #32]	@ (800755c <prvPortStartFirstTask+0x24>)
 800753a:	6800      	ldr	r0, [r0, #0]
 800753c:	6800      	ldr	r0, [r0, #0]
 800753e:	f380 8808 	msr	MSP, r0
 8007542:	f04f 0000 	mov.w	r0, #0
 8007546:	f380 8814 	msr	CONTROL, r0
 800754a:	b662      	cpsie	i
 800754c:	b661      	cpsie	f
 800754e:	f3bf 8f4f 	dsb	sy
 8007552:	f3bf 8f6f 	isb	sy
 8007556:	df00      	svc	0
 8007558:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800755a:	bf00      	nop
 800755c:	e000ed08 	.word	0xe000ed08

08007560 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b086      	sub	sp, #24
 8007564:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007566:	4b47      	ldr	r3, [pc, #284]	@ (8007684 <xPortStartScheduler+0x124>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a47      	ldr	r2, [pc, #284]	@ (8007688 <xPortStartScheduler+0x128>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d10b      	bne.n	8007588 <xPortStartScheduler+0x28>
	__asm volatile
 8007570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007574:	f383 8811 	msr	BASEPRI, r3
 8007578:	f3bf 8f6f 	isb	sy
 800757c:	f3bf 8f4f 	dsb	sy
 8007580:	60fb      	str	r3, [r7, #12]
}
 8007582:	bf00      	nop
 8007584:	bf00      	nop
 8007586:	e7fd      	b.n	8007584 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007588:	4b3e      	ldr	r3, [pc, #248]	@ (8007684 <xPortStartScheduler+0x124>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a3f      	ldr	r2, [pc, #252]	@ (800768c <xPortStartScheduler+0x12c>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d10b      	bne.n	80075aa <xPortStartScheduler+0x4a>
	__asm volatile
 8007592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007596:	f383 8811 	msr	BASEPRI, r3
 800759a:	f3bf 8f6f 	isb	sy
 800759e:	f3bf 8f4f 	dsb	sy
 80075a2:	613b      	str	r3, [r7, #16]
}
 80075a4:	bf00      	nop
 80075a6:	bf00      	nop
 80075a8:	e7fd      	b.n	80075a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80075aa:	4b39      	ldr	r3, [pc, #228]	@ (8007690 <xPortStartScheduler+0x130>)
 80075ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	22ff      	movs	r2, #255	@ 0xff
 80075ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80075c4:	78fb      	ldrb	r3, [r7, #3]
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80075cc:	b2da      	uxtb	r2, r3
 80075ce:	4b31      	ldr	r3, [pc, #196]	@ (8007694 <xPortStartScheduler+0x134>)
 80075d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80075d2:	4b31      	ldr	r3, [pc, #196]	@ (8007698 <xPortStartScheduler+0x138>)
 80075d4:	2207      	movs	r2, #7
 80075d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80075d8:	e009      	b.n	80075ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80075da:	4b2f      	ldr	r3, [pc, #188]	@ (8007698 <xPortStartScheduler+0x138>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	3b01      	subs	r3, #1
 80075e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007698 <xPortStartScheduler+0x138>)
 80075e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80075e4:	78fb      	ldrb	r3, [r7, #3]
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	005b      	lsls	r3, r3, #1
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80075ee:	78fb      	ldrb	r3, [r7, #3]
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075f6:	2b80      	cmp	r3, #128	@ 0x80
 80075f8:	d0ef      	beq.n	80075da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80075fa:	4b27      	ldr	r3, [pc, #156]	@ (8007698 <xPortStartScheduler+0x138>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f1c3 0307 	rsb	r3, r3, #7
 8007602:	2b04      	cmp	r3, #4
 8007604:	d00b      	beq.n	800761e <xPortStartScheduler+0xbe>
	__asm volatile
 8007606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760a:	f383 8811 	msr	BASEPRI, r3
 800760e:	f3bf 8f6f 	isb	sy
 8007612:	f3bf 8f4f 	dsb	sy
 8007616:	60bb      	str	r3, [r7, #8]
}
 8007618:	bf00      	nop
 800761a:	bf00      	nop
 800761c:	e7fd      	b.n	800761a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800761e:	4b1e      	ldr	r3, [pc, #120]	@ (8007698 <xPortStartScheduler+0x138>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	021b      	lsls	r3, r3, #8
 8007624:	4a1c      	ldr	r2, [pc, #112]	@ (8007698 <xPortStartScheduler+0x138>)
 8007626:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007628:	4b1b      	ldr	r3, [pc, #108]	@ (8007698 <xPortStartScheduler+0x138>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007630:	4a19      	ldr	r2, [pc, #100]	@ (8007698 <xPortStartScheduler+0x138>)
 8007632:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	b2da      	uxtb	r2, r3
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800763c:	4b17      	ldr	r3, [pc, #92]	@ (800769c <xPortStartScheduler+0x13c>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a16      	ldr	r2, [pc, #88]	@ (800769c <xPortStartScheduler+0x13c>)
 8007642:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007646:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007648:	4b14      	ldr	r3, [pc, #80]	@ (800769c <xPortStartScheduler+0x13c>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a13      	ldr	r2, [pc, #76]	@ (800769c <xPortStartScheduler+0x13c>)
 800764e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007652:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007654:	f000 f8da 	bl	800780c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007658:	4b11      	ldr	r3, [pc, #68]	@ (80076a0 <xPortStartScheduler+0x140>)
 800765a:	2200      	movs	r2, #0
 800765c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800765e:	f000 f8f9 	bl	8007854 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007662:	4b10      	ldr	r3, [pc, #64]	@ (80076a4 <xPortStartScheduler+0x144>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a0f      	ldr	r2, [pc, #60]	@ (80076a4 <xPortStartScheduler+0x144>)
 8007668:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800766c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800766e:	f7ff ff63 	bl	8007538 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007672:	f7ff f869 	bl	8006748 <vTaskSwitchContext>
	prvTaskExitError();
 8007676:	f7ff ff19 	bl	80074ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3718      	adds	r7, #24
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	e000ed00 	.word	0xe000ed00
 8007688:	410fc271 	.word	0x410fc271
 800768c:	410fc270 	.word	0x410fc270
 8007690:	e000e400 	.word	0xe000e400
 8007694:	20000a8c 	.word	0x20000a8c
 8007698:	20000a90 	.word	0x20000a90
 800769c:	e000ed20 	.word	0xe000ed20
 80076a0:	20000010 	.word	0x20000010
 80076a4:	e000ef34 	.word	0xe000ef34

080076a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
	__asm volatile
 80076ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b2:	f383 8811 	msr	BASEPRI, r3
 80076b6:	f3bf 8f6f 	isb	sy
 80076ba:	f3bf 8f4f 	dsb	sy
 80076be:	607b      	str	r3, [r7, #4]
}
 80076c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80076c2:	4b10      	ldr	r3, [pc, #64]	@ (8007704 <vPortEnterCritical+0x5c>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	3301      	adds	r3, #1
 80076c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007704 <vPortEnterCritical+0x5c>)
 80076ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80076cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007704 <vPortEnterCritical+0x5c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d110      	bne.n	80076f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80076d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007708 <vPortEnterCritical+0x60>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d00b      	beq.n	80076f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80076de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e2:	f383 8811 	msr	BASEPRI, r3
 80076e6:	f3bf 8f6f 	isb	sy
 80076ea:	f3bf 8f4f 	dsb	sy
 80076ee:	603b      	str	r3, [r7, #0]
}
 80076f0:	bf00      	nop
 80076f2:	bf00      	nop
 80076f4:	e7fd      	b.n	80076f2 <vPortEnterCritical+0x4a>
	}
}
 80076f6:	bf00      	nop
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop
 8007704:	20000010 	.word	0x20000010
 8007708:	e000ed04 	.word	0xe000ed04

0800770c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007712:	4b12      	ldr	r3, [pc, #72]	@ (800775c <vPortExitCritical+0x50>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10b      	bne.n	8007732 <vPortExitCritical+0x26>
	__asm volatile
 800771a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800771e:	f383 8811 	msr	BASEPRI, r3
 8007722:	f3bf 8f6f 	isb	sy
 8007726:	f3bf 8f4f 	dsb	sy
 800772a:	607b      	str	r3, [r7, #4]
}
 800772c:	bf00      	nop
 800772e:	bf00      	nop
 8007730:	e7fd      	b.n	800772e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007732:	4b0a      	ldr	r3, [pc, #40]	@ (800775c <vPortExitCritical+0x50>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	3b01      	subs	r3, #1
 8007738:	4a08      	ldr	r2, [pc, #32]	@ (800775c <vPortExitCritical+0x50>)
 800773a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800773c:	4b07      	ldr	r3, [pc, #28]	@ (800775c <vPortExitCritical+0x50>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d105      	bne.n	8007750 <vPortExitCritical+0x44>
 8007744:	2300      	movs	r3, #0
 8007746:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	f383 8811 	msr	BASEPRI, r3
}
 800774e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007750:	bf00      	nop
 8007752:	370c      	adds	r7, #12
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr
 800775c:	20000010 	.word	0x20000010

08007760 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007760:	f3ef 8009 	mrs	r0, PSP
 8007764:	f3bf 8f6f 	isb	sy
 8007768:	4b15      	ldr	r3, [pc, #84]	@ (80077c0 <pxCurrentTCBConst>)
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	f01e 0f10 	tst.w	lr, #16
 8007770:	bf08      	it	eq
 8007772:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007776:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800777a:	6010      	str	r0, [r2, #0]
 800777c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007780:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007784:	f380 8811 	msr	BASEPRI, r0
 8007788:	f3bf 8f4f 	dsb	sy
 800778c:	f3bf 8f6f 	isb	sy
 8007790:	f7fe ffda 	bl	8006748 <vTaskSwitchContext>
 8007794:	f04f 0000 	mov.w	r0, #0
 8007798:	f380 8811 	msr	BASEPRI, r0
 800779c:	bc09      	pop	{r0, r3}
 800779e:	6819      	ldr	r1, [r3, #0]
 80077a0:	6808      	ldr	r0, [r1, #0]
 80077a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a6:	f01e 0f10 	tst.w	lr, #16
 80077aa:	bf08      	it	eq
 80077ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80077b0:	f380 8809 	msr	PSP, r0
 80077b4:	f3bf 8f6f 	isb	sy
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	f3af 8000 	nop.w

080077c0 <pxCurrentTCBConst>:
 80077c0:	20000960 	.word	0x20000960
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80077c4:	bf00      	nop
 80077c6:	bf00      	nop

080077c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	607b      	str	r3, [r7, #4]
}
 80077e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80077e2:	f7fe fef7 	bl	80065d4 <xTaskIncrementTick>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d003      	beq.n	80077f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80077ec:	4b06      	ldr	r3, [pc, #24]	@ (8007808 <SysTick_Handler+0x40>)
 80077ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077f2:	601a      	str	r2, [r3, #0]
 80077f4:	2300      	movs	r3, #0
 80077f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	f383 8811 	msr	BASEPRI, r3
}
 80077fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007800:	bf00      	nop
 8007802:	3708      	adds	r7, #8
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	e000ed04 	.word	0xe000ed04

0800780c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800780c:	b480      	push	{r7}
 800780e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007810:	4b0b      	ldr	r3, [pc, #44]	@ (8007840 <vPortSetupTimerInterrupt+0x34>)
 8007812:	2200      	movs	r2, #0
 8007814:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007816:	4b0b      	ldr	r3, [pc, #44]	@ (8007844 <vPortSetupTimerInterrupt+0x38>)
 8007818:	2200      	movs	r2, #0
 800781a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800781c:	4b0a      	ldr	r3, [pc, #40]	@ (8007848 <vPortSetupTimerInterrupt+0x3c>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a0a      	ldr	r2, [pc, #40]	@ (800784c <vPortSetupTimerInterrupt+0x40>)
 8007822:	fba2 2303 	umull	r2, r3, r2, r3
 8007826:	099b      	lsrs	r3, r3, #6
 8007828:	4a09      	ldr	r2, [pc, #36]	@ (8007850 <vPortSetupTimerInterrupt+0x44>)
 800782a:	3b01      	subs	r3, #1
 800782c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800782e:	4b04      	ldr	r3, [pc, #16]	@ (8007840 <vPortSetupTimerInterrupt+0x34>)
 8007830:	2207      	movs	r2, #7
 8007832:	601a      	str	r2, [r3, #0]
}
 8007834:	bf00      	nop
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	e000e010 	.word	0xe000e010
 8007844:	e000e018 	.word	0xe000e018
 8007848:	20000004 	.word	0x20000004
 800784c:	10624dd3 	.word	0x10624dd3
 8007850:	e000e014 	.word	0xe000e014

08007854 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007854:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007864 <vPortEnableVFP+0x10>
 8007858:	6801      	ldr	r1, [r0, #0]
 800785a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800785e:	6001      	str	r1, [r0, #0]
 8007860:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007862:	bf00      	nop
 8007864:	e000ed88 	.word	0xe000ed88

08007868 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800786e:	f3ef 8305 	mrs	r3, IPSR
 8007872:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2b0f      	cmp	r3, #15
 8007878:	d915      	bls.n	80078a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800787a:	4a18      	ldr	r2, [pc, #96]	@ (80078dc <vPortValidateInterruptPriority+0x74>)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	4413      	add	r3, r2
 8007880:	781b      	ldrb	r3, [r3, #0]
 8007882:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007884:	4b16      	ldr	r3, [pc, #88]	@ (80078e0 <vPortValidateInterruptPriority+0x78>)
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	7afa      	ldrb	r2, [r7, #11]
 800788a:	429a      	cmp	r2, r3
 800788c:	d20b      	bcs.n	80078a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800788e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007892:	f383 8811 	msr	BASEPRI, r3
 8007896:	f3bf 8f6f 	isb	sy
 800789a:	f3bf 8f4f 	dsb	sy
 800789e:	607b      	str	r3, [r7, #4]
}
 80078a0:	bf00      	nop
 80078a2:	bf00      	nop
 80078a4:	e7fd      	b.n	80078a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80078a6:	4b0f      	ldr	r3, [pc, #60]	@ (80078e4 <vPortValidateInterruptPriority+0x7c>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80078ae:	4b0e      	ldr	r3, [pc, #56]	@ (80078e8 <vPortValidateInterruptPriority+0x80>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d90b      	bls.n	80078ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80078b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ba:	f383 8811 	msr	BASEPRI, r3
 80078be:	f3bf 8f6f 	isb	sy
 80078c2:	f3bf 8f4f 	dsb	sy
 80078c6:	603b      	str	r3, [r7, #0]
}
 80078c8:	bf00      	nop
 80078ca:	bf00      	nop
 80078cc:	e7fd      	b.n	80078ca <vPortValidateInterruptPriority+0x62>
	}
 80078ce:	bf00      	nop
 80078d0:	3714      	adds	r7, #20
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	e000e3f0 	.word	0xe000e3f0
 80078e0:	20000a8c 	.word	0x20000a8c
 80078e4:	e000ed0c 	.word	0xe000ed0c
 80078e8:	20000a90 	.word	0x20000a90

080078ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b08a      	sub	sp, #40	@ 0x28
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80078f4:	2300      	movs	r3, #0
 80078f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80078f8:	f7fe fdc0 	bl	800647c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80078fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007a70 <pvPortMalloc+0x184>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d101      	bne.n	8007908 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007904:	f000 f924 	bl	8007b50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007908:	4b5a      	ldr	r3, [pc, #360]	@ (8007a74 <pvPortMalloc+0x188>)
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4013      	ands	r3, r2
 8007910:	2b00      	cmp	r3, #0
 8007912:	f040 8095 	bne.w	8007a40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d01e      	beq.n	800795a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800791c:	2208      	movs	r2, #8
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4413      	add	r3, r2
 8007922:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f003 0307 	and.w	r3, r3, #7
 800792a:	2b00      	cmp	r3, #0
 800792c:	d015      	beq.n	800795a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f023 0307 	bic.w	r3, r3, #7
 8007934:	3308      	adds	r3, #8
 8007936:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f003 0307 	and.w	r3, r3, #7
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00b      	beq.n	800795a <pvPortMalloc+0x6e>
	__asm volatile
 8007942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007946:	f383 8811 	msr	BASEPRI, r3
 800794a:	f3bf 8f6f 	isb	sy
 800794e:	f3bf 8f4f 	dsb	sy
 8007952:	617b      	str	r3, [r7, #20]
}
 8007954:	bf00      	nop
 8007956:	bf00      	nop
 8007958:	e7fd      	b.n	8007956 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d06f      	beq.n	8007a40 <pvPortMalloc+0x154>
 8007960:	4b45      	ldr	r3, [pc, #276]	@ (8007a78 <pvPortMalloc+0x18c>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	429a      	cmp	r2, r3
 8007968:	d86a      	bhi.n	8007a40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800796a:	4b44      	ldr	r3, [pc, #272]	@ (8007a7c <pvPortMalloc+0x190>)
 800796c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800796e:	4b43      	ldr	r3, [pc, #268]	@ (8007a7c <pvPortMalloc+0x190>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007974:	e004      	b.n	8007980 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007978:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800797a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	429a      	cmp	r2, r3
 8007988:	d903      	bls.n	8007992 <pvPortMalloc+0xa6>
 800798a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1f1      	bne.n	8007976 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007992:	4b37      	ldr	r3, [pc, #220]	@ (8007a70 <pvPortMalloc+0x184>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007998:	429a      	cmp	r2, r3
 800799a:	d051      	beq.n	8007a40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800799c:	6a3b      	ldr	r3, [r7, #32]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	2208      	movs	r2, #8
 80079a2:	4413      	add	r3, r2
 80079a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80079a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	6a3b      	ldr	r3, [r7, #32]
 80079ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80079ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b0:	685a      	ldr	r2, [r3, #4]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	1ad2      	subs	r2, r2, r3
 80079b6:	2308      	movs	r3, #8
 80079b8:	005b      	lsls	r3, r3, #1
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d920      	bls.n	8007a00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80079be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4413      	add	r3, r2
 80079c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	f003 0307 	and.w	r3, r3, #7
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00b      	beq.n	80079e8 <pvPortMalloc+0xfc>
	__asm volatile
 80079d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d4:	f383 8811 	msr	BASEPRI, r3
 80079d8:	f3bf 8f6f 	isb	sy
 80079dc:	f3bf 8f4f 	dsb	sy
 80079e0:	613b      	str	r3, [r7, #16]
}
 80079e2:	bf00      	nop
 80079e4:	bf00      	nop
 80079e6:	e7fd      	b.n	80079e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80079e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ea:	685a      	ldr	r2, [r3, #4]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	1ad2      	subs	r2, r2, r3
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80079f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80079fa:	69b8      	ldr	r0, [r7, #24]
 80079fc:	f000 f90a 	bl	8007c14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a00:	4b1d      	ldr	r3, [pc, #116]	@ (8007a78 <pvPortMalloc+0x18c>)
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	1ad3      	subs	r3, r2, r3
 8007a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8007a78 <pvPortMalloc+0x18c>)
 8007a0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8007a78 <pvPortMalloc+0x18c>)
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	4b1b      	ldr	r3, [pc, #108]	@ (8007a80 <pvPortMalloc+0x194>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d203      	bcs.n	8007a22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007a1a:	4b17      	ldr	r3, [pc, #92]	@ (8007a78 <pvPortMalloc+0x18c>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a18      	ldr	r2, [pc, #96]	@ (8007a80 <pvPortMalloc+0x194>)
 8007a20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a24:	685a      	ldr	r2, [r3, #4]
 8007a26:	4b13      	ldr	r3, [pc, #76]	@ (8007a74 <pvPortMalloc+0x188>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	431a      	orrs	r2, r3
 8007a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a32:	2200      	movs	r2, #0
 8007a34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007a36:	4b13      	ldr	r3, [pc, #76]	@ (8007a84 <pvPortMalloc+0x198>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	4a11      	ldr	r2, [pc, #68]	@ (8007a84 <pvPortMalloc+0x198>)
 8007a3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007a40:	f7fe fd2a 	bl	8006498 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a44:	69fb      	ldr	r3, [r7, #28]
 8007a46:	f003 0307 	and.w	r3, r3, #7
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00b      	beq.n	8007a66 <pvPortMalloc+0x17a>
	__asm volatile
 8007a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	60fb      	str	r3, [r7, #12]
}
 8007a60:	bf00      	nop
 8007a62:	bf00      	nop
 8007a64:	e7fd      	b.n	8007a62 <pvPortMalloc+0x176>
	return pvReturn;
 8007a66:	69fb      	ldr	r3, [r7, #28]
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3728      	adds	r7, #40	@ 0x28
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}
 8007a70:	2000469c 	.word	0x2000469c
 8007a74:	200046b0 	.word	0x200046b0
 8007a78:	200046a0 	.word	0x200046a0
 8007a7c:	20004694 	.word	0x20004694
 8007a80:	200046a4 	.word	0x200046a4
 8007a84:	200046a8 	.word	0x200046a8

08007a88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b086      	sub	sp, #24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d04f      	beq.n	8007b3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007a9a:	2308      	movs	r3, #8
 8007a9c:	425b      	negs	r3, r3
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	685a      	ldr	r2, [r3, #4]
 8007aac:	4b25      	ldr	r3, [pc, #148]	@ (8007b44 <vPortFree+0xbc>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d10b      	bne.n	8007ace <vPortFree+0x46>
	__asm volatile
 8007ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aba:	f383 8811 	msr	BASEPRI, r3
 8007abe:	f3bf 8f6f 	isb	sy
 8007ac2:	f3bf 8f4f 	dsb	sy
 8007ac6:	60fb      	str	r3, [r7, #12]
}
 8007ac8:	bf00      	nop
 8007aca:	bf00      	nop
 8007acc:	e7fd      	b.n	8007aca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00b      	beq.n	8007aee <vPortFree+0x66>
	__asm volatile
 8007ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ada:	f383 8811 	msr	BASEPRI, r3
 8007ade:	f3bf 8f6f 	isb	sy
 8007ae2:	f3bf 8f4f 	dsb	sy
 8007ae6:	60bb      	str	r3, [r7, #8]
}
 8007ae8:	bf00      	nop
 8007aea:	bf00      	nop
 8007aec:	e7fd      	b.n	8007aea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	685a      	ldr	r2, [r3, #4]
 8007af2:	4b14      	ldr	r3, [pc, #80]	@ (8007b44 <vPortFree+0xbc>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4013      	ands	r3, r2
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d01e      	beq.n	8007b3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d11a      	bne.n	8007b3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	685a      	ldr	r2, [r3, #4]
 8007b08:	4b0e      	ldr	r3, [pc, #56]	@ (8007b44 <vPortFree+0xbc>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	43db      	mvns	r3, r3
 8007b0e:	401a      	ands	r2, r3
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007b14:	f7fe fcb2 	bl	800647c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b48 <vPortFree+0xc0>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4413      	add	r3, r2
 8007b22:	4a09      	ldr	r2, [pc, #36]	@ (8007b48 <vPortFree+0xc0>)
 8007b24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b26:	6938      	ldr	r0, [r7, #16]
 8007b28:	f000 f874 	bl	8007c14 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007b2c:	4b07      	ldr	r3, [pc, #28]	@ (8007b4c <vPortFree+0xc4>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	3301      	adds	r3, #1
 8007b32:	4a06      	ldr	r2, [pc, #24]	@ (8007b4c <vPortFree+0xc4>)
 8007b34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007b36:	f7fe fcaf 	bl	8006498 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007b3a:	bf00      	nop
 8007b3c:	3718      	adds	r7, #24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	200046b0 	.word	0x200046b0
 8007b48:	200046a0 	.word	0x200046a0
 8007b4c:	200046ac 	.word	0x200046ac

08007b50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007b50:	b480      	push	{r7}
 8007b52:	b085      	sub	sp, #20
 8007b54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007b56:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007b5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007b5c:	4b27      	ldr	r3, [pc, #156]	@ (8007bfc <prvHeapInit+0xac>)
 8007b5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f003 0307 	and.w	r3, r3, #7
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00c      	beq.n	8007b84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	3307      	adds	r3, #7
 8007b6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f023 0307 	bic.w	r3, r3, #7
 8007b76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	1ad3      	subs	r3, r2, r3
 8007b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8007bfc <prvHeapInit+0xac>)
 8007b80:	4413      	add	r3, r2
 8007b82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007b88:	4a1d      	ldr	r2, [pc, #116]	@ (8007c00 <prvHeapInit+0xb0>)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8007c00 <prvHeapInit+0xb0>)
 8007b90:	2200      	movs	r2, #0
 8007b92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	68ba      	ldr	r2, [r7, #8]
 8007b98:	4413      	add	r3, r2
 8007b9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007b9c:	2208      	movs	r2, #8
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	1a9b      	subs	r3, r3, r2
 8007ba2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f023 0307 	bic.w	r3, r3, #7
 8007baa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	4a15      	ldr	r2, [pc, #84]	@ (8007c04 <prvHeapInit+0xb4>)
 8007bb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007bb2:	4b14      	ldr	r3, [pc, #80]	@ (8007c04 <prvHeapInit+0xb4>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007bba:	4b12      	ldr	r3, [pc, #72]	@ (8007c04 <prvHeapInit+0xb4>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	1ad2      	subs	r2, r2, r3
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007c04 <prvHeapInit+0xb4>)
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8007c08 <prvHeapInit+0xb8>)
 8007bde:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	4a09      	ldr	r2, [pc, #36]	@ (8007c0c <prvHeapInit+0xbc>)
 8007be6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007be8:	4b09      	ldr	r3, [pc, #36]	@ (8007c10 <prvHeapInit+0xc0>)
 8007bea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007bee:	601a      	str	r2, [r3, #0]
}
 8007bf0:	bf00      	nop
 8007bf2:	3714      	adds	r7, #20
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr
 8007bfc:	20000a94 	.word	0x20000a94
 8007c00:	20004694 	.word	0x20004694
 8007c04:	2000469c 	.word	0x2000469c
 8007c08:	200046a4 	.word	0x200046a4
 8007c0c:	200046a0 	.word	0x200046a0
 8007c10:	200046b0 	.word	0x200046b0

08007c14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007c14:	b480      	push	{r7}
 8007c16:	b085      	sub	sp, #20
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007c1c:	4b28      	ldr	r3, [pc, #160]	@ (8007cc0 <prvInsertBlockIntoFreeList+0xac>)
 8007c1e:	60fb      	str	r3, [r7, #12]
 8007c20:	e002      	b.n	8007c28 <prvInsertBlockIntoFreeList+0x14>
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	60fb      	str	r3, [r7, #12]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	429a      	cmp	r2, r3
 8007c30:	d8f7      	bhi.n	8007c22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d108      	bne.n	8007c56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	685a      	ldr	r2, [r3, #4]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	441a      	add	r2, r3
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	68ba      	ldr	r2, [r7, #8]
 8007c60:	441a      	add	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d118      	bne.n	8007c9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681a      	ldr	r2, [r3, #0]
 8007c6e:	4b15      	ldr	r3, [pc, #84]	@ (8007cc4 <prvInsertBlockIntoFreeList+0xb0>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d00d      	beq.n	8007c92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685a      	ldr	r2, [r3, #4]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	441a      	add	r2, r3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	681a      	ldr	r2, [r3, #0]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	601a      	str	r2, [r3, #0]
 8007c90:	e008      	b.n	8007ca4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007c92:	4b0c      	ldr	r3, [pc, #48]	@ (8007cc4 <prvInsertBlockIntoFreeList+0xb0>)
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	601a      	str	r2, [r3, #0]
 8007c9a:	e003      	b.n	8007ca4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d002      	beq.n	8007cb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cb2:	bf00      	nop
 8007cb4:	3714      	adds	r7, #20
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr
 8007cbe:	bf00      	nop
 8007cc0:	20004694 	.word	0x20004694
 8007cc4:	2000469c 	.word	0x2000469c

08007cc8 <__cvt>:
 8007cc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ccc:	ec57 6b10 	vmov	r6, r7, d0
 8007cd0:	2f00      	cmp	r7, #0
 8007cd2:	460c      	mov	r4, r1
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	463b      	mov	r3, r7
 8007cd8:	bfbb      	ittet	lt
 8007cda:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007cde:	461f      	movlt	r7, r3
 8007ce0:	2300      	movge	r3, #0
 8007ce2:	232d      	movlt	r3, #45	@ 0x2d
 8007ce4:	700b      	strb	r3, [r1, #0]
 8007ce6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ce8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007cec:	4691      	mov	r9, r2
 8007cee:	f023 0820 	bic.w	r8, r3, #32
 8007cf2:	bfbc      	itt	lt
 8007cf4:	4632      	movlt	r2, r6
 8007cf6:	4616      	movlt	r6, r2
 8007cf8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007cfc:	d005      	beq.n	8007d0a <__cvt+0x42>
 8007cfe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007d02:	d100      	bne.n	8007d06 <__cvt+0x3e>
 8007d04:	3401      	adds	r4, #1
 8007d06:	2102      	movs	r1, #2
 8007d08:	e000      	b.n	8007d0c <__cvt+0x44>
 8007d0a:	2103      	movs	r1, #3
 8007d0c:	ab03      	add	r3, sp, #12
 8007d0e:	9301      	str	r3, [sp, #4]
 8007d10:	ab02      	add	r3, sp, #8
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	ec47 6b10 	vmov	d0, r6, r7
 8007d18:	4653      	mov	r3, sl
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	f001 f8dc 	bl	8008ed8 <_dtoa_r>
 8007d20:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007d24:	4605      	mov	r5, r0
 8007d26:	d119      	bne.n	8007d5c <__cvt+0x94>
 8007d28:	f019 0f01 	tst.w	r9, #1
 8007d2c:	d00e      	beq.n	8007d4c <__cvt+0x84>
 8007d2e:	eb00 0904 	add.w	r9, r0, r4
 8007d32:	2200      	movs	r2, #0
 8007d34:	2300      	movs	r3, #0
 8007d36:	4630      	mov	r0, r6
 8007d38:	4639      	mov	r1, r7
 8007d3a:	f7f8 fec5 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d3e:	b108      	cbz	r0, 8007d44 <__cvt+0x7c>
 8007d40:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d44:	2230      	movs	r2, #48	@ 0x30
 8007d46:	9b03      	ldr	r3, [sp, #12]
 8007d48:	454b      	cmp	r3, r9
 8007d4a:	d31e      	bcc.n	8007d8a <__cvt+0xc2>
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d50:	1b5b      	subs	r3, r3, r5
 8007d52:	4628      	mov	r0, r5
 8007d54:	6013      	str	r3, [r2, #0]
 8007d56:	b004      	add	sp, #16
 8007d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d60:	eb00 0904 	add.w	r9, r0, r4
 8007d64:	d1e5      	bne.n	8007d32 <__cvt+0x6a>
 8007d66:	7803      	ldrb	r3, [r0, #0]
 8007d68:	2b30      	cmp	r3, #48	@ 0x30
 8007d6a:	d10a      	bne.n	8007d82 <__cvt+0xba>
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	2300      	movs	r3, #0
 8007d70:	4630      	mov	r0, r6
 8007d72:	4639      	mov	r1, r7
 8007d74:	f7f8 fea8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d78:	b918      	cbnz	r0, 8007d82 <__cvt+0xba>
 8007d7a:	f1c4 0401 	rsb	r4, r4, #1
 8007d7e:	f8ca 4000 	str.w	r4, [sl]
 8007d82:	f8da 3000 	ldr.w	r3, [sl]
 8007d86:	4499      	add	r9, r3
 8007d88:	e7d3      	b.n	8007d32 <__cvt+0x6a>
 8007d8a:	1c59      	adds	r1, r3, #1
 8007d8c:	9103      	str	r1, [sp, #12]
 8007d8e:	701a      	strb	r2, [r3, #0]
 8007d90:	e7d9      	b.n	8007d46 <__cvt+0x7e>

08007d92 <__exponent>:
 8007d92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d94:	2900      	cmp	r1, #0
 8007d96:	bfba      	itte	lt
 8007d98:	4249      	neglt	r1, r1
 8007d9a:	232d      	movlt	r3, #45	@ 0x2d
 8007d9c:	232b      	movge	r3, #43	@ 0x2b
 8007d9e:	2909      	cmp	r1, #9
 8007da0:	7002      	strb	r2, [r0, #0]
 8007da2:	7043      	strb	r3, [r0, #1]
 8007da4:	dd29      	ble.n	8007dfa <__exponent+0x68>
 8007da6:	f10d 0307 	add.w	r3, sp, #7
 8007daa:	461d      	mov	r5, r3
 8007dac:	270a      	movs	r7, #10
 8007dae:	461a      	mov	r2, r3
 8007db0:	fbb1 f6f7 	udiv	r6, r1, r7
 8007db4:	fb07 1416 	mls	r4, r7, r6, r1
 8007db8:	3430      	adds	r4, #48	@ 0x30
 8007dba:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	2c63      	cmp	r4, #99	@ 0x63
 8007dc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8007dc6:	4631      	mov	r1, r6
 8007dc8:	dcf1      	bgt.n	8007dae <__exponent+0x1c>
 8007dca:	3130      	adds	r1, #48	@ 0x30
 8007dcc:	1e94      	subs	r4, r2, #2
 8007dce:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007dd2:	1c41      	adds	r1, r0, #1
 8007dd4:	4623      	mov	r3, r4
 8007dd6:	42ab      	cmp	r3, r5
 8007dd8:	d30a      	bcc.n	8007df0 <__exponent+0x5e>
 8007dda:	f10d 0309 	add.w	r3, sp, #9
 8007dde:	1a9b      	subs	r3, r3, r2
 8007de0:	42ac      	cmp	r4, r5
 8007de2:	bf88      	it	hi
 8007de4:	2300      	movhi	r3, #0
 8007de6:	3302      	adds	r3, #2
 8007de8:	4403      	add	r3, r0
 8007dea:	1a18      	subs	r0, r3, r0
 8007dec:	b003      	add	sp, #12
 8007dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007df0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007df4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007df8:	e7ed      	b.n	8007dd6 <__exponent+0x44>
 8007dfa:	2330      	movs	r3, #48	@ 0x30
 8007dfc:	3130      	adds	r1, #48	@ 0x30
 8007dfe:	7083      	strb	r3, [r0, #2]
 8007e00:	70c1      	strb	r1, [r0, #3]
 8007e02:	1d03      	adds	r3, r0, #4
 8007e04:	e7f1      	b.n	8007dea <__exponent+0x58>
	...

08007e08 <_printf_float>:
 8007e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e0c:	b08d      	sub	sp, #52	@ 0x34
 8007e0e:	460c      	mov	r4, r1
 8007e10:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007e14:	4616      	mov	r6, r2
 8007e16:	461f      	mov	r7, r3
 8007e18:	4605      	mov	r5, r0
 8007e1a:	f000 fee9 	bl	8008bf0 <_localeconv_r>
 8007e1e:	6803      	ldr	r3, [r0, #0]
 8007e20:	9304      	str	r3, [sp, #16]
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7f8 fa24 	bl	8000270 <strlen>
 8007e28:	2300      	movs	r3, #0
 8007e2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e2c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e30:	9005      	str	r0, [sp, #20]
 8007e32:	3307      	adds	r3, #7
 8007e34:	f023 0307 	bic.w	r3, r3, #7
 8007e38:	f103 0208 	add.w	r2, r3, #8
 8007e3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e40:	f8d4 b000 	ldr.w	fp, [r4]
 8007e44:	f8c8 2000 	str.w	r2, [r8]
 8007e48:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e4c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007e50:	9307      	str	r3, [sp, #28]
 8007e52:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e56:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e5e:	4b9c      	ldr	r3, [pc, #624]	@ (80080d0 <_printf_float+0x2c8>)
 8007e60:	f04f 32ff 	mov.w	r2, #4294967295
 8007e64:	f7f8 fe62 	bl	8000b2c <__aeabi_dcmpun>
 8007e68:	bb70      	cbnz	r0, 8007ec8 <_printf_float+0xc0>
 8007e6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e6e:	4b98      	ldr	r3, [pc, #608]	@ (80080d0 <_printf_float+0x2c8>)
 8007e70:	f04f 32ff 	mov.w	r2, #4294967295
 8007e74:	f7f8 fe3c 	bl	8000af0 <__aeabi_dcmple>
 8007e78:	bb30      	cbnz	r0, 8007ec8 <_printf_float+0xc0>
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	4640      	mov	r0, r8
 8007e80:	4649      	mov	r1, r9
 8007e82:	f7f8 fe2b 	bl	8000adc <__aeabi_dcmplt>
 8007e86:	b110      	cbz	r0, 8007e8e <_printf_float+0x86>
 8007e88:	232d      	movs	r3, #45	@ 0x2d
 8007e8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e8e:	4a91      	ldr	r2, [pc, #580]	@ (80080d4 <_printf_float+0x2cc>)
 8007e90:	4b91      	ldr	r3, [pc, #580]	@ (80080d8 <_printf_float+0x2d0>)
 8007e92:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e96:	bf8c      	ite	hi
 8007e98:	4690      	movhi	r8, r2
 8007e9a:	4698      	movls	r8, r3
 8007e9c:	2303      	movs	r3, #3
 8007e9e:	6123      	str	r3, [r4, #16]
 8007ea0:	f02b 0304 	bic.w	r3, fp, #4
 8007ea4:	6023      	str	r3, [r4, #0]
 8007ea6:	f04f 0900 	mov.w	r9, #0
 8007eaa:	9700      	str	r7, [sp, #0]
 8007eac:	4633      	mov	r3, r6
 8007eae:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	f000 f9d2 	bl	800825c <_printf_common>
 8007eb8:	3001      	adds	r0, #1
 8007eba:	f040 808d 	bne.w	8007fd8 <_printf_float+0x1d0>
 8007ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec2:	b00d      	add	sp, #52	@ 0x34
 8007ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ec8:	4642      	mov	r2, r8
 8007eca:	464b      	mov	r3, r9
 8007ecc:	4640      	mov	r0, r8
 8007ece:	4649      	mov	r1, r9
 8007ed0:	f7f8 fe2c 	bl	8000b2c <__aeabi_dcmpun>
 8007ed4:	b140      	cbz	r0, 8007ee8 <_printf_float+0xe0>
 8007ed6:	464b      	mov	r3, r9
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	bfbc      	itt	lt
 8007edc:	232d      	movlt	r3, #45	@ 0x2d
 8007ede:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007ee2:	4a7e      	ldr	r2, [pc, #504]	@ (80080dc <_printf_float+0x2d4>)
 8007ee4:	4b7e      	ldr	r3, [pc, #504]	@ (80080e0 <_printf_float+0x2d8>)
 8007ee6:	e7d4      	b.n	8007e92 <_printf_float+0x8a>
 8007ee8:	6863      	ldr	r3, [r4, #4]
 8007eea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007eee:	9206      	str	r2, [sp, #24]
 8007ef0:	1c5a      	adds	r2, r3, #1
 8007ef2:	d13b      	bne.n	8007f6c <_printf_float+0x164>
 8007ef4:	2306      	movs	r3, #6
 8007ef6:	6063      	str	r3, [r4, #4]
 8007ef8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007efc:	2300      	movs	r3, #0
 8007efe:	6022      	str	r2, [r4, #0]
 8007f00:	9303      	str	r3, [sp, #12]
 8007f02:	ab0a      	add	r3, sp, #40	@ 0x28
 8007f04:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007f08:	ab09      	add	r3, sp, #36	@ 0x24
 8007f0a:	9300      	str	r3, [sp, #0]
 8007f0c:	6861      	ldr	r1, [r4, #4]
 8007f0e:	ec49 8b10 	vmov	d0, r8, r9
 8007f12:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007f16:	4628      	mov	r0, r5
 8007f18:	f7ff fed6 	bl	8007cc8 <__cvt>
 8007f1c:	9b06      	ldr	r3, [sp, #24]
 8007f1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f20:	2b47      	cmp	r3, #71	@ 0x47
 8007f22:	4680      	mov	r8, r0
 8007f24:	d129      	bne.n	8007f7a <_printf_float+0x172>
 8007f26:	1cc8      	adds	r0, r1, #3
 8007f28:	db02      	blt.n	8007f30 <_printf_float+0x128>
 8007f2a:	6863      	ldr	r3, [r4, #4]
 8007f2c:	4299      	cmp	r1, r3
 8007f2e:	dd41      	ble.n	8007fb4 <_printf_float+0x1ac>
 8007f30:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f34:	fa5f fa8a 	uxtb.w	sl, sl
 8007f38:	3901      	subs	r1, #1
 8007f3a:	4652      	mov	r2, sl
 8007f3c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f40:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f42:	f7ff ff26 	bl	8007d92 <__exponent>
 8007f46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f48:	1813      	adds	r3, r2, r0
 8007f4a:	2a01      	cmp	r2, #1
 8007f4c:	4681      	mov	r9, r0
 8007f4e:	6123      	str	r3, [r4, #16]
 8007f50:	dc02      	bgt.n	8007f58 <_printf_float+0x150>
 8007f52:	6822      	ldr	r2, [r4, #0]
 8007f54:	07d2      	lsls	r2, r2, #31
 8007f56:	d501      	bpl.n	8007f5c <_printf_float+0x154>
 8007f58:	3301      	adds	r3, #1
 8007f5a:	6123      	str	r3, [r4, #16]
 8007f5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d0a2      	beq.n	8007eaa <_printf_float+0xa2>
 8007f64:	232d      	movs	r3, #45	@ 0x2d
 8007f66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f6a:	e79e      	b.n	8007eaa <_printf_float+0xa2>
 8007f6c:	9a06      	ldr	r2, [sp, #24]
 8007f6e:	2a47      	cmp	r2, #71	@ 0x47
 8007f70:	d1c2      	bne.n	8007ef8 <_printf_float+0xf0>
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1c0      	bne.n	8007ef8 <_printf_float+0xf0>
 8007f76:	2301      	movs	r3, #1
 8007f78:	e7bd      	b.n	8007ef6 <_printf_float+0xee>
 8007f7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f7e:	d9db      	bls.n	8007f38 <_printf_float+0x130>
 8007f80:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f84:	d118      	bne.n	8007fb8 <_printf_float+0x1b0>
 8007f86:	2900      	cmp	r1, #0
 8007f88:	6863      	ldr	r3, [r4, #4]
 8007f8a:	dd0b      	ble.n	8007fa4 <_printf_float+0x19c>
 8007f8c:	6121      	str	r1, [r4, #16]
 8007f8e:	b913      	cbnz	r3, 8007f96 <_printf_float+0x18e>
 8007f90:	6822      	ldr	r2, [r4, #0]
 8007f92:	07d0      	lsls	r0, r2, #31
 8007f94:	d502      	bpl.n	8007f9c <_printf_float+0x194>
 8007f96:	3301      	adds	r3, #1
 8007f98:	440b      	add	r3, r1
 8007f9a:	6123      	str	r3, [r4, #16]
 8007f9c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007f9e:	f04f 0900 	mov.w	r9, #0
 8007fa2:	e7db      	b.n	8007f5c <_printf_float+0x154>
 8007fa4:	b913      	cbnz	r3, 8007fac <_printf_float+0x1a4>
 8007fa6:	6822      	ldr	r2, [r4, #0]
 8007fa8:	07d2      	lsls	r2, r2, #31
 8007faa:	d501      	bpl.n	8007fb0 <_printf_float+0x1a8>
 8007fac:	3302      	adds	r3, #2
 8007fae:	e7f4      	b.n	8007f9a <_printf_float+0x192>
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e7f2      	b.n	8007f9a <_printf_float+0x192>
 8007fb4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007fb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fba:	4299      	cmp	r1, r3
 8007fbc:	db05      	blt.n	8007fca <_printf_float+0x1c2>
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	6121      	str	r1, [r4, #16]
 8007fc2:	07d8      	lsls	r0, r3, #31
 8007fc4:	d5ea      	bpl.n	8007f9c <_printf_float+0x194>
 8007fc6:	1c4b      	adds	r3, r1, #1
 8007fc8:	e7e7      	b.n	8007f9a <_printf_float+0x192>
 8007fca:	2900      	cmp	r1, #0
 8007fcc:	bfd4      	ite	le
 8007fce:	f1c1 0202 	rsble	r2, r1, #2
 8007fd2:	2201      	movgt	r2, #1
 8007fd4:	4413      	add	r3, r2
 8007fd6:	e7e0      	b.n	8007f9a <_printf_float+0x192>
 8007fd8:	6823      	ldr	r3, [r4, #0]
 8007fda:	055a      	lsls	r2, r3, #21
 8007fdc:	d407      	bmi.n	8007fee <_printf_float+0x1e6>
 8007fde:	6923      	ldr	r3, [r4, #16]
 8007fe0:	4642      	mov	r2, r8
 8007fe2:	4631      	mov	r1, r6
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	47b8      	blx	r7
 8007fe8:	3001      	adds	r0, #1
 8007fea:	d12b      	bne.n	8008044 <_printf_float+0x23c>
 8007fec:	e767      	b.n	8007ebe <_printf_float+0xb6>
 8007fee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007ff2:	f240 80dd 	bls.w	80081b0 <_printf_float+0x3a8>
 8007ff6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	f7f8 fd63 	bl	8000ac8 <__aeabi_dcmpeq>
 8008002:	2800      	cmp	r0, #0
 8008004:	d033      	beq.n	800806e <_printf_float+0x266>
 8008006:	4a37      	ldr	r2, [pc, #220]	@ (80080e4 <_printf_float+0x2dc>)
 8008008:	2301      	movs	r3, #1
 800800a:	4631      	mov	r1, r6
 800800c:	4628      	mov	r0, r5
 800800e:	47b8      	blx	r7
 8008010:	3001      	adds	r0, #1
 8008012:	f43f af54 	beq.w	8007ebe <_printf_float+0xb6>
 8008016:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800801a:	4543      	cmp	r3, r8
 800801c:	db02      	blt.n	8008024 <_printf_float+0x21c>
 800801e:	6823      	ldr	r3, [r4, #0]
 8008020:	07d8      	lsls	r0, r3, #31
 8008022:	d50f      	bpl.n	8008044 <_printf_float+0x23c>
 8008024:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008028:	4631      	mov	r1, r6
 800802a:	4628      	mov	r0, r5
 800802c:	47b8      	blx	r7
 800802e:	3001      	adds	r0, #1
 8008030:	f43f af45 	beq.w	8007ebe <_printf_float+0xb6>
 8008034:	f04f 0900 	mov.w	r9, #0
 8008038:	f108 38ff 	add.w	r8, r8, #4294967295
 800803c:	f104 0a1a 	add.w	sl, r4, #26
 8008040:	45c8      	cmp	r8, r9
 8008042:	dc09      	bgt.n	8008058 <_printf_float+0x250>
 8008044:	6823      	ldr	r3, [r4, #0]
 8008046:	079b      	lsls	r3, r3, #30
 8008048:	f100 8103 	bmi.w	8008252 <_printf_float+0x44a>
 800804c:	68e0      	ldr	r0, [r4, #12]
 800804e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008050:	4298      	cmp	r0, r3
 8008052:	bfb8      	it	lt
 8008054:	4618      	movlt	r0, r3
 8008056:	e734      	b.n	8007ec2 <_printf_float+0xba>
 8008058:	2301      	movs	r3, #1
 800805a:	4652      	mov	r2, sl
 800805c:	4631      	mov	r1, r6
 800805e:	4628      	mov	r0, r5
 8008060:	47b8      	blx	r7
 8008062:	3001      	adds	r0, #1
 8008064:	f43f af2b 	beq.w	8007ebe <_printf_float+0xb6>
 8008068:	f109 0901 	add.w	r9, r9, #1
 800806c:	e7e8      	b.n	8008040 <_printf_float+0x238>
 800806e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008070:	2b00      	cmp	r3, #0
 8008072:	dc39      	bgt.n	80080e8 <_printf_float+0x2e0>
 8008074:	4a1b      	ldr	r2, [pc, #108]	@ (80080e4 <_printf_float+0x2dc>)
 8008076:	2301      	movs	r3, #1
 8008078:	4631      	mov	r1, r6
 800807a:	4628      	mov	r0, r5
 800807c:	47b8      	blx	r7
 800807e:	3001      	adds	r0, #1
 8008080:	f43f af1d 	beq.w	8007ebe <_printf_float+0xb6>
 8008084:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008088:	ea59 0303 	orrs.w	r3, r9, r3
 800808c:	d102      	bne.n	8008094 <_printf_float+0x28c>
 800808e:	6823      	ldr	r3, [r4, #0]
 8008090:	07d9      	lsls	r1, r3, #31
 8008092:	d5d7      	bpl.n	8008044 <_printf_float+0x23c>
 8008094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008098:	4631      	mov	r1, r6
 800809a:	4628      	mov	r0, r5
 800809c:	47b8      	blx	r7
 800809e:	3001      	adds	r0, #1
 80080a0:	f43f af0d 	beq.w	8007ebe <_printf_float+0xb6>
 80080a4:	f04f 0a00 	mov.w	sl, #0
 80080a8:	f104 0b1a 	add.w	fp, r4, #26
 80080ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ae:	425b      	negs	r3, r3
 80080b0:	4553      	cmp	r3, sl
 80080b2:	dc01      	bgt.n	80080b8 <_printf_float+0x2b0>
 80080b4:	464b      	mov	r3, r9
 80080b6:	e793      	b.n	8007fe0 <_printf_float+0x1d8>
 80080b8:	2301      	movs	r3, #1
 80080ba:	465a      	mov	r2, fp
 80080bc:	4631      	mov	r1, r6
 80080be:	4628      	mov	r0, r5
 80080c0:	47b8      	blx	r7
 80080c2:	3001      	adds	r0, #1
 80080c4:	f43f aefb 	beq.w	8007ebe <_printf_float+0xb6>
 80080c8:	f10a 0a01 	add.w	sl, sl, #1
 80080cc:	e7ee      	b.n	80080ac <_printf_float+0x2a4>
 80080ce:	bf00      	nop
 80080d0:	7fefffff 	.word	0x7fefffff
 80080d4:	0800c588 	.word	0x0800c588
 80080d8:	0800c584 	.word	0x0800c584
 80080dc:	0800c590 	.word	0x0800c590
 80080e0:	0800c58c 	.word	0x0800c58c
 80080e4:	0800c594 	.word	0x0800c594
 80080e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80080ee:	4553      	cmp	r3, sl
 80080f0:	bfa8      	it	ge
 80080f2:	4653      	movge	r3, sl
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	4699      	mov	r9, r3
 80080f8:	dc36      	bgt.n	8008168 <_printf_float+0x360>
 80080fa:	f04f 0b00 	mov.w	fp, #0
 80080fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008102:	f104 021a 	add.w	r2, r4, #26
 8008106:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008108:	9306      	str	r3, [sp, #24]
 800810a:	eba3 0309 	sub.w	r3, r3, r9
 800810e:	455b      	cmp	r3, fp
 8008110:	dc31      	bgt.n	8008176 <_printf_float+0x36e>
 8008112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008114:	459a      	cmp	sl, r3
 8008116:	dc3a      	bgt.n	800818e <_printf_float+0x386>
 8008118:	6823      	ldr	r3, [r4, #0]
 800811a:	07da      	lsls	r2, r3, #31
 800811c:	d437      	bmi.n	800818e <_printf_float+0x386>
 800811e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008120:	ebaa 0903 	sub.w	r9, sl, r3
 8008124:	9b06      	ldr	r3, [sp, #24]
 8008126:	ebaa 0303 	sub.w	r3, sl, r3
 800812a:	4599      	cmp	r9, r3
 800812c:	bfa8      	it	ge
 800812e:	4699      	movge	r9, r3
 8008130:	f1b9 0f00 	cmp.w	r9, #0
 8008134:	dc33      	bgt.n	800819e <_printf_float+0x396>
 8008136:	f04f 0800 	mov.w	r8, #0
 800813a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800813e:	f104 0b1a 	add.w	fp, r4, #26
 8008142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008144:	ebaa 0303 	sub.w	r3, sl, r3
 8008148:	eba3 0309 	sub.w	r3, r3, r9
 800814c:	4543      	cmp	r3, r8
 800814e:	f77f af79 	ble.w	8008044 <_printf_float+0x23c>
 8008152:	2301      	movs	r3, #1
 8008154:	465a      	mov	r2, fp
 8008156:	4631      	mov	r1, r6
 8008158:	4628      	mov	r0, r5
 800815a:	47b8      	blx	r7
 800815c:	3001      	adds	r0, #1
 800815e:	f43f aeae 	beq.w	8007ebe <_printf_float+0xb6>
 8008162:	f108 0801 	add.w	r8, r8, #1
 8008166:	e7ec      	b.n	8008142 <_printf_float+0x33a>
 8008168:	4642      	mov	r2, r8
 800816a:	4631      	mov	r1, r6
 800816c:	4628      	mov	r0, r5
 800816e:	47b8      	blx	r7
 8008170:	3001      	adds	r0, #1
 8008172:	d1c2      	bne.n	80080fa <_printf_float+0x2f2>
 8008174:	e6a3      	b.n	8007ebe <_printf_float+0xb6>
 8008176:	2301      	movs	r3, #1
 8008178:	4631      	mov	r1, r6
 800817a:	4628      	mov	r0, r5
 800817c:	9206      	str	r2, [sp, #24]
 800817e:	47b8      	blx	r7
 8008180:	3001      	adds	r0, #1
 8008182:	f43f ae9c 	beq.w	8007ebe <_printf_float+0xb6>
 8008186:	9a06      	ldr	r2, [sp, #24]
 8008188:	f10b 0b01 	add.w	fp, fp, #1
 800818c:	e7bb      	b.n	8008106 <_printf_float+0x2fe>
 800818e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008192:	4631      	mov	r1, r6
 8008194:	4628      	mov	r0, r5
 8008196:	47b8      	blx	r7
 8008198:	3001      	adds	r0, #1
 800819a:	d1c0      	bne.n	800811e <_printf_float+0x316>
 800819c:	e68f      	b.n	8007ebe <_printf_float+0xb6>
 800819e:	9a06      	ldr	r2, [sp, #24]
 80081a0:	464b      	mov	r3, r9
 80081a2:	4442      	add	r2, r8
 80081a4:	4631      	mov	r1, r6
 80081a6:	4628      	mov	r0, r5
 80081a8:	47b8      	blx	r7
 80081aa:	3001      	adds	r0, #1
 80081ac:	d1c3      	bne.n	8008136 <_printf_float+0x32e>
 80081ae:	e686      	b.n	8007ebe <_printf_float+0xb6>
 80081b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80081b4:	f1ba 0f01 	cmp.w	sl, #1
 80081b8:	dc01      	bgt.n	80081be <_printf_float+0x3b6>
 80081ba:	07db      	lsls	r3, r3, #31
 80081bc:	d536      	bpl.n	800822c <_printf_float+0x424>
 80081be:	2301      	movs	r3, #1
 80081c0:	4642      	mov	r2, r8
 80081c2:	4631      	mov	r1, r6
 80081c4:	4628      	mov	r0, r5
 80081c6:	47b8      	blx	r7
 80081c8:	3001      	adds	r0, #1
 80081ca:	f43f ae78 	beq.w	8007ebe <_printf_float+0xb6>
 80081ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081d2:	4631      	mov	r1, r6
 80081d4:	4628      	mov	r0, r5
 80081d6:	47b8      	blx	r7
 80081d8:	3001      	adds	r0, #1
 80081da:	f43f ae70 	beq.w	8007ebe <_printf_float+0xb6>
 80081de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081e2:	2200      	movs	r2, #0
 80081e4:	2300      	movs	r3, #0
 80081e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081ea:	f7f8 fc6d 	bl	8000ac8 <__aeabi_dcmpeq>
 80081ee:	b9c0      	cbnz	r0, 8008222 <_printf_float+0x41a>
 80081f0:	4653      	mov	r3, sl
 80081f2:	f108 0201 	add.w	r2, r8, #1
 80081f6:	4631      	mov	r1, r6
 80081f8:	4628      	mov	r0, r5
 80081fa:	47b8      	blx	r7
 80081fc:	3001      	adds	r0, #1
 80081fe:	d10c      	bne.n	800821a <_printf_float+0x412>
 8008200:	e65d      	b.n	8007ebe <_printf_float+0xb6>
 8008202:	2301      	movs	r3, #1
 8008204:	465a      	mov	r2, fp
 8008206:	4631      	mov	r1, r6
 8008208:	4628      	mov	r0, r5
 800820a:	47b8      	blx	r7
 800820c:	3001      	adds	r0, #1
 800820e:	f43f ae56 	beq.w	8007ebe <_printf_float+0xb6>
 8008212:	f108 0801 	add.w	r8, r8, #1
 8008216:	45d0      	cmp	r8, sl
 8008218:	dbf3      	blt.n	8008202 <_printf_float+0x3fa>
 800821a:	464b      	mov	r3, r9
 800821c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008220:	e6df      	b.n	8007fe2 <_printf_float+0x1da>
 8008222:	f04f 0800 	mov.w	r8, #0
 8008226:	f104 0b1a 	add.w	fp, r4, #26
 800822a:	e7f4      	b.n	8008216 <_printf_float+0x40e>
 800822c:	2301      	movs	r3, #1
 800822e:	4642      	mov	r2, r8
 8008230:	e7e1      	b.n	80081f6 <_printf_float+0x3ee>
 8008232:	2301      	movs	r3, #1
 8008234:	464a      	mov	r2, r9
 8008236:	4631      	mov	r1, r6
 8008238:	4628      	mov	r0, r5
 800823a:	47b8      	blx	r7
 800823c:	3001      	adds	r0, #1
 800823e:	f43f ae3e 	beq.w	8007ebe <_printf_float+0xb6>
 8008242:	f108 0801 	add.w	r8, r8, #1
 8008246:	68e3      	ldr	r3, [r4, #12]
 8008248:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800824a:	1a5b      	subs	r3, r3, r1
 800824c:	4543      	cmp	r3, r8
 800824e:	dcf0      	bgt.n	8008232 <_printf_float+0x42a>
 8008250:	e6fc      	b.n	800804c <_printf_float+0x244>
 8008252:	f04f 0800 	mov.w	r8, #0
 8008256:	f104 0919 	add.w	r9, r4, #25
 800825a:	e7f4      	b.n	8008246 <_printf_float+0x43e>

0800825c <_printf_common>:
 800825c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008260:	4616      	mov	r6, r2
 8008262:	4698      	mov	r8, r3
 8008264:	688a      	ldr	r2, [r1, #8]
 8008266:	690b      	ldr	r3, [r1, #16]
 8008268:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800826c:	4293      	cmp	r3, r2
 800826e:	bfb8      	it	lt
 8008270:	4613      	movlt	r3, r2
 8008272:	6033      	str	r3, [r6, #0]
 8008274:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008278:	4607      	mov	r7, r0
 800827a:	460c      	mov	r4, r1
 800827c:	b10a      	cbz	r2, 8008282 <_printf_common+0x26>
 800827e:	3301      	adds	r3, #1
 8008280:	6033      	str	r3, [r6, #0]
 8008282:	6823      	ldr	r3, [r4, #0]
 8008284:	0699      	lsls	r1, r3, #26
 8008286:	bf42      	ittt	mi
 8008288:	6833      	ldrmi	r3, [r6, #0]
 800828a:	3302      	addmi	r3, #2
 800828c:	6033      	strmi	r3, [r6, #0]
 800828e:	6825      	ldr	r5, [r4, #0]
 8008290:	f015 0506 	ands.w	r5, r5, #6
 8008294:	d106      	bne.n	80082a4 <_printf_common+0x48>
 8008296:	f104 0a19 	add.w	sl, r4, #25
 800829a:	68e3      	ldr	r3, [r4, #12]
 800829c:	6832      	ldr	r2, [r6, #0]
 800829e:	1a9b      	subs	r3, r3, r2
 80082a0:	42ab      	cmp	r3, r5
 80082a2:	dc26      	bgt.n	80082f2 <_printf_common+0x96>
 80082a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80082a8:	6822      	ldr	r2, [r4, #0]
 80082aa:	3b00      	subs	r3, #0
 80082ac:	bf18      	it	ne
 80082ae:	2301      	movne	r3, #1
 80082b0:	0692      	lsls	r2, r2, #26
 80082b2:	d42b      	bmi.n	800830c <_printf_common+0xb0>
 80082b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80082b8:	4641      	mov	r1, r8
 80082ba:	4638      	mov	r0, r7
 80082bc:	47c8      	blx	r9
 80082be:	3001      	adds	r0, #1
 80082c0:	d01e      	beq.n	8008300 <_printf_common+0xa4>
 80082c2:	6823      	ldr	r3, [r4, #0]
 80082c4:	6922      	ldr	r2, [r4, #16]
 80082c6:	f003 0306 	and.w	r3, r3, #6
 80082ca:	2b04      	cmp	r3, #4
 80082cc:	bf02      	ittt	eq
 80082ce:	68e5      	ldreq	r5, [r4, #12]
 80082d0:	6833      	ldreq	r3, [r6, #0]
 80082d2:	1aed      	subeq	r5, r5, r3
 80082d4:	68a3      	ldr	r3, [r4, #8]
 80082d6:	bf0c      	ite	eq
 80082d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082dc:	2500      	movne	r5, #0
 80082de:	4293      	cmp	r3, r2
 80082e0:	bfc4      	itt	gt
 80082e2:	1a9b      	subgt	r3, r3, r2
 80082e4:	18ed      	addgt	r5, r5, r3
 80082e6:	2600      	movs	r6, #0
 80082e8:	341a      	adds	r4, #26
 80082ea:	42b5      	cmp	r5, r6
 80082ec:	d11a      	bne.n	8008324 <_printf_common+0xc8>
 80082ee:	2000      	movs	r0, #0
 80082f0:	e008      	b.n	8008304 <_printf_common+0xa8>
 80082f2:	2301      	movs	r3, #1
 80082f4:	4652      	mov	r2, sl
 80082f6:	4641      	mov	r1, r8
 80082f8:	4638      	mov	r0, r7
 80082fa:	47c8      	blx	r9
 80082fc:	3001      	adds	r0, #1
 80082fe:	d103      	bne.n	8008308 <_printf_common+0xac>
 8008300:	f04f 30ff 	mov.w	r0, #4294967295
 8008304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008308:	3501      	adds	r5, #1
 800830a:	e7c6      	b.n	800829a <_printf_common+0x3e>
 800830c:	18e1      	adds	r1, r4, r3
 800830e:	1c5a      	adds	r2, r3, #1
 8008310:	2030      	movs	r0, #48	@ 0x30
 8008312:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008316:	4422      	add	r2, r4
 8008318:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800831c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008320:	3302      	adds	r3, #2
 8008322:	e7c7      	b.n	80082b4 <_printf_common+0x58>
 8008324:	2301      	movs	r3, #1
 8008326:	4622      	mov	r2, r4
 8008328:	4641      	mov	r1, r8
 800832a:	4638      	mov	r0, r7
 800832c:	47c8      	blx	r9
 800832e:	3001      	adds	r0, #1
 8008330:	d0e6      	beq.n	8008300 <_printf_common+0xa4>
 8008332:	3601      	adds	r6, #1
 8008334:	e7d9      	b.n	80082ea <_printf_common+0x8e>
	...

08008338 <_printf_i>:
 8008338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800833c:	7e0f      	ldrb	r7, [r1, #24]
 800833e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008340:	2f78      	cmp	r7, #120	@ 0x78
 8008342:	4691      	mov	r9, r2
 8008344:	4680      	mov	r8, r0
 8008346:	460c      	mov	r4, r1
 8008348:	469a      	mov	sl, r3
 800834a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800834e:	d807      	bhi.n	8008360 <_printf_i+0x28>
 8008350:	2f62      	cmp	r7, #98	@ 0x62
 8008352:	d80a      	bhi.n	800836a <_printf_i+0x32>
 8008354:	2f00      	cmp	r7, #0
 8008356:	f000 80d1 	beq.w	80084fc <_printf_i+0x1c4>
 800835a:	2f58      	cmp	r7, #88	@ 0x58
 800835c:	f000 80b8 	beq.w	80084d0 <_printf_i+0x198>
 8008360:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008364:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008368:	e03a      	b.n	80083e0 <_printf_i+0xa8>
 800836a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800836e:	2b15      	cmp	r3, #21
 8008370:	d8f6      	bhi.n	8008360 <_printf_i+0x28>
 8008372:	a101      	add	r1, pc, #4	@ (adr r1, 8008378 <_printf_i+0x40>)
 8008374:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008378:	080083d1 	.word	0x080083d1
 800837c:	080083e5 	.word	0x080083e5
 8008380:	08008361 	.word	0x08008361
 8008384:	08008361 	.word	0x08008361
 8008388:	08008361 	.word	0x08008361
 800838c:	08008361 	.word	0x08008361
 8008390:	080083e5 	.word	0x080083e5
 8008394:	08008361 	.word	0x08008361
 8008398:	08008361 	.word	0x08008361
 800839c:	08008361 	.word	0x08008361
 80083a0:	08008361 	.word	0x08008361
 80083a4:	080084e3 	.word	0x080084e3
 80083a8:	0800840f 	.word	0x0800840f
 80083ac:	0800849d 	.word	0x0800849d
 80083b0:	08008361 	.word	0x08008361
 80083b4:	08008361 	.word	0x08008361
 80083b8:	08008505 	.word	0x08008505
 80083bc:	08008361 	.word	0x08008361
 80083c0:	0800840f 	.word	0x0800840f
 80083c4:	08008361 	.word	0x08008361
 80083c8:	08008361 	.word	0x08008361
 80083cc:	080084a5 	.word	0x080084a5
 80083d0:	6833      	ldr	r3, [r6, #0]
 80083d2:	1d1a      	adds	r2, r3, #4
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	6032      	str	r2, [r6, #0]
 80083d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083e0:	2301      	movs	r3, #1
 80083e2:	e09c      	b.n	800851e <_printf_i+0x1e6>
 80083e4:	6833      	ldr	r3, [r6, #0]
 80083e6:	6820      	ldr	r0, [r4, #0]
 80083e8:	1d19      	adds	r1, r3, #4
 80083ea:	6031      	str	r1, [r6, #0]
 80083ec:	0606      	lsls	r6, r0, #24
 80083ee:	d501      	bpl.n	80083f4 <_printf_i+0xbc>
 80083f0:	681d      	ldr	r5, [r3, #0]
 80083f2:	e003      	b.n	80083fc <_printf_i+0xc4>
 80083f4:	0645      	lsls	r5, r0, #25
 80083f6:	d5fb      	bpl.n	80083f0 <_printf_i+0xb8>
 80083f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083fc:	2d00      	cmp	r5, #0
 80083fe:	da03      	bge.n	8008408 <_printf_i+0xd0>
 8008400:	232d      	movs	r3, #45	@ 0x2d
 8008402:	426d      	negs	r5, r5
 8008404:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008408:	4858      	ldr	r0, [pc, #352]	@ (800856c <_printf_i+0x234>)
 800840a:	230a      	movs	r3, #10
 800840c:	e011      	b.n	8008432 <_printf_i+0xfa>
 800840e:	6821      	ldr	r1, [r4, #0]
 8008410:	6833      	ldr	r3, [r6, #0]
 8008412:	0608      	lsls	r0, r1, #24
 8008414:	f853 5b04 	ldr.w	r5, [r3], #4
 8008418:	d402      	bmi.n	8008420 <_printf_i+0xe8>
 800841a:	0649      	lsls	r1, r1, #25
 800841c:	bf48      	it	mi
 800841e:	b2ad      	uxthmi	r5, r5
 8008420:	2f6f      	cmp	r7, #111	@ 0x6f
 8008422:	4852      	ldr	r0, [pc, #328]	@ (800856c <_printf_i+0x234>)
 8008424:	6033      	str	r3, [r6, #0]
 8008426:	bf14      	ite	ne
 8008428:	230a      	movne	r3, #10
 800842a:	2308      	moveq	r3, #8
 800842c:	2100      	movs	r1, #0
 800842e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008432:	6866      	ldr	r6, [r4, #4]
 8008434:	60a6      	str	r6, [r4, #8]
 8008436:	2e00      	cmp	r6, #0
 8008438:	db05      	blt.n	8008446 <_printf_i+0x10e>
 800843a:	6821      	ldr	r1, [r4, #0]
 800843c:	432e      	orrs	r6, r5
 800843e:	f021 0104 	bic.w	r1, r1, #4
 8008442:	6021      	str	r1, [r4, #0]
 8008444:	d04b      	beq.n	80084de <_printf_i+0x1a6>
 8008446:	4616      	mov	r6, r2
 8008448:	fbb5 f1f3 	udiv	r1, r5, r3
 800844c:	fb03 5711 	mls	r7, r3, r1, r5
 8008450:	5dc7      	ldrb	r7, [r0, r7]
 8008452:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008456:	462f      	mov	r7, r5
 8008458:	42bb      	cmp	r3, r7
 800845a:	460d      	mov	r5, r1
 800845c:	d9f4      	bls.n	8008448 <_printf_i+0x110>
 800845e:	2b08      	cmp	r3, #8
 8008460:	d10b      	bne.n	800847a <_printf_i+0x142>
 8008462:	6823      	ldr	r3, [r4, #0]
 8008464:	07df      	lsls	r7, r3, #31
 8008466:	d508      	bpl.n	800847a <_printf_i+0x142>
 8008468:	6923      	ldr	r3, [r4, #16]
 800846a:	6861      	ldr	r1, [r4, #4]
 800846c:	4299      	cmp	r1, r3
 800846e:	bfde      	ittt	le
 8008470:	2330      	movle	r3, #48	@ 0x30
 8008472:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008476:	f106 36ff 	addle.w	r6, r6, #4294967295
 800847a:	1b92      	subs	r2, r2, r6
 800847c:	6122      	str	r2, [r4, #16]
 800847e:	f8cd a000 	str.w	sl, [sp]
 8008482:	464b      	mov	r3, r9
 8008484:	aa03      	add	r2, sp, #12
 8008486:	4621      	mov	r1, r4
 8008488:	4640      	mov	r0, r8
 800848a:	f7ff fee7 	bl	800825c <_printf_common>
 800848e:	3001      	adds	r0, #1
 8008490:	d14a      	bne.n	8008528 <_printf_i+0x1f0>
 8008492:	f04f 30ff 	mov.w	r0, #4294967295
 8008496:	b004      	add	sp, #16
 8008498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800849c:	6823      	ldr	r3, [r4, #0]
 800849e:	f043 0320 	orr.w	r3, r3, #32
 80084a2:	6023      	str	r3, [r4, #0]
 80084a4:	4832      	ldr	r0, [pc, #200]	@ (8008570 <_printf_i+0x238>)
 80084a6:	2778      	movs	r7, #120	@ 0x78
 80084a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80084ac:	6823      	ldr	r3, [r4, #0]
 80084ae:	6831      	ldr	r1, [r6, #0]
 80084b0:	061f      	lsls	r7, r3, #24
 80084b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80084b6:	d402      	bmi.n	80084be <_printf_i+0x186>
 80084b8:	065f      	lsls	r7, r3, #25
 80084ba:	bf48      	it	mi
 80084bc:	b2ad      	uxthmi	r5, r5
 80084be:	6031      	str	r1, [r6, #0]
 80084c0:	07d9      	lsls	r1, r3, #31
 80084c2:	bf44      	itt	mi
 80084c4:	f043 0320 	orrmi.w	r3, r3, #32
 80084c8:	6023      	strmi	r3, [r4, #0]
 80084ca:	b11d      	cbz	r5, 80084d4 <_printf_i+0x19c>
 80084cc:	2310      	movs	r3, #16
 80084ce:	e7ad      	b.n	800842c <_printf_i+0xf4>
 80084d0:	4826      	ldr	r0, [pc, #152]	@ (800856c <_printf_i+0x234>)
 80084d2:	e7e9      	b.n	80084a8 <_printf_i+0x170>
 80084d4:	6823      	ldr	r3, [r4, #0]
 80084d6:	f023 0320 	bic.w	r3, r3, #32
 80084da:	6023      	str	r3, [r4, #0]
 80084dc:	e7f6      	b.n	80084cc <_printf_i+0x194>
 80084de:	4616      	mov	r6, r2
 80084e0:	e7bd      	b.n	800845e <_printf_i+0x126>
 80084e2:	6833      	ldr	r3, [r6, #0]
 80084e4:	6825      	ldr	r5, [r4, #0]
 80084e6:	6961      	ldr	r1, [r4, #20]
 80084e8:	1d18      	adds	r0, r3, #4
 80084ea:	6030      	str	r0, [r6, #0]
 80084ec:	062e      	lsls	r6, r5, #24
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	d501      	bpl.n	80084f6 <_printf_i+0x1be>
 80084f2:	6019      	str	r1, [r3, #0]
 80084f4:	e002      	b.n	80084fc <_printf_i+0x1c4>
 80084f6:	0668      	lsls	r0, r5, #25
 80084f8:	d5fb      	bpl.n	80084f2 <_printf_i+0x1ba>
 80084fa:	8019      	strh	r1, [r3, #0]
 80084fc:	2300      	movs	r3, #0
 80084fe:	6123      	str	r3, [r4, #16]
 8008500:	4616      	mov	r6, r2
 8008502:	e7bc      	b.n	800847e <_printf_i+0x146>
 8008504:	6833      	ldr	r3, [r6, #0]
 8008506:	1d1a      	adds	r2, r3, #4
 8008508:	6032      	str	r2, [r6, #0]
 800850a:	681e      	ldr	r6, [r3, #0]
 800850c:	6862      	ldr	r2, [r4, #4]
 800850e:	2100      	movs	r1, #0
 8008510:	4630      	mov	r0, r6
 8008512:	f7f7 fe5d 	bl	80001d0 <memchr>
 8008516:	b108      	cbz	r0, 800851c <_printf_i+0x1e4>
 8008518:	1b80      	subs	r0, r0, r6
 800851a:	6060      	str	r0, [r4, #4]
 800851c:	6863      	ldr	r3, [r4, #4]
 800851e:	6123      	str	r3, [r4, #16]
 8008520:	2300      	movs	r3, #0
 8008522:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008526:	e7aa      	b.n	800847e <_printf_i+0x146>
 8008528:	6923      	ldr	r3, [r4, #16]
 800852a:	4632      	mov	r2, r6
 800852c:	4649      	mov	r1, r9
 800852e:	4640      	mov	r0, r8
 8008530:	47d0      	blx	sl
 8008532:	3001      	adds	r0, #1
 8008534:	d0ad      	beq.n	8008492 <_printf_i+0x15a>
 8008536:	6823      	ldr	r3, [r4, #0]
 8008538:	079b      	lsls	r3, r3, #30
 800853a:	d413      	bmi.n	8008564 <_printf_i+0x22c>
 800853c:	68e0      	ldr	r0, [r4, #12]
 800853e:	9b03      	ldr	r3, [sp, #12]
 8008540:	4298      	cmp	r0, r3
 8008542:	bfb8      	it	lt
 8008544:	4618      	movlt	r0, r3
 8008546:	e7a6      	b.n	8008496 <_printf_i+0x15e>
 8008548:	2301      	movs	r3, #1
 800854a:	4632      	mov	r2, r6
 800854c:	4649      	mov	r1, r9
 800854e:	4640      	mov	r0, r8
 8008550:	47d0      	blx	sl
 8008552:	3001      	adds	r0, #1
 8008554:	d09d      	beq.n	8008492 <_printf_i+0x15a>
 8008556:	3501      	adds	r5, #1
 8008558:	68e3      	ldr	r3, [r4, #12]
 800855a:	9903      	ldr	r1, [sp, #12]
 800855c:	1a5b      	subs	r3, r3, r1
 800855e:	42ab      	cmp	r3, r5
 8008560:	dcf2      	bgt.n	8008548 <_printf_i+0x210>
 8008562:	e7eb      	b.n	800853c <_printf_i+0x204>
 8008564:	2500      	movs	r5, #0
 8008566:	f104 0619 	add.w	r6, r4, #25
 800856a:	e7f5      	b.n	8008558 <_printf_i+0x220>
 800856c:	0800c596 	.word	0x0800c596
 8008570:	0800c5a7 	.word	0x0800c5a7

08008574 <_scanf_float>:
 8008574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008578:	b087      	sub	sp, #28
 800857a:	4691      	mov	r9, r2
 800857c:	9303      	str	r3, [sp, #12]
 800857e:	688b      	ldr	r3, [r1, #8]
 8008580:	1e5a      	subs	r2, r3, #1
 8008582:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008586:	bf81      	itttt	hi
 8008588:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800858c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008590:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008594:	608b      	strhi	r3, [r1, #8]
 8008596:	680b      	ldr	r3, [r1, #0]
 8008598:	460a      	mov	r2, r1
 800859a:	f04f 0500 	mov.w	r5, #0
 800859e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80085a2:	f842 3b1c 	str.w	r3, [r2], #28
 80085a6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80085aa:	4680      	mov	r8, r0
 80085ac:	460c      	mov	r4, r1
 80085ae:	bf98      	it	ls
 80085b0:	f04f 0b00 	movls.w	fp, #0
 80085b4:	9201      	str	r2, [sp, #4]
 80085b6:	4616      	mov	r6, r2
 80085b8:	46aa      	mov	sl, r5
 80085ba:	462f      	mov	r7, r5
 80085bc:	9502      	str	r5, [sp, #8]
 80085be:	68a2      	ldr	r2, [r4, #8]
 80085c0:	b15a      	cbz	r2, 80085da <_scanf_float+0x66>
 80085c2:	f8d9 3000 	ldr.w	r3, [r9]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	2b4e      	cmp	r3, #78	@ 0x4e
 80085ca:	d863      	bhi.n	8008694 <_scanf_float+0x120>
 80085cc:	2b40      	cmp	r3, #64	@ 0x40
 80085ce:	d83b      	bhi.n	8008648 <_scanf_float+0xd4>
 80085d0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80085d4:	b2c8      	uxtb	r0, r1
 80085d6:	280e      	cmp	r0, #14
 80085d8:	d939      	bls.n	800864e <_scanf_float+0xda>
 80085da:	b11f      	cbz	r7, 80085e4 <_scanf_float+0x70>
 80085dc:	6823      	ldr	r3, [r4, #0]
 80085de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085e2:	6023      	str	r3, [r4, #0]
 80085e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085e8:	f1ba 0f01 	cmp.w	sl, #1
 80085ec:	f200 8114 	bhi.w	8008818 <_scanf_float+0x2a4>
 80085f0:	9b01      	ldr	r3, [sp, #4]
 80085f2:	429e      	cmp	r6, r3
 80085f4:	f200 8105 	bhi.w	8008802 <_scanf_float+0x28e>
 80085f8:	2001      	movs	r0, #1
 80085fa:	b007      	add	sp, #28
 80085fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008600:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008604:	2a0d      	cmp	r2, #13
 8008606:	d8e8      	bhi.n	80085da <_scanf_float+0x66>
 8008608:	a101      	add	r1, pc, #4	@ (adr r1, 8008610 <_scanf_float+0x9c>)
 800860a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800860e:	bf00      	nop
 8008610:	08008759 	.word	0x08008759
 8008614:	080085db 	.word	0x080085db
 8008618:	080085db 	.word	0x080085db
 800861c:	080085db 	.word	0x080085db
 8008620:	080087b5 	.word	0x080087b5
 8008624:	0800878f 	.word	0x0800878f
 8008628:	080085db 	.word	0x080085db
 800862c:	080085db 	.word	0x080085db
 8008630:	08008767 	.word	0x08008767
 8008634:	080085db 	.word	0x080085db
 8008638:	080085db 	.word	0x080085db
 800863c:	080085db 	.word	0x080085db
 8008640:	080085db 	.word	0x080085db
 8008644:	08008723 	.word	0x08008723
 8008648:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800864c:	e7da      	b.n	8008604 <_scanf_float+0x90>
 800864e:	290e      	cmp	r1, #14
 8008650:	d8c3      	bhi.n	80085da <_scanf_float+0x66>
 8008652:	a001      	add	r0, pc, #4	@ (adr r0, 8008658 <_scanf_float+0xe4>)
 8008654:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008658:	08008713 	.word	0x08008713
 800865c:	080085db 	.word	0x080085db
 8008660:	08008713 	.word	0x08008713
 8008664:	080087a3 	.word	0x080087a3
 8008668:	080085db 	.word	0x080085db
 800866c:	080086b5 	.word	0x080086b5
 8008670:	080086f9 	.word	0x080086f9
 8008674:	080086f9 	.word	0x080086f9
 8008678:	080086f9 	.word	0x080086f9
 800867c:	080086f9 	.word	0x080086f9
 8008680:	080086f9 	.word	0x080086f9
 8008684:	080086f9 	.word	0x080086f9
 8008688:	080086f9 	.word	0x080086f9
 800868c:	080086f9 	.word	0x080086f9
 8008690:	080086f9 	.word	0x080086f9
 8008694:	2b6e      	cmp	r3, #110	@ 0x6e
 8008696:	d809      	bhi.n	80086ac <_scanf_float+0x138>
 8008698:	2b60      	cmp	r3, #96	@ 0x60
 800869a:	d8b1      	bhi.n	8008600 <_scanf_float+0x8c>
 800869c:	2b54      	cmp	r3, #84	@ 0x54
 800869e:	d07b      	beq.n	8008798 <_scanf_float+0x224>
 80086a0:	2b59      	cmp	r3, #89	@ 0x59
 80086a2:	d19a      	bne.n	80085da <_scanf_float+0x66>
 80086a4:	2d07      	cmp	r5, #7
 80086a6:	d198      	bne.n	80085da <_scanf_float+0x66>
 80086a8:	2508      	movs	r5, #8
 80086aa:	e02f      	b.n	800870c <_scanf_float+0x198>
 80086ac:	2b74      	cmp	r3, #116	@ 0x74
 80086ae:	d073      	beq.n	8008798 <_scanf_float+0x224>
 80086b0:	2b79      	cmp	r3, #121	@ 0x79
 80086b2:	e7f6      	b.n	80086a2 <_scanf_float+0x12e>
 80086b4:	6821      	ldr	r1, [r4, #0]
 80086b6:	05c8      	lsls	r0, r1, #23
 80086b8:	d51e      	bpl.n	80086f8 <_scanf_float+0x184>
 80086ba:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80086be:	6021      	str	r1, [r4, #0]
 80086c0:	3701      	adds	r7, #1
 80086c2:	f1bb 0f00 	cmp.w	fp, #0
 80086c6:	d003      	beq.n	80086d0 <_scanf_float+0x15c>
 80086c8:	3201      	adds	r2, #1
 80086ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086ce:	60a2      	str	r2, [r4, #8]
 80086d0:	68a3      	ldr	r3, [r4, #8]
 80086d2:	3b01      	subs	r3, #1
 80086d4:	60a3      	str	r3, [r4, #8]
 80086d6:	6923      	ldr	r3, [r4, #16]
 80086d8:	3301      	adds	r3, #1
 80086da:	6123      	str	r3, [r4, #16]
 80086dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80086e0:	3b01      	subs	r3, #1
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f8c9 3004 	str.w	r3, [r9, #4]
 80086e8:	f340 8082 	ble.w	80087f0 <_scanf_float+0x27c>
 80086ec:	f8d9 3000 	ldr.w	r3, [r9]
 80086f0:	3301      	adds	r3, #1
 80086f2:	f8c9 3000 	str.w	r3, [r9]
 80086f6:	e762      	b.n	80085be <_scanf_float+0x4a>
 80086f8:	eb1a 0105 	adds.w	r1, sl, r5
 80086fc:	f47f af6d 	bne.w	80085da <_scanf_float+0x66>
 8008700:	6822      	ldr	r2, [r4, #0]
 8008702:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008706:	6022      	str	r2, [r4, #0]
 8008708:	460d      	mov	r5, r1
 800870a:	468a      	mov	sl, r1
 800870c:	f806 3b01 	strb.w	r3, [r6], #1
 8008710:	e7de      	b.n	80086d0 <_scanf_float+0x15c>
 8008712:	6822      	ldr	r2, [r4, #0]
 8008714:	0610      	lsls	r0, r2, #24
 8008716:	f57f af60 	bpl.w	80085da <_scanf_float+0x66>
 800871a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800871e:	6022      	str	r2, [r4, #0]
 8008720:	e7f4      	b.n	800870c <_scanf_float+0x198>
 8008722:	f1ba 0f00 	cmp.w	sl, #0
 8008726:	d10c      	bne.n	8008742 <_scanf_float+0x1ce>
 8008728:	b977      	cbnz	r7, 8008748 <_scanf_float+0x1d4>
 800872a:	6822      	ldr	r2, [r4, #0]
 800872c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008730:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008734:	d108      	bne.n	8008748 <_scanf_float+0x1d4>
 8008736:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800873a:	6022      	str	r2, [r4, #0]
 800873c:	f04f 0a01 	mov.w	sl, #1
 8008740:	e7e4      	b.n	800870c <_scanf_float+0x198>
 8008742:	f1ba 0f02 	cmp.w	sl, #2
 8008746:	d050      	beq.n	80087ea <_scanf_float+0x276>
 8008748:	2d01      	cmp	r5, #1
 800874a:	d002      	beq.n	8008752 <_scanf_float+0x1de>
 800874c:	2d04      	cmp	r5, #4
 800874e:	f47f af44 	bne.w	80085da <_scanf_float+0x66>
 8008752:	3501      	adds	r5, #1
 8008754:	b2ed      	uxtb	r5, r5
 8008756:	e7d9      	b.n	800870c <_scanf_float+0x198>
 8008758:	f1ba 0f01 	cmp.w	sl, #1
 800875c:	f47f af3d 	bne.w	80085da <_scanf_float+0x66>
 8008760:	f04f 0a02 	mov.w	sl, #2
 8008764:	e7d2      	b.n	800870c <_scanf_float+0x198>
 8008766:	b975      	cbnz	r5, 8008786 <_scanf_float+0x212>
 8008768:	2f00      	cmp	r7, #0
 800876a:	f47f af37 	bne.w	80085dc <_scanf_float+0x68>
 800876e:	6822      	ldr	r2, [r4, #0]
 8008770:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008774:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008778:	f040 8103 	bne.w	8008982 <_scanf_float+0x40e>
 800877c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008780:	6022      	str	r2, [r4, #0]
 8008782:	2501      	movs	r5, #1
 8008784:	e7c2      	b.n	800870c <_scanf_float+0x198>
 8008786:	2d03      	cmp	r5, #3
 8008788:	d0e3      	beq.n	8008752 <_scanf_float+0x1de>
 800878a:	2d05      	cmp	r5, #5
 800878c:	e7df      	b.n	800874e <_scanf_float+0x1da>
 800878e:	2d02      	cmp	r5, #2
 8008790:	f47f af23 	bne.w	80085da <_scanf_float+0x66>
 8008794:	2503      	movs	r5, #3
 8008796:	e7b9      	b.n	800870c <_scanf_float+0x198>
 8008798:	2d06      	cmp	r5, #6
 800879a:	f47f af1e 	bne.w	80085da <_scanf_float+0x66>
 800879e:	2507      	movs	r5, #7
 80087a0:	e7b4      	b.n	800870c <_scanf_float+0x198>
 80087a2:	6822      	ldr	r2, [r4, #0]
 80087a4:	0591      	lsls	r1, r2, #22
 80087a6:	f57f af18 	bpl.w	80085da <_scanf_float+0x66>
 80087aa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80087ae:	6022      	str	r2, [r4, #0]
 80087b0:	9702      	str	r7, [sp, #8]
 80087b2:	e7ab      	b.n	800870c <_scanf_float+0x198>
 80087b4:	6822      	ldr	r2, [r4, #0]
 80087b6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80087ba:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80087be:	d005      	beq.n	80087cc <_scanf_float+0x258>
 80087c0:	0550      	lsls	r0, r2, #21
 80087c2:	f57f af0a 	bpl.w	80085da <_scanf_float+0x66>
 80087c6:	2f00      	cmp	r7, #0
 80087c8:	f000 80db 	beq.w	8008982 <_scanf_float+0x40e>
 80087cc:	0591      	lsls	r1, r2, #22
 80087ce:	bf58      	it	pl
 80087d0:	9902      	ldrpl	r1, [sp, #8]
 80087d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80087d6:	bf58      	it	pl
 80087d8:	1a79      	subpl	r1, r7, r1
 80087da:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80087de:	bf58      	it	pl
 80087e0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80087e4:	6022      	str	r2, [r4, #0]
 80087e6:	2700      	movs	r7, #0
 80087e8:	e790      	b.n	800870c <_scanf_float+0x198>
 80087ea:	f04f 0a03 	mov.w	sl, #3
 80087ee:	e78d      	b.n	800870c <_scanf_float+0x198>
 80087f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80087f4:	4649      	mov	r1, r9
 80087f6:	4640      	mov	r0, r8
 80087f8:	4798      	blx	r3
 80087fa:	2800      	cmp	r0, #0
 80087fc:	f43f aedf 	beq.w	80085be <_scanf_float+0x4a>
 8008800:	e6eb      	b.n	80085da <_scanf_float+0x66>
 8008802:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008806:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800880a:	464a      	mov	r2, r9
 800880c:	4640      	mov	r0, r8
 800880e:	4798      	blx	r3
 8008810:	6923      	ldr	r3, [r4, #16]
 8008812:	3b01      	subs	r3, #1
 8008814:	6123      	str	r3, [r4, #16]
 8008816:	e6eb      	b.n	80085f0 <_scanf_float+0x7c>
 8008818:	1e6b      	subs	r3, r5, #1
 800881a:	2b06      	cmp	r3, #6
 800881c:	d824      	bhi.n	8008868 <_scanf_float+0x2f4>
 800881e:	2d02      	cmp	r5, #2
 8008820:	d836      	bhi.n	8008890 <_scanf_float+0x31c>
 8008822:	9b01      	ldr	r3, [sp, #4]
 8008824:	429e      	cmp	r6, r3
 8008826:	f67f aee7 	bls.w	80085f8 <_scanf_float+0x84>
 800882a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800882e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008832:	464a      	mov	r2, r9
 8008834:	4640      	mov	r0, r8
 8008836:	4798      	blx	r3
 8008838:	6923      	ldr	r3, [r4, #16]
 800883a:	3b01      	subs	r3, #1
 800883c:	6123      	str	r3, [r4, #16]
 800883e:	e7f0      	b.n	8008822 <_scanf_float+0x2ae>
 8008840:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008844:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008848:	464a      	mov	r2, r9
 800884a:	4640      	mov	r0, r8
 800884c:	4798      	blx	r3
 800884e:	6923      	ldr	r3, [r4, #16]
 8008850:	3b01      	subs	r3, #1
 8008852:	6123      	str	r3, [r4, #16]
 8008854:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008858:	fa5f fa8a 	uxtb.w	sl, sl
 800885c:	f1ba 0f02 	cmp.w	sl, #2
 8008860:	d1ee      	bne.n	8008840 <_scanf_float+0x2cc>
 8008862:	3d03      	subs	r5, #3
 8008864:	b2ed      	uxtb	r5, r5
 8008866:	1b76      	subs	r6, r6, r5
 8008868:	6823      	ldr	r3, [r4, #0]
 800886a:	05da      	lsls	r2, r3, #23
 800886c:	d530      	bpl.n	80088d0 <_scanf_float+0x35c>
 800886e:	055b      	lsls	r3, r3, #21
 8008870:	d511      	bpl.n	8008896 <_scanf_float+0x322>
 8008872:	9b01      	ldr	r3, [sp, #4]
 8008874:	429e      	cmp	r6, r3
 8008876:	f67f aebf 	bls.w	80085f8 <_scanf_float+0x84>
 800887a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800887e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008882:	464a      	mov	r2, r9
 8008884:	4640      	mov	r0, r8
 8008886:	4798      	blx	r3
 8008888:	6923      	ldr	r3, [r4, #16]
 800888a:	3b01      	subs	r3, #1
 800888c:	6123      	str	r3, [r4, #16]
 800888e:	e7f0      	b.n	8008872 <_scanf_float+0x2fe>
 8008890:	46aa      	mov	sl, r5
 8008892:	46b3      	mov	fp, r6
 8008894:	e7de      	b.n	8008854 <_scanf_float+0x2e0>
 8008896:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800889a:	6923      	ldr	r3, [r4, #16]
 800889c:	2965      	cmp	r1, #101	@ 0x65
 800889e:	f103 33ff 	add.w	r3, r3, #4294967295
 80088a2:	f106 35ff 	add.w	r5, r6, #4294967295
 80088a6:	6123      	str	r3, [r4, #16]
 80088a8:	d00c      	beq.n	80088c4 <_scanf_float+0x350>
 80088aa:	2945      	cmp	r1, #69	@ 0x45
 80088ac:	d00a      	beq.n	80088c4 <_scanf_float+0x350>
 80088ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088b2:	464a      	mov	r2, r9
 80088b4:	4640      	mov	r0, r8
 80088b6:	4798      	blx	r3
 80088b8:	6923      	ldr	r3, [r4, #16]
 80088ba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80088be:	3b01      	subs	r3, #1
 80088c0:	1eb5      	subs	r5, r6, #2
 80088c2:	6123      	str	r3, [r4, #16]
 80088c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088c8:	464a      	mov	r2, r9
 80088ca:	4640      	mov	r0, r8
 80088cc:	4798      	blx	r3
 80088ce:	462e      	mov	r6, r5
 80088d0:	6822      	ldr	r2, [r4, #0]
 80088d2:	f012 0210 	ands.w	r2, r2, #16
 80088d6:	d001      	beq.n	80088dc <_scanf_float+0x368>
 80088d8:	2000      	movs	r0, #0
 80088da:	e68e      	b.n	80085fa <_scanf_float+0x86>
 80088dc:	7032      	strb	r2, [r6, #0]
 80088de:	6823      	ldr	r3, [r4, #0]
 80088e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80088e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088e8:	d125      	bne.n	8008936 <_scanf_float+0x3c2>
 80088ea:	9b02      	ldr	r3, [sp, #8]
 80088ec:	429f      	cmp	r7, r3
 80088ee:	d00a      	beq.n	8008906 <_scanf_float+0x392>
 80088f0:	1bda      	subs	r2, r3, r7
 80088f2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80088f6:	429e      	cmp	r6, r3
 80088f8:	bf28      	it	cs
 80088fa:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80088fe:	4922      	ldr	r1, [pc, #136]	@ (8008988 <_scanf_float+0x414>)
 8008900:	4630      	mov	r0, r6
 8008902:	f000 f907 	bl	8008b14 <siprintf>
 8008906:	9901      	ldr	r1, [sp, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	4640      	mov	r0, r8
 800890c:	f002 fc60 	bl	800b1d0 <_strtod_r>
 8008910:	9b03      	ldr	r3, [sp, #12]
 8008912:	6821      	ldr	r1, [r4, #0]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f011 0f02 	tst.w	r1, #2
 800891a:	ec57 6b10 	vmov	r6, r7, d0
 800891e:	f103 0204 	add.w	r2, r3, #4
 8008922:	d015      	beq.n	8008950 <_scanf_float+0x3dc>
 8008924:	9903      	ldr	r1, [sp, #12]
 8008926:	600a      	str	r2, [r1, #0]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	e9c3 6700 	strd	r6, r7, [r3]
 800892e:	68e3      	ldr	r3, [r4, #12]
 8008930:	3301      	adds	r3, #1
 8008932:	60e3      	str	r3, [r4, #12]
 8008934:	e7d0      	b.n	80088d8 <_scanf_float+0x364>
 8008936:	9b04      	ldr	r3, [sp, #16]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d0e4      	beq.n	8008906 <_scanf_float+0x392>
 800893c:	9905      	ldr	r1, [sp, #20]
 800893e:	230a      	movs	r3, #10
 8008940:	3101      	adds	r1, #1
 8008942:	4640      	mov	r0, r8
 8008944:	f002 fcc4 	bl	800b2d0 <_strtol_r>
 8008948:	9b04      	ldr	r3, [sp, #16]
 800894a:	9e05      	ldr	r6, [sp, #20]
 800894c:	1ac2      	subs	r2, r0, r3
 800894e:	e7d0      	b.n	80088f2 <_scanf_float+0x37e>
 8008950:	f011 0f04 	tst.w	r1, #4
 8008954:	9903      	ldr	r1, [sp, #12]
 8008956:	600a      	str	r2, [r1, #0]
 8008958:	d1e6      	bne.n	8008928 <_scanf_float+0x3b4>
 800895a:	681d      	ldr	r5, [r3, #0]
 800895c:	4632      	mov	r2, r6
 800895e:	463b      	mov	r3, r7
 8008960:	4630      	mov	r0, r6
 8008962:	4639      	mov	r1, r7
 8008964:	f7f8 f8e2 	bl	8000b2c <__aeabi_dcmpun>
 8008968:	b128      	cbz	r0, 8008976 <_scanf_float+0x402>
 800896a:	4808      	ldr	r0, [pc, #32]	@ (800898c <_scanf_float+0x418>)
 800896c:	f000 fa24 	bl	8008db8 <nanf>
 8008970:	ed85 0a00 	vstr	s0, [r5]
 8008974:	e7db      	b.n	800892e <_scanf_float+0x3ba>
 8008976:	4630      	mov	r0, r6
 8008978:	4639      	mov	r1, r7
 800897a:	f7f8 f935 	bl	8000be8 <__aeabi_d2f>
 800897e:	6028      	str	r0, [r5, #0]
 8008980:	e7d5      	b.n	800892e <_scanf_float+0x3ba>
 8008982:	2700      	movs	r7, #0
 8008984:	e62e      	b.n	80085e4 <_scanf_float+0x70>
 8008986:	bf00      	nop
 8008988:	0800c5b8 	.word	0x0800c5b8
 800898c:	0800c6f9 	.word	0x0800c6f9

08008990 <std>:
 8008990:	2300      	movs	r3, #0
 8008992:	b510      	push	{r4, lr}
 8008994:	4604      	mov	r4, r0
 8008996:	e9c0 3300 	strd	r3, r3, [r0]
 800899a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800899e:	6083      	str	r3, [r0, #8]
 80089a0:	8181      	strh	r1, [r0, #12]
 80089a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80089a4:	81c2      	strh	r2, [r0, #14]
 80089a6:	6183      	str	r3, [r0, #24]
 80089a8:	4619      	mov	r1, r3
 80089aa:	2208      	movs	r2, #8
 80089ac:	305c      	adds	r0, #92	@ 0x5c
 80089ae:	f000 f916 	bl	8008bde <memset>
 80089b2:	4b0d      	ldr	r3, [pc, #52]	@ (80089e8 <std+0x58>)
 80089b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80089b6:	4b0d      	ldr	r3, [pc, #52]	@ (80089ec <std+0x5c>)
 80089b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80089ba:	4b0d      	ldr	r3, [pc, #52]	@ (80089f0 <std+0x60>)
 80089bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80089be:	4b0d      	ldr	r3, [pc, #52]	@ (80089f4 <std+0x64>)
 80089c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80089c2:	4b0d      	ldr	r3, [pc, #52]	@ (80089f8 <std+0x68>)
 80089c4:	6224      	str	r4, [r4, #32]
 80089c6:	429c      	cmp	r4, r3
 80089c8:	d006      	beq.n	80089d8 <std+0x48>
 80089ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80089ce:	4294      	cmp	r4, r2
 80089d0:	d002      	beq.n	80089d8 <std+0x48>
 80089d2:	33d0      	adds	r3, #208	@ 0xd0
 80089d4:	429c      	cmp	r4, r3
 80089d6:	d105      	bne.n	80089e4 <std+0x54>
 80089d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80089dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e0:	f000 b9d8 	b.w	8008d94 <__retarget_lock_init_recursive>
 80089e4:	bd10      	pop	{r4, pc}
 80089e6:	bf00      	nop
 80089e8:	08008b59 	.word	0x08008b59
 80089ec:	08008b7b 	.word	0x08008b7b
 80089f0:	08008bb3 	.word	0x08008bb3
 80089f4:	08008bd7 	.word	0x08008bd7
 80089f8:	200046b4 	.word	0x200046b4

080089fc <stdio_exit_handler>:
 80089fc:	4a02      	ldr	r2, [pc, #8]	@ (8008a08 <stdio_exit_handler+0xc>)
 80089fe:	4903      	ldr	r1, [pc, #12]	@ (8008a0c <stdio_exit_handler+0x10>)
 8008a00:	4803      	ldr	r0, [pc, #12]	@ (8008a10 <stdio_exit_handler+0x14>)
 8008a02:	f000 b869 	b.w	8008ad8 <_fwalk_sglue>
 8008a06:	bf00      	nop
 8008a08:	20000014 	.word	0x20000014
 8008a0c:	0800b68d 	.word	0x0800b68d
 8008a10:	20000024 	.word	0x20000024

08008a14 <cleanup_stdio>:
 8008a14:	6841      	ldr	r1, [r0, #4]
 8008a16:	4b0c      	ldr	r3, [pc, #48]	@ (8008a48 <cleanup_stdio+0x34>)
 8008a18:	4299      	cmp	r1, r3
 8008a1a:	b510      	push	{r4, lr}
 8008a1c:	4604      	mov	r4, r0
 8008a1e:	d001      	beq.n	8008a24 <cleanup_stdio+0x10>
 8008a20:	f002 fe34 	bl	800b68c <_fflush_r>
 8008a24:	68a1      	ldr	r1, [r4, #8]
 8008a26:	4b09      	ldr	r3, [pc, #36]	@ (8008a4c <cleanup_stdio+0x38>)
 8008a28:	4299      	cmp	r1, r3
 8008a2a:	d002      	beq.n	8008a32 <cleanup_stdio+0x1e>
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	f002 fe2d 	bl	800b68c <_fflush_r>
 8008a32:	68e1      	ldr	r1, [r4, #12]
 8008a34:	4b06      	ldr	r3, [pc, #24]	@ (8008a50 <cleanup_stdio+0x3c>)
 8008a36:	4299      	cmp	r1, r3
 8008a38:	d004      	beq.n	8008a44 <cleanup_stdio+0x30>
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a40:	f002 be24 	b.w	800b68c <_fflush_r>
 8008a44:	bd10      	pop	{r4, pc}
 8008a46:	bf00      	nop
 8008a48:	200046b4 	.word	0x200046b4
 8008a4c:	2000471c 	.word	0x2000471c
 8008a50:	20004784 	.word	0x20004784

08008a54 <global_stdio_init.part.0>:
 8008a54:	b510      	push	{r4, lr}
 8008a56:	4b0b      	ldr	r3, [pc, #44]	@ (8008a84 <global_stdio_init.part.0+0x30>)
 8008a58:	4c0b      	ldr	r4, [pc, #44]	@ (8008a88 <global_stdio_init.part.0+0x34>)
 8008a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8008a8c <global_stdio_init.part.0+0x38>)
 8008a5c:	601a      	str	r2, [r3, #0]
 8008a5e:	4620      	mov	r0, r4
 8008a60:	2200      	movs	r2, #0
 8008a62:	2104      	movs	r1, #4
 8008a64:	f7ff ff94 	bl	8008990 <std>
 8008a68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	2109      	movs	r1, #9
 8008a70:	f7ff ff8e 	bl	8008990 <std>
 8008a74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008a78:	2202      	movs	r2, #2
 8008a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a7e:	2112      	movs	r1, #18
 8008a80:	f7ff bf86 	b.w	8008990 <std>
 8008a84:	200047ec 	.word	0x200047ec
 8008a88:	200046b4 	.word	0x200046b4
 8008a8c:	080089fd 	.word	0x080089fd

08008a90 <__sfp_lock_acquire>:
 8008a90:	4801      	ldr	r0, [pc, #4]	@ (8008a98 <__sfp_lock_acquire+0x8>)
 8008a92:	f000 b980 	b.w	8008d96 <__retarget_lock_acquire_recursive>
 8008a96:	bf00      	nop
 8008a98:	200047f5 	.word	0x200047f5

08008a9c <__sfp_lock_release>:
 8008a9c:	4801      	ldr	r0, [pc, #4]	@ (8008aa4 <__sfp_lock_release+0x8>)
 8008a9e:	f000 b97b 	b.w	8008d98 <__retarget_lock_release_recursive>
 8008aa2:	bf00      	nop
 8008aa4:	200047f5 	.word	0x200047f5

08008aa8 <__sinit>:
 8008aa8:	b510      	push	{r4, lr}
 8008aaa:	4604      	mov	r4, r0
 8008aac:	f7ff fff0 	bl	8008a90 <__sfp_lock_acquire>
 8008ab0:	6a23      	ldr	r3, [r4, #32]
 8008ab2:	b11b      	cbz	r3, 8008abc <__sinit+0x14>
 8008ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ab8:	f7ff bff0 	b.w	8008a9c <__sfp_lock_release>
 8008abc:	4b04      	ldr	r3, [pc, #16]	@ (8008ad0 <__sinit+0x28>)
 8008abe:	6223      	str	r3, [r4, #32]
 8008ac0:	4b04      	ldr	r3, [pc, #16]	@ (8008ad4 <__sinit+0x2c>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d1f5      	bne.n	8008ab4 <__sinit+0xc>
 8008ac8:	f7ff ffc4 	bl	8008a54 <global_stdio_init.part.0>
 8008acc:	e7f2      	b.n	8008ab4 <__sinit+0xc>
 8008ace:	bf00      	nop
 8008ad0:	08008a15 	.word	0x08008a15
 8008ad4:	200047ec 	.word	0x200047ec

08008ad8 <_fwalk_sglue>:
 8008ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008adc:	4607      	mov	r7, r0
 8008ade:	4688      	mov	r8, r1
 8008ae0:	4614      	mov	r4, r2
 8008ae2:	2600      	movs	r6, #0
 8008ae4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ae8:	f1b9 0901 	subs.w	r9, r9, #1
 8008aec:	d505      	bpl.n	8008afa <_fwalk_sglue+0x22>
 8008aee:	6824      	ldr	r4, [r4, #0]
 8008af0:	2c00      	cmp	r4, #0
 8008af2:	d1f7      	bne.n	8008ae4 <_fwalk_sglue+0xc>
 8008af4:	4630      	mov	r0, r6
 8008af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008afa:	89ab      	ldrh	r3, [r5, #12]
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d907      	bls.n	8008b10 <_fwalk_sglue+0x38>
 8008b00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b04:	3301      	adds	r3, #1
 8008b06:	d003      	beq.n	8008b10 <_fwalk_sglue+0x38>
 8008b08:	4629      	mov	r1, r5
 8008b0a:	4638      	mov	r0, r7
 8008b0c:	47c0      	blx	r8
 8008b0e:	4306      	orrs	r6, r0
 8008b10:	3568      	adds	r5, #104	@ 0x68
 8008b12:	e7e9      	b.n	8008ae8 <_fwalk_sglue+0x10>

08008b14 <siprintf>:
 8008b14:	b40e      	push	{r1, r2, r3}
 8008b16:	b510      	push	{r4, lr}
 8008b18:	b09d      	sub	sp, #116	@ 0x74
 8008b1a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008b1c:	9002      	str	r0, [sp, #8]
 8008b1e:	9006      	str	r0, [sp, #24]
 8008b20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008b24:	480a      	ldr	r0, [pc, #40]	@ (8008b50 <siprintf+0x3c>)
 8008b26:	9107      	str	r1, [sp, #28]
 8008b28:	9104      	str	r1, [sp, #16]
 8008b2a:	490a      	ldr	r1, [pc, #40]	@ (8008b54 <siprintf+0x40>)
 8008b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b30:	9105      	str	r1, [sp, #20]
 8008b32:	2400      	movs	r4, #0
 8008b34:	a902      	add	r1, sp, #8
 8008b36:	6800      	ldr	r0, [r0, #0]
 8008b38:	9301      	str	r3, [sp, #4]
 8008b3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008b3c:	f002 fc26 	bl	800b38c <_svfiprintf_r>
 8008b40:	9b02      	ldr	r3, [sp, #8]
 8008b42:	701c      	strb	r4, [r3, #0]
 8008b44:	b01d      	add	sp, #116	@ 0x74
 8008b46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b4a:	b003      	add	sp, #12
 8008b4c:	4770      	bx	lr
 8008b4e:	bf00      	nop
 8008b50:	20000020 	.word	0x20000020
 8008b54:	ffff0208 	.word	0xffff0208

08008b58 <__sread>:
 8008b58:	b510      	push	{r4, lr}
 8008b5a:	460c      	mov	r4, r1
 8008b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b60:	f000 f8ca 	bl	8008cf8 <_read_r>
 8008b64:	2800      	cmp	r0, #0
 8008b66:	bfab      	itete	ge
 8008b68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b6a:	89a3      	ldrhlt	r3, [r4, #12]
 8008b6c:	181b      	addge	r3, r3, r0
 8008b6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008b72:	bfac      	ite	ge
 8008b74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008b76:	81a3      	strhlt	r3, [r4, #12]
 8008b78:	bd10      	pop	{r4, pc}

08008b7a <__swrite>:
 8008b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b7e:	461f      	mov	r7, r3
 8008b80:	898b      	ldrh	r3, [r1, #12]
 8008b82:	05db      	lsls	r3, r3, #23
 8008b84:	4605      	mov	r5, r0
 8008b86:	460c      	mov	r4, r1
 8008b88:	4616      	mov	r6, r2
 8008b8a:	d505      	bpl.n	8008b98 <__swrite+0x1e>
 8008b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b90:	2302      	movs	r3, #2
 8008b92:	2200      	movs	r2, #0
 8008b94:	f000 f89e 	bl	8008cd4 <_lseek_r>
 8008b98:	89a3      	ldrh	r3, [r4, #12]
 8008b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ba2:	81a3      	strh	r3, [r4, #12]
 8008ba4:	4632      	mov	r2, r6
 8008ba6:	463b      	mov	r3, r7
 8008ba8:	4628      	mov	r0, r5
 8008baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bae:	f000 b8b5 	b.w	8008d1c <_write_r>

08008bb2 <__sseek>:
 8008bb2:	b510      	push	{r4, lr}
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bba:	f000 f88b 	bl	8008cd4 <_lseek_r>
 8008bbe:	1c43      	adds	r3, r0, #1
 8008bc0:	89a3      	ldrh	r3, [r4, #12]
 8008bc2:	bf15      	itete	ne
 8008bc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008bc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008bca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bce:	81a3      	strheq	r3, [r4, #12]
 8008bd0:	bf18      	it	ne
 8008bd2:	81a3      	strhne	r3, [r4, #12]
 8008bd4:	bd10      	pop	{r4, pc}

08008bd6 <__sclose>:
 8008bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bda:	f000 b80d 	b.w	8008bf8 <_close_r>

08008bde <memset>:
 8008bde:	4402      	add	r2, r0
 8008be0:	4603      	mov	r3, r0
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d100      	bne.n	8008be8 <memset+0xa>
 8008be6:	4770      	bx	lr
 8008be8:	f803 1b01 	strb.w	r1, [r3], #1
 8008bec:	e7f9      	b.n	8008be2 <memset+0x4>
	...

08008bf0 <_localeconv_r>:
 8008bf0:	4800      	ldr	r0, [pc, #0]	@ (8008bf4 <_localeconv_r+0x4>)
 8008bf2:	4770      	bx	lr
 8008bf4:	20000160 	.word	0x20000160

08008bf8 <_close_r>:
 8008bf8:	b538      	push	{r3, r4, r5, lr}
 8008bfa:	4d06      	ldr	r5, [pc, #24]	@ (8008c14 <_close_r+0x1c>)
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	4604      	mov	r4, r0
 8008c00:	4608      	mov	r0, r1
 8008c02:	602b      	str	r3, [r5, #0]
 8008c04:	f7f9 f932 	bl	8001e6c <_close>
 8008c08:	1c43      	adds	r3, r0, #1
 8008c0a:	d102      	bne.n	8008c12 <_close_r+0x1a>
 8008c0c:	682b      	ldr	r3, [r5, #0]
 8008c0e:	b103      	cbz	r3, 8008c12 <_close_r+0x1a>
 8008c10:	6023      	str	r3, [r4, #0]
 8008c12:	bd38      	pop	{r3, r4, r5, pc}
 8008c14:	200047f0 	.word	0x200047f0

08008c18 <_reclaim_reent>:
 8008c18:	4b2d      	ldr	r3, [pc, #180]	@ (8008cd0 <_reclaim_reent+0xb8>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4283      	cmp	r3, r0
 8008c1e:	b570      	push	{r4, r5, r6, lr}
 8008c20:	4604      	mov	r4, r0
 8008c22:	d053      	beq.n	8008ccc <_reclaim_reent+0xb4>
 8008c24:	69c3      	ldr	r3, [r0, #28]
 8008c26:	b31b      	cbz	r3, 8008c70 <_reclaim_reent+0x58>
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	b163      	cbz	r3, 8008c46 <_reclaim_reent+0x2e>
 8008c2c:	2500      	movs	r5, #0
 8008c2e:	69e3      	ldr	r3, [r4, #28]
 8008c30:	68db      	ldr	r3, [r3, #12]
 8008c32:	5959      	ldr	r1, [r3, r5]
 8008c34:	b9b1      	cbnz	r1, 8008c64 <_reclaim_reent+0x4c>
 8008c36:	3504      	adds	r5, #4
 8008c38:	2d80      	cmp	r5, #128	@ 0x80
 8008c3a:	d1f8      	bne.n	8008c2e <_reclaim_reent+0x16>
 8008c3c:	69e3      	ldr	r3, [r4, #28]
 8008c3e:	4620      	mov	r0, r4
 8008c40:	68d9      	ldr	r1, [r3, #12]
 8008c42:	f000 ff19 	bl	8009a78 <_free_r>
 8008c46:	69e3      	ldr	r3, [r4, #28]
 8008c48:	6819      	ldr	r1, [r3, #0]
 8008c4a:	b111      	cbz	r1, 8008c52 <_reclaim_reent+0x3a>
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f000 ff13 	bl	8009a78 <_free_r>
 8008c52:	69e3      	ldr	r3, [r4, #28]
 8008c54:	689d      	ldr	r5, [r3, #8]
 8008c56:	b15d      	cbz	r5, 8008c70 <_reclaim_reent+0x58>
 8008c58:	4629      	mov	r1, r5
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	682d      	ldr	r5, [r5, #0]
 8008c5e:	f000 ff0b 	bl	8009a78 <_free_r>
 8008c62:	e7f8      	b.n	8008c56 <_reclaim_reent+0x3e>
 8008c64:	680e      	ldr	r6, [r1, #0]
 8008c66:	4620      	mov	r0, r4
 8008c68:	f000 ff06 	bl	8009a78 <_free_r>
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	e7e1      	b.n	8008c34 <_reclaim_reent+0x1c>
 8008c70:	6961      	ldr	r1, [r4, #20]
 8008c72:	b111      	cbz	r1, 8008c7a <_reclaim_reent+0x62>
 8008c74:	4620      	mov	r0, r4
 8008c76:	f000 feff 	bl	8009a78 <_free_r>
 8008c7a:	69e1      	ldr	r1, [r4, #28]
 8008c7c:	b111      	cbz	r1, 8008c84 <_reclaim_reent+0x6c>
 8008c7e:	4620      	mov	r0, r4
 8008c80:	f000 fefa 	bl	8009a78 <_free_r>
 8008c84:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008c86:	b111      	cbz	r1, 8008c8e <_reclaim_reent+0x76>
 8008c88:	4620      	mov	r0, r4
 8008c8a:	f000 fef5 	bl	8009a78 <_free_r>
 8008c8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c90:	b111      	cbz	r1, 8008c98 <_reclaim_reent+0x80>
 8008c92:	4620      	mov	r0, r4
 8008c94:	f000 fef0 	bl	8009a78 <_free_r>
 8008c98:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008c9a:	b111      	cbz	r1, 8008ca2 <_reclaim_reent+0x8a>
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f000 feeb 	bl	8009a78 <_free_r>
 8008ca2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008ca4:	b111      	cbz	r1, 8008cac <_reclaim_reent+0x94>
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f000 fee6 	bl	8009a78 <_free_r>
 8008cac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008cae:	b111      	cbz	r1, 8008cb6 <_reclaim_reent+0x9e>
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f000 fee1 	bl	8009a78 <_free_r>
 8008cb6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008cb8:	b111      	cbz	r1, 8008cc0 <_reclaim_reent+0xa8>
 8008cba:	4620      	mov	r0, r4
 8008cbc:	f000 fedc 	bl	8009a78 <_free_r>
 8008cc0:	6a23      	ldr	r3, [r4, #32]
 8008cc2:	b11b      	cbz	r3, 8008ccc <_reclaim_reent+0xb4>
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008cca:	4718      	bx	r3
 8008ccc:	bd70      	pop	{r4, r5, r6, pc}
 8008cce:	bf00      	nop
 8008cd0:	20000020 	.word	0x20000020

08008cd4 <_lseek_r>:
 8008cd4:	b538      	push	{r3, r4, r5, lr}
 8008cd6:	4d07      	ldr	r5, [pc, #28]	@ (8008cf4 <_lseek_r+0x20>)
 8008cd8:	4604      	mov	r4, r0
 8008cda:	4608      	mov	r0, r1
 8008cdc:	4611      	mov	r1, r2
 8008cde:	2200      	movs	r2, #0
 8008ce0:	602a      	str	r2, [r5, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	f7f9 f8e9 	bl	8001eba <_lseek>
 8008ce8:	1c43      	adds	r3, r0, #1
 8008cea:	d102      	bne.n	8008cf2 <_lseek_r+0x1e>
 8008cec:	682b      	ldr	r3, [r5, #0]
 8008cee:	b103      	cbz	r3, 8008cf2 <_lseek_r+0x1e>
 8008cf0:	6023      	str	r3, [r4, #0]
 8008cf2:	bd38      	pop	{r3, r4, r5, pc}
 8008cf4:	200047f0 	.word	0x200047f0

08008cf8 <_read_r>:
 8008cf8:	b538      	push	{r3, r4, r5, lr}
 8008cfa:	4d07      	ldr	r5, [pc, #28]	@ (8008d18 <_read_r+0x20>)
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	4608      	mov	r0, r1
 8008d00:	4611      	mov	r1, r2
 8008d02:	2200      	movs	r2, #0
 8008d04:	602a      	str	r2, [r5, #0]
 8008d06:	461a      	mov	r2, r3
 8008d08:	f7f9 f877 	bl	8001dfa <_read>
 8008d0c:	1c43      	adds	r3, r0, #1
 8008d0e:	d102      	bne.n	8008d16 <_read_r+0x1e>
 8008d10:	682b      	ldr	r3, [r5, #0]
 8008d12:	b103      	cbz	r3, 8008d16 <_read_r+0x1e>
 8008d14:	6023      	str	r3, [r4, #0]
 8008d16:	bd38      	pop	{r3, r4, r5, pc}
 8008d18:	200047f0 	.word	0x200047f0

08008d1c <_write_r>:
 8008d1c:	b538      	push	{r3, r4, r5, lr}
 8008d1e:	4d07      	ldr	r5, [pc, #28]	@ (8008d3c <_write_r+0x20>)
 8008d20:	4604      	mov	r4, r0
 8008d22:	4608      	mov	r0, r1
 8008d24:	4611      	mov	r1, r2
 8008d26:	2200      	movs	r2, #0
 8008d28:	602a      	str	r2, [r5, #0]
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	f7f9 f882 	bl	8001e34 <_write>
 8008d30:	1c43      	adds	r3, r0, #1
 8008d32:	d102      	bne.n	8008d3a <_write_r+0x1e>
 8008d34:	682b      	ldr	r3, [r5, #0]
 8008d36:	b103      	cbz	r3, 8008d3a <_write_r+0x1e>
 8008d38:	6023      	str	r3, [r4, #0]
 8008d3a:	bd38      	pop	{r3, r4, r5, pc}
 8008d3c:	200047f0 	.word	0x200047f0

08008d40 <__errno>:
 8008d40:	4b01      	ldr	r3, [pc, #4]	@ (8008d48 <__errno+0x8>)
 8008d42:	6818      	ldr	r0, [r3, #0]
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	20000020 	.word	0x20000020

08008d4c <__libc_init_array>:
 8008d4c:	b570      	push	{r4, r5, r6, lr}
 8008d4e:	4d0d      	ldr	r5, [pc, #52]	@ (8008d84 <__libc_init_array+0x38>)
 8008d50:	4c0d      	ldr	r4, [pc, #52]	@ (8008d88 <__libc_init_array+0x3c>)
 8008d52:	1b64      	subs	r4, r4, r5
 8008d54:	10a4      	asrs	r4, r4, #2
 8008d56:	2600      	movs	r6, #0
 8008d58:	42a6      	cmp	r6, r4
 8008d5a:	d109      	bne.n	8008d70 <__libc_init_array+0x24>
 8008d5c:	4d0b      	ldr	r5, [pc, #44]	@ (8008d8c <__libc_init_array+0x40>)
 8008d5e:	4c0c      	ldr	r4, [pc, #48]	@ (8008d90 <__libc_init_array+0x44>)
 8008d60:	f003 fb78 	bl	800c454 <_init>
 8008d64:	1b64      	subs	r4, r4, r5
 8008d66:	10a4      	asrs	r4, r4, #2
 8008d68:	2600      	movs	r6, #0
 8008d6a:	42a6      	cmp	r6, r4
 8008d6c:	d105      	bne.n	8008d7a <__libc_init_array+0x2e>
 8008d6e:	bd70      	pop	{r4, r5, r6, pc}
 8008d70:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d74:	4798      	blx	r3
 8008d76:	3601      	adds	r6, #1
 8008d78:	e7ee      	b.n	8008d58 <__libc_init_array+0xc>
 8008d7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d7e:	4798      	blx	r3
 8008d80:	3601      	adds	r6, #1
 8008d82:	e7f2      	b.n	8008d6a <__libc_init_array+0x1e>
 8008d84:	0800c9b4 	.word	0x0800c9b4
 8008d88:	0800c9b4 	.word	0x0800c9b4
 8008d8c:	0800c9b4 	.word	0x0800c9b4
 8008d90:	0800c9b8 	.word	0x0800c9b8

08008d94 <__retarget_lock_init_recursive>:
 8008d94:	4770      	bx	lr

08008d96 <__retarget_lock_acquire_recursive>:
 8008d96:	4770      	bx	lr

08008d98 <__retarget_lock_release_recursive>:
 8008d98:	4770      	bx	lr

08008d9a <memcpy>:
 8008d9a:	440a      	add	r2, r1
 8008d9c:	4291      	cmp	r1, r2
 8008d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008da2:	d100      	bne.n	8008da6 <memcpy+0xc>
 8008da4:	4770      	bx	lr
 8008da6:	b510      	push	{r4, lr}
 8008da8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008db0:	4291      	cmp	r1, r2
 8008db2:	d1f9      	bne.n	8008da8 <memcpy+0xe>
 8008db4:	bd10      	pop	{r4, pc}
	...

08008db8 <nanf>:
 8008db8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008dc0 <nanf+0x8>
 8008dbc:	4770      	bx	lr
 8008dbe:	bf00      	nop
 8008dc0:	7fc00000 	.word	0x7fc00000

08008dc4 <quorem>:
 8008dc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc8:	6903      	ldr	r3, [r0, #16]
 8008dca:	690c      	ldr	r4, [r1, #16]
 8008dcc:	42a3      	cmp	r3, r4
 8008dce:	4607      	mov	r7, r0
 8008dd0:	db7e      	blt.n	8008ed0 <quorem+0x10c>
 8008dd2:	3c01      	subs	r4, #1
 8008dd4:	f101 0814 	add.w	r8, r1, #20
 8008dd8:	00a3      	lsls	r3, r4, #2
 8008dda:	f100 0514 	add.w	r5, r0, #20
 8008dde:	9300      	str	r3, [sp, #0]
 8008de0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008dea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008dee:	3301      	adds	r3, #1
 8008df0:	429a      	cmp	r2, r3
 8008df2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008df6:	fbb2 f6f3 	udiv	r6, r2, r3
 8008dfa:	d32e      	bcc.n	8008e5a <quorem+0x96>
 8008dfc:	f04f 0a00 	mov.w	sl, #0
 8008e00:	46c4      	mov	ip, r8
 8008e02:	46ae      	mov	lr, r5
 8008e04:	46d3      	mov	fp, sl
 8008e06:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008e0a:	b298      	uxth	r0, r3
 8008e0c:	fb06 a000 	mla	r0, r6, r0, sl
 8008e10:	0c02      	lsrs	r2, r0, #16
 8008e12:	0c1b      	lsrs	r3, r3, #16
 8008e14:	fb06 2303 	mla	r3, r6, r3, r2
 8008e18:	f8de 2000 	ldr.w	r2, [lr]
 8008e1c:	b280      	uxth	r0, r0
 8008e1e:	b292      	uxth	r2, r2
 8008e20:	1a12      	subs	r2, r2, r0
 8008e22:	445a      	add	r2, fp
 8008e24:	f8de 0000 	ldr.w	r0, [lr]
 8008e28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008e32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008e36:	b292      	uxth	r2, r2
 8008e38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008e3c:	45e1      	cmp	r9, ip
 8008e3e:	f84e 2b04 	str.w	r2, [lr], #4
 8008e42:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008e46:	d2de      	bcs.n	8008e06 <quorem+0x42>
 8008e48:	9b00      	ldr	r3, [sp, #0]
 8008e4a:	58eb      	ldr	r3, [r5, r3]
 8008e4c:	b92b      	cbnz	r3, 8008e5a <quorem+0x96>
 8008e4e:	9b01      	ldr	r3, [sp, #4]
 8008e50:	3b04      	subs	r3, #4
 8008e52:	429d      	cmp	r5, r3
 8008e54:	461a      	mov	r2, r3
 8008e56:	d32f      	bcc.n	8008eb8 <quorem+0xf4>
 8008e58:	613c      	str	r4, [r7, #16]
 8008e5a:	4638      	mov	r0, r7
 8008e5c:	f001 f9c8 	bl	800a1f0 <__mcmp>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	db25      	blt.n	8008eb0 <quorem+0xec>
 8008e64:	4629      	mov	r1, r5
 8008e66:	2000      	movs	r0, #0
 8008e68:	f858 2b04 	ldr.w	r2, [r8], #4
 8008e6c:	f8d1 c000 	ldr.w	ip, [r1]
 8008e70:	fa1f fe82 	uxth.w	lr, r2
 8008e74:	fa1f f38c 	uxth.w	r3, ip
 8008e78:	eba3 030e 	sub.w	r3, r3, lr
 8008e7c:	4403      	add	r3, r0
 8008e7e:	0c12      	lsrs	r2, r2, #16
 8008e80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008e84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e8e:	45c1      	cmp	r9, r8
 8008e90:	f841 3b04 	str.w	r3, [r1], #4
 8008e94:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008e98:	d2e6      	bcs.n	8008e68 <quorem+0xa4>
 8008e9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ea2:	b922      	cbnz	r2, 8008eae <quorem+0xea>
 8008ea4:	3b04      	subs	r3, #4
 8008ea6:	429d      	cmp	r5, r3
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	d30b      	bcc.n	8008ec4 <quorem+0x100>
 8008eac:	613c      	str	r4, [r7, #16]
 8008eae:	3601      	adds	r6, #1
 8008eb0:	4630      	mov	r0, r6
 8008eb2:	b003      	add	sp, #12
 8008eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb8:	6812      	ldr	r2, [r2, #0]
 8008eba:	3b04      	subs	r3, #4
 8008ebc:	2a00      	cmp	r2, #0
 8008ebe:	d1cb      	bne.n	8008e58 <quorem+0x94>
 8008ec0:	3c01      	subs	r4, #1
 8008ec2:	e7c6      	b.n	8008e52 <quorem+0x8e>
 8008ec4:	6812      	ldr	r2, [r2, #0]
 8008ec6:	3b04      	subs	r3, #4
 8008ec8:	2a00      	cmp	r2, #0
 8008eca:	d1ef      	bne.n	8008eac <quorem+0xe8>
 8008ecc:	3c01      	subs	r4, #1
 8008ece:	e7ea      	b.n	8008ea6 <quorem+0xe2>
 8008ed0:	2000      	movs	r0, #0
 8008ed2:	e7ee      	b.n	8008eb2 <quorem+0xee>
 8008ed4:	0000      	movs	r0, r0
	...

08008ed8 <_dtoa_r>:
 8008ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008edc:	69c7      	ldr	r7, [r0, #28]
 8008ede:	b097      	sub	sp, #92	@ 0x5c
 8008ee0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008ee4:	ec55 4b10 	vmov	r4, r5, d0
 8008ee8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008eea:	9107      	str	r1, [sp, #28]
 8008eec:	4681      	mov	r9, r0
 8008eee:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ef0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ef2:	b97f      	cbnz	r7, 8008f14 <_dtoa_r+0x3c>
 8008ef4:	2010      	movs	r0, #16
 8008ef6:	f000 fe09 	bl	8009b0c <malloc>
 8008efa:	4602      	mov	r2, r0
 8008efc:	f8c9 001c 	str.w	r0, [r9, #28]
 8008f00:	b920      	cbnz	r0, 8008f0c <_dtoa_r+0x34>
 8008f02:	4ba9      	ldr	r3, [pc, #676]	@ (80091a8 <_dtoa_r+0x2d0>)
 8008f04:	21ef      	movs	r1, #239	@ 0xef
 8008f06:	48a9      	ldr	r0, [pc, #676]	@ (80091ac <_dtoa_r+0x2d4>)
 8008f08:	f002 fc2e 	bl	800b768 <__assert_func>
 8008f0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008f10:	6007      	str	r7, [r0, #0]
 8008f12:	60c7      	str	r7, [r0, #12]
 8008f14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008f18:	6819      	ldr	r1, [r3, #0]
 8008f1a:	b159      	cbz	r1, 8008f34 <_dtoa_r+0x5c>
 8008f1c:	685a      	ldr	r2, [r3, #4]
 8008f1e:	604a      	str	r2, [r1, #4]
 8008f20:	2301      	movs	r3, #1
 8008f22:	4093      	lsls	r3, r2
 8008f24:	608b      	str	r3, [r1, #8]
 8008f26:	4648      	mov	r0, r9
 8008f28:	f000 fee6 	bl	8009cf8 <_Bfree>
 8008f2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008f30:	2200      	movs	r2, #0
 8008f32:	601a      	str	r2, [r3, #0]
 8008f34:	1e2b      	subs	r3, r5, #0
 8008f36:	bfb9      	ittee	lt
 8008f38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008f3c:	9305      	strlt	r3, [sp, #20]
 8008f3e:	2300      	movge	r3, #0
 8008f40:	6033      	strge	r3, [r6, #0]
 8008f42:	9f05      	ldr	r7, [sp, #20]
 8008f44:	4b9a      	ldr	r3, [pc, #616]	@ (80091b0 <_dtoa_r+0x2d8>)
 8008f46:	bfbc      	itt	lt
 8008f48:	2201      	movlt	r2, #1
 8008f4a:	6032      	strlt	r2, [r6, #0]
 8008f4c:	43bb      	bics	r3, r7
 8008f4e:	d112      	bne.n	8008f76 <_dtoa_r+0x9e>
 8008f50:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008f52:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008f56:	6013      	str	r3, [r2, #0]
 8008f58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008f5c:	4323      	orrs	r3, r4
 8008f5e:	f000 855a 	beq.w	8009a16 <_dtoa_r+0xb3e>
 8008f62:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f64:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80091c4 <_dtoa_r+0x2ec>
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	f000 855c 	beq.w	8009a26 <_dtoa_r+0xb4e>
 8008f6e:	f10a 0303 	add.w	r3, sl, #3
 8008f72:	f000 bd56 	b.w	8009a22 <_dtoa_r+0xb4a>
 8008f76:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	ec51 0b17 	vmov	r0, r1, d7
 8008f80:	2300      	movs	r3, #0
 8008f82:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008f86:	f7f7 fd9f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f8a:	4680      	mov	r8, r0
 8008f8c:	b158      	cbz	r0, 8008fa6 <_dtoa_r+0xce>
 8008f8e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008f90:	2301      	movs	r3, #1
 8008f92:	6013      	str	r3, [r2, #0]
 8008f94:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f96:	b113      	cbz	r3, 8008f9e <_dtoa_r+0xc6>
 8008f98:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008f9a:	4b86      	ldr	r3, [pc, #536]	@ (80091b4 <_dtoa_r+0x2dc>)
 8008f9c:	6013      	str	r3, [r2, #0]
 8008f9e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80091c8 <_dtoa_r+0x2f0>
 8008fa2:	f000 bd40 	b.w	8009a26 <_dtoa_r+0xb4e>
 8008fa6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008faa:	aa14      	add	r2, sp, #80	@ 0x50
 8008fac:	a915      	add	r1, sp, #84	@ 0x54
 8008fae:	4648      	mov	r0, r9
 8008fb0:	f001 fa3e 	bl	800a430 <__d2b>
 8008fb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008fb8:	9002      	str	r0, [sp, #8]
 8008fba:	2e00      	cmp	r6, #0
 8008fbc:	d078      	beq.n	80090b0 <_dtoa_r+0x1d8>
 8008fbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fc0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008fc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008fcc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008fd0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008fd4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008fd8:	4619      	mov	r1, r3
 8008fda:	2200      	movs	r2, #0
 8008fdc:	4b76      	ldr	r3, [pc, #472]	@ (80091b8 <_dtoa_r+0x2e0>)
 8008fde:	f7f7 f953 	bl	8000288 <__aeabi_dsub>
 8008fe2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009190 <_dtoa_r+0x2b8>)
 8008fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe8:	f7f7 fb06 	bl	80005f8 <__aeabi_dmul>
 8008fec:	a36a      	add	r3, pc, #424	@ (adr r3, 8009198 <_dtoa_r+0x2c0>)
 8008fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff2:	f7f7 f94b 	bl	800028c <__adddf3>
 8008ff6:	4604      	mov	r4, r0
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	460d      	mov	r5, r1
 8008ffc:	f7f7 fa92 	bl	8000524 <__aeabi_i2d>
 8009000:	a367      	add	r3, pc, #412	@ (adr r3, 80091a0 <_dtoa_r+0x2c8>)
 8009002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009006:	f7f7 faf7 	bl	80005f8 <__aeabi_dmul>
 800900a:	4602      	mov	r2, r0
 800900c:	460b      	mov	r3, r1
 800900e:	4620      	mov	r0, r4
 8009010:	4629      	mov	r1, r5
 8009012:	f7f7 f93b 	bl	800028c <__adddf3>
 8009016:	4604      	mov	r4, r0
 8009018:	460d      	mov	r5, r1
 800901a:	f7f7 fd9d 	bl	8000b58 <__aeabi_d2iz>
 800901e:	2200      	movs	r2, #0
 8009020:	4607      	mov	r7, r0
 8009022:	2300      	movs	r3, #0
 8009024:	4620      	mov	r0, r4
 8009026:	4629      	mov	r1, r5
 8009028:	f7f7 fd58 	bl	8000adc <__aeabi_dcmplt>
 800902c:	b140      	cbz	r0, 8009040 <_dtoa_r+0x168>
 800902e:	4638      	mov	r0, r7
 8009030:	f7f7 fa78 	bl	8000524 <__aeabi_i2d>
 8009034:	4622      	mov	r2, r4
 8009036:	462b      	mov	r3, r5
 8009038:	f7f7 fd46 	bl	8000ac8 <__aeabi_dcmpeq>
 800903c:	b900      	cbnz	r0, 8009040 <_dtoa_r+0x168>
 800903e:	3f01      	subs	r7, #1
 8009040:	2f16      	cmp	r7, #22
 8009042:	d852      	bhi.n	80090ea <_dtoa_r+0x212>
 8009044:	4b5d      	ldr	r3, [pc, #372]	@ (80091bc <_dtoa_r+0x2e4>)
 8009046:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800904a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800904e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009052:	f7f7 fd43 	bl	8000adc <__aeabi_dcmplt>
 8009056:	2800      	cmp	r0, #0
 8009058:	d049      	beq.n	80090ee <_dtoa_r+0x216>
 800905a:	3f01      	subs	r7, #1
 800905c:	2300      	movs	r3, #0
 800905e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009060:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009062:	1b9b      	subs	r3, r3, r6
 8009064:	1e5a      	subs	r2, r3, #1
 8009066:	bf45      	ittet	mi
 8009068:	f1c3 0301 	rsbmi	r3, r3, #1
 800906c:	9300      	strmi	r3, [sp, #0]
 800906e:	2300      	movpl	r3, #0
 8009070:	2300      	movmi	r3, #0
 8009072:	9206      	str	r2, [sp, #24]
 8009074:	bf54      	ite	pl
 8009076:	9300      	strpl	r3, [sp, #0]
 8009078:	9306      	strmi	r3, [sp, #24]
 800907a:	2f00      	cmp	r7, #0
 800907c:	db39      	blt.n	80090f2 <_dtoa_r+0x21a>
 800907e:	9b06      	ldr	r3, [sp, #24]
 8009080:	970d      	str	r7, [sp, #52]	@ 0x34
 8009082:	443b      	add	r3, r7
 8009084:	9306      	str	r3, [sp, #24]
 8009086:	2300      	movs	r3, #0
 8009088:	9308      	str	r3, [sp, #32]
 800908a:	9b07      	ldr	r3, [sp, #28]
 800908c:	2b09      	cmp	r3, #9
 800908e:	d863      	bhi.n	8009158 <_dtoa_r+0x280>
 8009090:	2b05      	cmp	r3, #5
 8009092:	bfc4      	itt	gt
 8009094:	3b04      	subgt	r3, #4
 8009096:	9307      	strgt	r3, [sp, #28]
 8009098:	9b07      	ldr	r3, [sp, #28]
 800909a:	f1a3 0302 	sub.w	r3, r3, #2
 800909e:	bfcc      	ite	gt
 80090a0:	2400      	movgt	r4, #0
 80090a2:	2401      	movle	r4, #1
 80090a4:	2b03      	cmp	r3, #3
 80090a6:	d863      	bhi.n	8009170 <_dtoa_r+0x298>
 80090a8:	e8df f003 	tbb	[pc, r3]
 80090ac:	2b375452 	.word	0x2b375452
 80090b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80090b4:	441e      	add	r6, r3
 80090b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80090ba:	2b20      	cmp	r3, #32
 80090bc:	bfc1      	itttt	gt
 80090be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80090c2:	409f      	lslgt	r7, r3
 80090c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80090c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80090cc:	bfd6      	itet	le
 80090ce:	f1c3 0320 	rsble	r3, r3, #32
 80090d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80090d6:	fa04 f003 	lslle.w	r0, r4, r3
 80090da:	f7f7 fa13 	bl	8000504 <__aeabi_ui2d>
 80090de:	2201      	movs	r2, #1
 80090e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80090e4:	3e01      	subs	r6, #1
 80090e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80090e8:	e776      	b.n	8008fd8 <_dtoa_r+0x100>
 80090ea:	2301      	movs	r3, #1
 80090ec:	e7b7      	b.n	800905e <_dtoa_r+0x186>
 80090ee:	9010      	str	r0, [sp, #64]	@ 0x40
 80090f0:	e7b6      	b.n	8009060 <_dtoa_r+0x188>
 80090f2:	9b00      	ldr	r3, [sp, #0]
 80090f4:	1bdb      	subs	r3, r3, r7
 80090f6:	9300      	str	r3, [sp, #0]
 80090f8:	427b      	negs	r3, r7
 80090fa:	9308      	str	r3, [sp, #32]
 80090fc:	2300      	movs	r3, #0
 80090fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8009100:	e7c3      	b.n	800908a <_dtoa_r+0x1b2>
 8009102:	2301      	movs	r3, #1
 8009104:	9309      	str	r3, [sp, #36]	@ 0x24
 8009106:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009108:	eb07 0b03 	add.w	fp, r7, r3
 800910c:	f10b 0301 	add.w	r3, fp, #1
 8009110:	2b01      	cmp	r3, #1
 8009112:	9303      	str	r3, [sp, #12]
 8009114:	bfb8      	it	lt
 8009116:	2301      	movlt	r3, #1
 8009118:	e006      	b.n	8009128 <_dtoa_r+0x250>
 800911a:	2301      	movs	r3, #1
 800911c:	9309      	str	r3, [sp, #36]	@ 0x24
 800911e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009120:	2b00      	cmp	r3, #0
 8009122:	dd28      	ble.n	8009176 <_dtoa_r+0x29e>
 8009124:	469b      	mov	fp, r3
 8009126:	9303      	str	r3, [sp, #12]
 8009128:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800912c:	2100      	movs	r1, #0
 800912e:	2204      	movs	r2, #4
 8009130:	f102 0514 	add.w	r5, r2, #20
 8009134:	429d      	cmp	r5, r3
 8009136:	d926      	bls.n	8009186 <_dtoa_r+0x2ae>
 8009138:	6041      	str	r1, [r0, #4]
 800913a:	4648      	mov	r0, r9
 800913c:	f000 fd9c 	bl	8009c78 <_Balloc>
 8009140:	4682      	mov	sl, r0
 8009142:	2800      	cmp	r0, #0
 8009144:	d142      	bne.n	80091cc <_dtoa_r+0x2f4>
 8009146:	4b1e      	ldr	r3, [pc, #120]	@ (80091c0 <_dtoa_r+0x2e8>)
 8009148:	4602      	mov	r2, r0
 800914a:	f240 11af 	movw	r1, #431	@ 0x1af
 800914e:	e6da      	b.n	8008f06 <_dtoa_r+0x2e>
 8009150:	2300      	movs	r3, #0
 8009152:	e7e3      	b.n	800911c <_dtoa_r+0x244>
 8009154:	2300      	movs	r3, #0
 8009156:	e7d5      	b.n	8009104 <_dtoa_r+0x22c>
 8009158:	2401      	movs	r4, #1
 800915a:	2300      	movs	r3, #0
 800915c:	9307      	str	r3, [sp, #28]
 800915e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009160:	f04f 3bff 	mov.w	fp, #4294967295
 8009164:	2200      	movs	r2, #0
 8009166:	f8cd b00c 	str.w	fp, [sp, #12]
 800916a:	2312      	movs	r3, #18
 800916c:	920c      	str	r2, [sp, #48]	@ 0x30
 800916e:	e7db      	b.n	8009128 <_dtoa_r+0x250>
 8009170:	2301      	movs	r3, #1
 8009172:	9309      	str	r3, [sp, #36]	@ 0x24
 8009174:	e7f4      	b.n	8009160 <_dtoa_r+0x288>
 8009176:	f04f 0b01 	mov.w	fp, #1
 800917a:	f8cd b00c 	str.w	fp, [sp, #12]
 800917e:	465b      	mov	r3, fp
 8009180:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009184:	e7d0      	b.n	8009128 <_dtoa_r+0x250>
 8009186:	3101      	adds	r1, #1
 8009188:	0052      	lsls	r2, r2, #1
 800918a:	e7d1      	b.n	8009130 <_dtoa_r+0x258>
 800918c:	f3af 8000 	nop.w
 8009190:	636f4361 	.word	0x636f4361
 8009194:	3fd287a7 	.word	0x3fd287a7
 8009198:	8b60c8b3 	.word	0x8b60c8b3
 800919c:	3fc68a28 	.word	0x3fc68a28
 80091a0:	509f79fb 	.word	0x509f79fb
 80091a4:	3fd34413 	.word	0x3fd34413
 80091a8:	0800c5ca 	.word	0x0800c5ca
 80091ac:	0800c5e1 	.word	0x0800c5e1
 80091b0:	7ff00000 	.word	0x7ff00000
 80091b4:	0800c595 	.word	0x0800c595
 80091b8:	3ff80000 	.word	0x3ff80000
 80091bc:	0800c790 	.word	0x0800c790
 80091c0:	0800c639 	.word	0x0800c639
 80091c4:	0800c5c6 	.word	0x0800c5c6
 80091c8:	0800c594 	.word	0x0800c594
 80091cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80091d0:	6018      	str	r0, [r3, #0]
 80091d2:	9b03      	ldr	r3, [sp, #12]
 80091d4:	2b0e      	cmp	r3, #14
 80091d6:	f200 80a1 	bhi.w	800931c <_dtoa_r+0x444>
 80091da:	2c00      	cmp	r4, #0
 80091dc:	f000 809e 	beq.w	800931c <_dtoa_r+0x444>
 80091e0:	2f00      	cmp	r7, #0
 80091e2:	dd33      	ble.n	800924c <_dtoa_r+0x374>
 80091e4:	4b9c      	ldr	r3, [pc, #624]	@ (8009458 <_dtoa_r+0x580>)
 80091e6:	f007 020f 	and.w	r2, r7, #15
 80091ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ee:	ed93 7b00 	vldr	d7, [r3]
 80091f2:	05f8      	lsls	r0, r7, #23
 80091f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80091f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80091fc:	d516      	bpl.n	800922c <_dtoa_r+0x354>
 80091fe:	4b97      	ldr	r3, [pc, #604]	@ (800945c <_dtoa_r+0x584>)
 8009200:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009204:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009208:	f7f7 fb20 	bl	800084c <__aeabi_ddiv>
 800920c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009210:	f004 040f 	and.w	r4, r4, #15
 8009214:	2603      	movs	r6, #3
 8009216:	4d91      	ldr	r5, [pc, #580]	@ (800945c <_dtoa_r+0x584>)
 8009218:	b954      	cbnz	r4, 8009230 <_dtoa_r+0x358>
 800921a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800921e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009222:	f7f7 fb13 	bl	800084c <__aeabi_ddiv>
 8009226:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800922a:	e028      	b.n	800927e <_dtoa_r+0x3a6>
 800922c:	2602      	movs	r6, #2
 800922e:	e7f2      	b.n	8009216 <_dtoa_r+0x33e>
 8009230:	07e1      	lsls	r1, r4, #31
 8009232:	d508      	bpl.n	8009246 <_dtoa_r+0x36e>
 8009234:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009238:	e9d5 2300 	ldrd	r2, r3, [r5]
 800923c:	f7f7 f9dc 	bl	80005f8 <__aeabi_dmul>
 8009240:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009244:	3601      	adds	r6, #1
 8009246:	1064      	asrs	r4, r4, #1
 8009248:	3508      	adds	r5, #8
 800924a:	e7e5      	b.n	8009218 <_dtoa_r+0x340>
 800924c:	f000 80af 	beq.w	80093ae <_dtoa_r+0x4d6>
 8009250:	427c      	negs	r4, r7
 8009252:	4b81      	ldr	r3, [pc, #516]	@ (8009458 <_dtoa_r+0x580>)
 8009254:	4d81      	ldr	r5, [pc, #516]	@ (800945c <_dtoa_r+0x584>)
 8009256:	f004 020f 	and.w	r2, r4, #15
 800925a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800925e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009262:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009266:	f7f7 f9c7 	bl	80005f8 <__aeabi_dmul>
 800926a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800926e:	1124      	asrs	r4, r4, #4
 8009270:	2300      	movs	r3, #0
 8009272:	2602      	movs	r6, #2
 8009274:	2c00      	cmp	r4, #0
 8009276:	f040 808f 	bne.w	8009398 <_dtoa_r+0x4c0>
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1d3      	bne.n	8009226 <_dtoa_r+0x34e>
 800927e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009280:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009284:	2b00      	cmp	r3, #0
 8009286:	f000 8094 	beq.w	80093b2 <_dtoa_r+0x4da>
 800928a:	4b75      	ldr	r3, [pc, #468]	@ (8009460 <_dtoa_r+0x588>)
 800928c:	2200      	movs	r2, #0
 800928e:	4620      	mov	r0, r4
 8009290:	4629      	mov	r1, r5
 8009292:	f7f7 fc23 	bl	8000adc <__aeabi_dcmplt>
 8009296:	2800      	cmp	r0, #0
 8009298:	f000 808b 	beq.w	80093b2 <_dtoa_r+0x4da>
 800929c:	9b03      	ldr	r3, [sp, #12]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f000 8087 	beq.w	80093b2 <_dtoa_r+0x4da>
 80092a4:	f1bb 0f00 	cmp.w	fp, #0
 80092a8:	dd34      	ble.n	8009314 <_dtoa_r+0x43c>
 80092aa:	4620      	mov	r0, r4
 80092ac:	4b6d      	ldr	r3, [pc, #436]	@ (8009464 <_dtoa_r+0x58c>)
 80092ae:	2200      	movs	r2, #0
 80092b0:	4629      	mov	r1, r5
 80092b2:	f7f7 f9a1 	bl	80005f8 <__aeabi_dmul>
 80092b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092ba:	f107 38ff 	add.w	r8, r7, #4294967295
 80092be:	3601      	adds	r6, #1
 80092c0:	465c      	mov	r4, fp
 80092c2:	4630      	mov	r0, r6
 80092c4:	f7f7 f92e 	bl	8000524 <__aeabi_i2d>
 80092c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092cc:	f7f7 f994 	bl	80005f8 <__aeabi_dmul>
 80092d0:	4b65      	ldr	r3, [pc, #404]	@ (8009468 <_dtoa_r+0x590>)
 80092d2:	2200      	movs	r2, #0
 80092d4:	f7f6 ffda 	bl	800028c <__adddf3>
 80092d8:	4605      	mov	r5, r0
 80092da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80092de:	2c00      	cmp	r4, #0
 80092e0:	d16a      	bne.n	80093b8 <_dtoa_r+0x4e0>
 80092e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092e6:	4b61      	ldr	r3, [pc, #388]	@ (800946c <_dtoa_r+0x594>)
 80092e8:	2200      	movs	r2, #0
 80092ea:	f7f6 ffcd 	bl	8000288 <__aeabi_dsub>
 80092ee:	4602      	mov	r2, r0
 80092f0:	460b      	mov	r3, r1
 80092f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80092f6:	462a      	mov	r2, r5
 80092f8:	4633      	mov	r3, r6
 80092fa:	f7f7 fc0d 	bl	8000b18 <__aeabi_dcmpgt>
 80092fe:	2800      	cmp	r0, #0
 8009300:	f040 8298 	bne.w	8009834 <_dtoa_r+0x95c>
 8009304:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009308:	462a      	mov	r2, r5
 800930a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800930e:	f7f7 fbe5 	bl	8000adc <__aeabi_dcmplt>
 8009312:	bb38      	cbnz	r0, 8009364 <_dtoa_r+0x48c>
 8009314:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009318:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800931c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800931e:	2b00      	cmp	r3, #0
 8009320:	f2c0 8157 	blt.w	80095d2 <_dtoa_r+0x6fa>
 8009324:	2f0e      	cmp	r7, #14
 8009326:	f300 8154 	bgt.w	80095d2 <_dtoa_r+0x6fa>
 800932a:	4b4b      	ldr	r3, [pc, #300]	@ (8009458 <_dtoa_r+0x580>)
 800932c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009330:	ed93 7b00 	vldr	d7, [r3]
 8009334:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009336:	2b00      	cmp	r3, #0
 8009338:	ed8d 7b00 	vstr	d7, [sp]
 800933c:	f280 80e5 	bge.w	800950a <_dtoa_r+0x632>
 8009340:	9b03      	ldr	r3, [sp, #12]
 8009342:	2b00      	cmp	r3, #0
 8009344:	f300 80e1 	bgt.w	800950a <_dtoa_r+0x632>
 8009348:	d10c      	bne.n	8009364 <_dtoa_r+0x48c>
 800934a:	4b48      	ldr	r3, [pc, #288]	@ (800946c <_dtoa_r+0x594>)
 800934c:	2200      	movs	r2, #0
 800934e:	ec51 0b17 	vmov	r0, r1, d7
 8009352:	f7f7 f951 	bl	80005f8 <__aeabi_dmul>
 8009356:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800935a:	f7f7 fbd3 	bl	8000b04 <__aeabi_dcmpge>
 800935e:	2800      	cmp	r0, #0
 8009360:	f000 8266 	beq.w	8009830 <_dtoa_r+0x958>
 8009364:	2400      	movs	r4, #0
 8009366:	4625      	mov	r5, r4
 8009368:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800936a:	4656      	mov	r6, sl
 800936c:	ea6f 0803 	mvn.w	r8, r3
 8009370:	2700      	movs	r7, #0
 8009372:	4621      	mov	r1, r4
 8009374:	4648      	mov	r0, r9
 8009376:	f000 fcbf 	bl	8009cf8 <_Bfree>
 800937a:	2d00      	cmp	r5, #0
 800937c:	f000 80bd 	beq.w	80094fa <_dtoa_r+0x622>
 8009380:	b12f      	cbz	r7, 800938e <_dtoa_r+0x4b6>
 8009382:	42af      	cmp	r7, r5
 8009384:	d003      	beq.n	800938e <_dtoa_r+0x4b6>
 8009386:	4639      	mov	r1, r7
 8009388:	4648      	mov	r0, r9
 800938a:	f000 fcb5 	bl	8009cf8 <_Bfree>
 800938e:	4629      	mov	r1, r5
 8009390:	4648      	mov	r0, r9
 8009392:	f000 fcb1 	bl	8009cf8 <_Bfree>
 8009396:	e0b0      	b.n	80094fa <_dtoa_r+0x622>
 8009398:	07e2      	lsls	r2, r4, #31
 800939a:	d505      	bpl.n	80093a8 <_dtoa_r+0x4d0>
 800939c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80093a0:	f7f7 f92a 	bl	80005f8 <__aeabi_dmul>
 80093a4:	3601      	adds	r6, #1
 80093a6:	2301      	movs	r3, #1
 80093a8:	1064      	asrs	r4, r4, #1
 80093aa:	3508      	adds	r5, #8
 80093ac:	e762      	b.n	8009274 <_dtoa_r+0x39c>
 80093ae:	2602      	movs	r6, #2
 80093b0:	e765      	b.n	800927e <_dtoa_r+0x3a6>
 80093b2:	9c03      	ldr	r4, [sp, #12]
 80093b4:	46b8      	mov	r8, r7
 80093b6:	e784      	b.n	80092c2 <_dtoa_r+0x3ea>
 80093b8:	4b27      	ldr	r3, [pc, #156]	@ (8009458 <_dtoa_r+0x580>)
 80093ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80093c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80093c4:	4454      	add	r4, sl
 80093c6:	2900      	cmp	r1, #0
 80093c8:	d054      	beq.n	8009474 <_dtoa_r+0x59c>
 80093ca:	4929      	ldr	r1, [pc, #164]	@ (8009470 <_dtoa_r+0x598>)
 80093cc:	2000      	movs	r0, #0
 80093ce:	f7f7 fa3d 	bl	800084c <__aeabi_ddiv>
 80093d2:	4633      	mov	r3, r6
 80093d4:	462a      	mov	r2, r5
 80093d6:	f7f6 ff57 	bl	8000288 <__aeabi_dsub>
 80093da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80093de:	4656      	mov	r6, sl
 80093e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093e4:	f7f7 fbb8 	bl	8000b58 <__aeabi_d2iz>
 80093e8:	4605      	mov	r5, r0
 80093ea:	f7f7 f89b 	bl	8000524 <__aeabi_i2d>
 80093ee:	4602      	mov	r2, r0
 80093f0:	460b      	mov	r3, r1
 80093f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093f6:	f7f6 ff47 	bl	8000288 <__aeabi_dsub>
 80093fa:	3530      	adds	r5, #48	@ 0x30
 80093fc:	4602      	mov	r2, r0
 80093fe:	460b      	mov	r3, r1
 8009400:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009404:	f806 5b01 	strb.w	r5, [r6], #1
 8009408:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800940c:	f7f7 fb66 	bl	8000adc <__aeabi_dcmplt>
 8009410:	2800      	cmp	r0, #0
 8009412:	d172      	bne.n	80094fa <_dtoa_r+0x622>
 8009414:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009418:	4911      	ldr	r1, [pc, #68]	@ (8009460 <_dtoa_r+0x588>)
 800941a:	2000      	movs	r0, #0
 800941c:	f7f6 ff34 	bl	8000288 <__aeabi_dsub>
 8009420:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009424:	f7f7 fb5a 	bl	8000adc <__aeabi_dcmplt>
 8009428:	2800      	cmp	r0, #0
 800942a:	f040 80b4 	bne.w	8009596 <_dtoa_r+0x6be>
 800942e:	42a6      	cmp	r6, r4
 8009430:	f43f af70 	beq.w	8009314 <_dtoa_r+0x43c>
 8009434:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009438:	4b0a      	ldr	r3, [pc, #40]	@ (8009464 <_dtoa_r+0x58c>)
 800943a:	2200      	movs	r2, #0
 800943c:	f7f7 f8dc 	bl	80005f8 <__aeabi_dmul>
 8009440:	4b08      	ldr	r3, [pc, #32]	@ (8009464 <_dtoa_r+0x58c>)
 8009442:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009446:	2200      	movs	r2, #0
 8009448:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800944c:	f7f7 f8d4 	bl	80005f8 <__aeabi_dmul>
 8009450:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009454:	e7c4      	b.n	80093e0 <_dtoa_r+0x508>
 8009456:	bf00      	nop
 8009458:	0800c790 	.word	0x0800c790
 800945c:	0800c768 	.word	0x0800c768
 8009460:	3ff00000 	.word	0x3ff00000
 8009464:	40240000 	.word	0x40240000
 8009468:	401c0000 	.word	0x401c0000
 800946c:	40140000 	.word	0x40140000
 8009470:	3fe00000 	.word	0x3fe00000
 8009474:	4631      	mov	r1, r6
 8009476:	4628      	mov	r0, r5
 8009478:	f7f7 f8be 	bl	80005f8 <__aeabi_dmul>
 800947c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009480:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009482:	4656      	mov	r6, sl
 8009484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009488:	f7f7 fb66 	bl	8000b58 <__aeabi_d2iz>
 800948c:	4605      	mov	r5, r0
 800948e:	f7f7 f849 	bl	8000524 <__aeabi_i2d>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800949a:	f7f6 fef5 	bl	8000288 <__aeabi_dsub>
 800949e:	3530      	adds	r5, #48	@ 0x30
 80094a0:	f806 5b01 	strb.w	r5, [r6], #1
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	42a6      	cmp	r6, r4
 80094aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094ae:	f04f 0200 	mov.w	r2, #0
 80094b2:	d124      	bne.n	80094fe <_dtoa_r+0x626>
 80094b4:	4baf      	ldr	r3, [pc, #700]	@ (8009774 <_dtoa_r+0x89c>)
 80094b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80094ba:	f7f6 fee7 	bl	800028c <__adddf3>
 80094be:	4602      	mov	r2, r0
 80094c0:	460b      	mov	r3, r1
 80094c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094c6:	f7f7 fb27 	bl	8000b18 <__aeabi_dcmpgt>
 80094ca:	2800      	cmp	r0, #0
 80094cc:	d163      	bne.n	8009596 <_dtoa_r+0x6be>
 80094ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80094d2:	49a8      	ldr	r1, [pc, #672]	@ (8009774 <_dtoa_r+0x89c>)
 80094d4:	2000      	movs	r0, #0
 80094d6:	f7f6 fed7 	bl	8000288 <__aeabi_dsub>
 80094da:	4602      	mov	r2, r0
 80094dc:	460b      	mov	r3, r1
 80094de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094e2:	f7f7 fafb 	bl	8000adc <__aeabi_dcmplt>
 80094e6:	2800      	cmp	r0, #0
 80094e8:	f43f af14 	beq.w	8009314 <_dtoa_r+0x43c>
 80094ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80094ee:	1e73      	subs	r3, r6, #1
 80094f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80094f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80094f6:	2b30      	cmp	r3, #48	@ 0x30
 80094f8:	d0f8      	beq.n	80094ec <_dtoa_r+0x614>
 80094fa:	4647      	mov	r7, r8
 80094fc:	e03b      	b.n	8009576 <_dtoa_r+0x69e>
 80094fe:	4b9e      	ldr	r3, [pc, #632]	@ (8009778 <_dtoa_r+0x8a0>)
 8009500:	f7f7 f87a 	bl	80005f8 <__aeabi_dmul>
 8009504:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009508:	e7bc      	b.n	8009484 <_dtoa_r+0x5ac>
 800950a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800950e:	4656      	mov	r6, sl
 8009510:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009514:	4620      	mov	r0, r4
 8009516:	4629      	mov	r1, r5
 8009518:	f7f7 f998 	bl	800084c <__aeabi_ddiv>
 800951c:	f7f7 fb1c 	bl	8000b58 <__aeabi_d2iz>
 8009520:	4680      	mov	r8, r0
 8009522:	f7f6 ffff 	bl	8000524 <__aeabi_i2d>
 8009526:	e9dd 2300 	ldrd	r2, r3, [sp]
 800952a:	f7f7 f865 	bl	80005f8 <__aeabi_dmul>
 800952e:	4602      	mov	r2, r0
 8009530:	460b      	mov	r3, r1
 8009532:	4620      	mov	r0, r4
 8009534:	4629      	mov	r1, r5
 8009536:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800953a:	f7f6 fea5 	bl	8000288 <__aeabi_dsub>
 800953e:	f806 4b01 	strb.w	r4, [r6], #1
 8009542:	9d03      	ldr	r5, [sp, #12]
 8009544:	eba6 040a 	sub.w	r4, r6, sl
 8009548:	42a5      	cmp	r5, r4
 800954a:	4602      	mov	r2, r0
 800954c:	460b      	mov	r3, r1
 800954e:	d133      	bne.n	80095b8 <_dtoa_r+0x6e0>
 8009550:	f7f6 fe9c 	bl	800028c <__adddf3>
 8009554:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009558:	4604      	mov	r4, r0
 800955a:	460d      	mov	r5, r1
 800955c:	f7f7 fadc 	bl	8000b18 <__aeabi_dcmpgt>
 8009560:	b9c0      	cbnz	r0, 8009594 <_dtoa_r+0x6bc>
 8009562:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009566:	4620      	mov	r0, r4
 8009568:	4629      	mov	r1, r5
 800956a:	f7f7 faad 	bl	8000ac8 <__aeabi_dcmpeq>
 800956e:	b110      	cbz	r0, 8009576 <_dtoa_r+0x69e>
 8009570:	f018 0f01 	tst.w	r8, #1
 8009574:	d10e      	bne.n	8009594 <_dtoa_r+0x6bc>
 8009576:	9902      	ldr	r1, [sp, #8]
 8009578:	4648      	mov	r0, r9
 800957a:	f000 fbbd 	bl	8009cf8 <_Bfree>
 800957e:	2300      	movs	r3, #0
 8009580:	7033      	strb	r3, [r6, #0]
 8009582:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009584:	3701      	adds	r7, #1
 8009586:	601f      	str	r7, [r3, #0]
 8009588:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800958a:	2b00      	cmp	r3, #0
 800958c:	f000 824b 	beq.w	8009a26 <_dtoa_r+0xb4e>
 8009590:	601e      	str	r6, [r3, #0]
 8009592:	e248      	b.n	8009a26 <_dtoa_r+0xb4e>
 8009594:	46b8      	mov	r8, r7
 8009596:	4633      	mov	r3, r6
 8009598:	461e      	mov	r6, r3
 800959a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800959e:	2a39      	cmp	r2, #57	@ 0x39
 80095a0:	d106      	bne.n	80095b0 <_dtoa_r+0x6d8>
 80095a2:	459a      	cmp	sl, r3
 80095a4:	d1f8      	bne.n	8009598 <_dtoa_r+0x6c0>
 80095a6:	2230      	movs	r2, #48	@ 0x30
 80095a8:	f108 0801 	add.w	r8, r8, #1
 80095ac:	f88a 2000 	strb.w	r2, [sl]
 80095b0:	781a      	ldrb	r2, [r3, #0]
 80095b2:	3201      	adds	r2, #1
 80095b4:	701a      	strb	r2, [r3, #0]
 80095b6:	e7a0      	b.n	80094fa <_dtoa_r+0x622>
 80095b8:	4b6f      	ldr	r3, [pc, #444]	@ (8009778 <_dtoa_r+0x8a0>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	f7f7 f81c 	bl	80005f8 <__aeabi_dmul>
 80095c0:	2200      	movs	r2, #0
 80095c2:	2300      	movs	r3, #0
 80095c4:	4604      	mov	r4, r0
 80095c6:	460d      	mov	r5, r1
 80095c8:	f7f7 fa7e 	bl	8000ac8 <__aeabi_dcmpeq>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	d09f      	beq.n	8009510 <_dtoa_r+0x638>
 80095d0:	e7d1      	b.n	8009576 <_dtoa_r+0x69e>
 80095d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095d4:	2a00      	cmp	r2, #0
 80095d6:	f000 80ea 	beq.w	80097ae <_dtoa_r+0x8d6>
 80095da:	9a07      	ldr	r2, [sp, #28]
 80095dc:	2a01      	cmp	r2, #1
 80095de:	f300 80cd 	bgt.w	800977c <_dtoa_r+0x8a4>
 80095e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80095e4:	2a00      	cmp	r2, #0
 80095e6:	f000 80c1 	beq.w	800976c <_dtoa_r+0x894>
 80095ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80095ee:	9c08      	ldr	r4, [sp, #32]
 80095f0:	9e00      	ldr	r6, [sp, #0]
 80095f2:	9a00      	ldr	r2, [sp, #0]
 80095f4:	441a      	add	r2, r3
 80095f6:	9200      	str	r2, [sp, #0]
 80095f8:	9a06      	ldr	r2, [sp, #24]
 80095fa:	2101      	movs	r1, #1
 80095fc:	441a      	add	r2, r3
 80095fe:	4648      	mov	r0, r9
 8009600:	9206      	str	r2, [sp, #24]
 8009602:	f000 fc77 	bl	8009ef4 <__i2b>
 8009606:	4605      	mov	r5, r0
 8009608:	b166      	cbz	r6, 8009624 <_dtoa_r+0x74c>
 800960a:	9b06      	ldr	r3, [sp, #24]
 800960c:	2b00      	cmp	r3, #0
 800960e:	dd09      	ble.n	8009624 <_dtoa_r+0x74c>
 8009610:	42b3      	cmp	r3, r6
 8009612:	9a00      	ldr	r2, [sp, #0]
 8009614:	bfa8      	it	ge
 8009616:	4633      	movge	r3, r6
 8009618:	1ad2      	subs	r2, r2, r3
 800961a:	9200      	str	r2, [sp, #0]
 800961c:	9a06      	ldr	r2, [sp, #24]
 800961e:	1af6      	subs	r6, r6, r3
 8009620:	1ad3      	subs	r3, r2, r3
 8009622:	9306      	str	r3, [sp, #24]
 8009624:	9b08      	ldr	r3, [sp, #32]
 8009626:	b30b      	cbz	r3, 800966c <_dtoa_r+0x794>
 8009628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800962a:	2b00      	cmp	r3, #0
 800962c:	f000 80c6 	beq.w	80097bc <_dtoa_r+0x8e4>
 8009630:	2c00      	cmp	r4, #0
 8009632:	f000 80c0 	beq.w	80097b6 <_dtoa_r+0x8de>
 8009636:	4629      	mov	r1, r5
 8009638:	4622      	mov	r2, r4
 800963a:	4648      	mov	r0, r9
 800963c:	f000 fd12 	bl	800a064 <__pow5mult>
 8009640:	9a02      	ldr	r2, [sp, #8]
 8009642:	4601      	mov	r1, r0
 8009644:	4605      	mov	r5, r0
 8009646:	4648      	mov	r0, r9
 8009648:	f000 fc6a 	bl	8009f20 <__multiply>
 800964c:	9902      	ldr	r1, [sp, #8]
 800964e:	4680      	mov	r8, r0
 8009650:	4648      	mov	r0, r9
 8009652:	f000 fb51 	bl	8009cf8 <_Bfree>
 8009656:	9b08      	ldr	r3, [sp, #32]
 8009658:	1b1b      	subs	r3, r3, r4
 800965a:	9308      	str	r3, [sp, #32]
 800965c:	f000 80b1 	beq.w	80097c2 <_dtoa_r+0x8ea>
 8009660:	9a08      	ldr	r2, [sp, #32]
 8009662:	4641      	mov	r1, r8
 8009664:	4648      	mov	r0, r9
 8009666:	f000 fcfd 	bl	800a064 <__pow5mult>
 800966a:	9002      	str	r0, [sp, #8]
 800966c:	2101      	movs	r1, #1
 800966e:	4648      	mov	r0, r9
 8009670:	f000 fc40 	bl	8009ef4 <__i2b>
 8009674:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009676:	4604      	mov	r4, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	f000 81d8 	beq.w	8009a2e <_dtoa_r+0xb56>
 800967e:	461a      	mov	r2, r3
 8009680:	4601      	mov	r1, r0
 8009682:	4648      	mov	r0, r9
 8009684:	f000 fcee 	bl	800a064 <__pow5mult>
 8009688:	9b07      	ldr	r3, [sp, #28]
 800968a:	2b01      	cmp	r3, #1
 800968c:	4604      	mov	r4, r0
 800968e:	f300 809f 	bgt.w	80097d0 <_dtoa_r+0x8f8>
 8009692:	9b04      	ldr	r3, [sp, #16]
 8009694:	2b00      	cmp	r3, #0
 8009696:	f040 8097 	bne.w	80097c8 <_dtoa_r+0x8f0>
 800969a:	9b05      	ldr	r3, [sp, #20]
 800969c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f040 8093 	bne.w	80097cc <_dtoa_r+0x8f4>
 80096a6:	9b05      	ldr	r3, [sp, #20]
 80096a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80096ac:	0d1b      	lsrs	r3, r3, #20
 80096ae:	051b      	lsls	r3, r3, #20
 80096b0:	b133      	cbz	r3, 80096c0 <_dtoa_r+0x7e8>
 80096b2:	9b00      	ldr	r3, [sp, #0]
 80096b4:	3301      	adds	r3, #1
 80096b6:	9300      	str	r3, [sp, #0]
 80096b8:	9b06      	ldr	r3, [sp, #24]
 80096ba:	3301      	adds	r3, #1
 80096bc:	9306      	str	r3, [sp, #24]
 80096be:	2301      	movs	r3, #1
 80096c0:	9308      	str	r3, [sp, #32]
 80096c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	f000 81b8 	beq.w	8009a3a <_dtoa_r+0xb62>
 80096ca:	6923      	ldr	r3, [r4, #16]
 80096cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80096d0:	6918      	ldr	r0, [r3, #16]
 80096d2:	f000 fbc3 	bl	8009e5c <__hi0bits>
 80096d6:	f1c0 0020 	rsb	r0, r0, #32
 80096da:	9b06      	ldr	r3, [sp, #24]
 80096dc:	4418      	add	r0, r3
 80096de:	f010 001f 	ands.w	r0, r0, #31
 80096e2:	f000 8082 	beq.w	80097ea <_dtoa_r+0x912>
 80096e6:	f1c0 0320 	rsb	r3, r0, #32
 80096ea:	2b04      	cmp	r3, #4
 80096ec:	dd73      	ble.n	80097d6 <_dtoa_r+0x8fe>
 80096ee:	9b00      	ldr	r3, [sp, #0]
 80096f0:	f1c0 001c 	rsb	r0, r0, #28
 80096f4:	4403      	add	r3, r0
 80096f6:	9300      	str	r3, [sp, #0]
 80096f8:	9b06      	ldr	r3, [sp, #24]
 80096fa:	4403      	add	r3, r0
 80096fc:	4406      	add	r6, r0
 80096fe:	9306      	str	r3, [sp, #24]
 8009700:	9b00      	ldr	r3, [sp, #0]
 8009702:	2b00      	cmp	r3, #0
 8009704:	dd05      	ble.n	8009712 <_dtoa_r+0x83a>
 8009706:	9902      	ldr	r1, [sp, #8]
 8009708:	461a      	mov	r2, r3
 800970a:	4648      	mov	r0, r9
 800970c:	f000 fd04 	bl	800a118 <__lshift>
 8009710:	9002      	str	r0, [sp, #8]
 8009712:	9b06      	ldr	r3, [sp, #24]
 8009714:	2b00      	cmp	r3, #0
 8009716:	dd05      	ble.n	8009724 <_dtoa_r+0x84c>
 8009718:	4621      	mov	r1, r4
 800971a:	461a      	mov	r2, r3
 800971c:	4648      	mov	r0, r9
 800971e:	f000 fcfb 	bl	800a118 <__lshift>
 8009722:	4604      	mov	r4, r0
 8009724:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009726:	2b00      	cmp	r3, #0
 8009728:	d061      	beq.n	80097ee <_dtoa_r+0x916>
 800972a:	9802      	ldr	r0, [sp, #8]
 800972c:	4621      	mov	r1, r4
 800972e:	f000 fd5f 	bl	800a1f0 <__mcmp>
 8009732:	2800      	cmp	r0, #0
 8009734:	da5b      	bge.n	80097ee <_dtoa_r+0x916>
 8009736:	2300      	movs	r3, #0
 8009738:	9902      	ldr	r1, [sp, #8]
 800973a:	220a      	movs	r2, #10
 800973c:	4648      	mov	r0, r9
 800973e:	f000 fafd 	bl	8009d3c <__multadd>
 8009742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009744:	9002      	str	r0, [sp, #8]
 8009746:	f107 38ff 	add.w	r8, r7, #4294967295
 800974a:	2b00      	cmp	r3, #0
 800974c:	f000 8177 	beq.w	8009a3e <_dtoa_r+0xb66>
 8009750:	4629      	mov	r1, r5
 8009752:	2300      	movs	r3, #0
 8009754:	220a      	movs	r2, #10
 8009756:	4648      	mov	r0, r9
 8009758:	f000 faf0 	bl	8009d3c <__multadd>
 800975c:	f1bb 0f00 	cmp.w	fp, #0
 8009760:	4605      	mov	r5, r0
 8009762:	dc6f      	bgt.n	8009844 <_dtoa_r+0x96c>
 8009764:	9b07      	ldr	r3, [sp, #28]
 8009766:	2b02      	cmp	r3, #2
 8009768:	dc49      	bgt.n	80097fe <_dtoa_r+0x926>
 800976a:	e06b      	b.n	8009844 <_dtoa_r+0x96c>
 800976c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800976e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009772:	e73c      	b.n	80095ee <_dtoa_r+0x716>
 8009774:	3fe00000 	.word	0x3fe00000
 8009778:	40240000 	.word	0x40240000
 800977c:	9b03      	ldr	r3, [sp, #12]
 800977e:	1e5c      	subs	r4, r3, #1
 8009780:	9b08      	ldr	r3, [sp, #32]
 8009782:	42a3      	cmp	r3, r4
 8009784:	db09      	blt.n	800979a <_dtoa_r+0x8c2>
 8009786:	1b1c      	subs	r4, r3, r4
 8009788:	9b03      	ldr	r3, [sp, #12]
 800978a:	2b00      	cmp	r3, #0
 800978c:	f6bf af30 	bge.w	80095f0 <_dtoa_r+0x718>
 8009790:	9b00      	ldr	r3, [sp, #0]
 8009792:	9a03      	ldr	r2, [sp, #12]
 8009794:	1a9e      	subs	r6, r3, r2
 8009796:	2300      	movs	r3, #0
 8009798:	e72b      	b.n	80095f2 <_dtoa_r+0x71a>
 800979a:	9b08      	ldr	r3, [sp, #32]
 800979c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800979e:	9408      	str	r4, [sp, #32]
 80097a0:	1ae3      	subs	r3, r4, r3
 80097a2:	441a      	add	r2, r3
 80097a4:	9e00      	ldr	r6, [sp, #0]
 80097a6:	9b03      	ldr	r3, [sp, #12]
 80097a8:	920d      	str	r2, [sp, #52]	@ 0x34
 80097aa:	2400      	movs	r4, #0
 80097ac:	e721      	b.n	80095f2 <_dtoa_r+0x71a>
 80097ae:	9c08      	ldr	r4, [sp, #32]
 80097b0:	9e00      	ldr	r6, [sp, #0]
 80097b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80097b4:	e728      	b.n	8009608 <_dtoa_r+0x730>
 80097b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80097ba:	e751      	b.n	8009660 <_dtoa_r+0x788>
 80097bc:	9a08      	ldr	r2, [sp, #32]
 80097be:	9902      	ldr	r1, [sp, #8]
 80097c0:	e750      	b.n	8009664 <_dtoa_r+0x78c>
 80097c2:	f8cd 8008 	str.w	r8, [sp, #8]
 80097c6:	e751      	b.n	800966c <_dtoa_r+0x794>
 80097c8:	2300      	movs	r3, #0
 80097ca:	e779      	b.n	80096c0 <_dtoa_r+0x7e8>
 80097cc:	9b04      	ldr	r3, [sp, #16]
 80097ce:	e777      	b.n	80096c0 <_dtoa_r+0x7e8>
 80097d0:	2300      	movs	r3, #0
 80097d2:	9308      	str	r3, [sp, #32]
 80097d4:	e779      	b.n	80096ca <_dtoa_r+0x7f2>
 80097d6:	d093      	beq.n	8009700 <_dtoa_r+0x828>
 80097d8:	9a00      	ldr	r2, [sp, #0]
 80097da:	331c      	adds	r3, #28
 80097dc:	441a      	add	r2, r3
 80097de:	9200      	str	r2, [sp, #0]
 80097e0:	9a06      	ldr	r2, [sp, #24]
 80097e2:	441a      	add	r2, r3
 80097e4:	441e      	add	r6, r3
 80097e6:	9206      	str	r2, [sp, #24]
 80097e8:	e78a      	b.n	8009700 <_dtoa_r+0x828>
 80097ea:	4603      	mov	r3, r0
 80097ec:	e7f4      	b.n	80097d8 <_dtoa_r+0x900>
 80097ee:	9b03      	ldr	r3, [sp, #12]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	46b8      	mov	r8, r7
 80097f4:	dc20      	bgt.n	8009838 <_dtoa_r+0x960>
 80097f6:	469b      	mov	fp, r3
 80097f8:	9b07      	ldr	r3, [sp, #28]
 80097fa:	2b02      	cmp	r3, #2
 80097fc:	dd1e      	ble.n	800983c <_dtoa_r+0x964>
 80097fe:	f1bb 0f00 	cmp.w	fp, #0
 8009802:	f47f adb1 	bne.w	8009368 <_dtoa_r+0x490>
 8009806:	4621      	mov	r1, r4
 8009808:	465b      	mov	r3, fp
 800980a:	2205      	movs	r2, #5
 800980c:	4648      	mov	r0, r9
 800980e:	f000 fa95 	bl	8009d3c <__multadd>
 8009812:	4601      	mov	r1, r0
 8009814:	4604      	mov	r4, r0
 8009816:	9802      	ldr	r0, [sp, #8]
 8009818:	f000 fcea 	bl	800a1f0 <__mcmp>
 800981c:	2800      	cmp	r0, #0
 800981e:	f77f ada3 	ble.w	8009368 <_dtoa_r+0x490>
 8009822:	4656      	mov	r6, sl
 8009824:	2331      	movs	r3, #49	@ 0x31
 8009826:	f806 3b01 	strb.w	r3, [r6], #1
 800982a:	f108 0801 	add.w	r8, r8, #1
 800982e:	e59f      	b.n	8009370 <_dtoa_r+0x498>
 8009830:	9c03      	ldr	r4, [sp, #12]
 8009832:	46b8      	mov	r8, r7
 8009834:	4625      	mov	r5, r4
 8009836:	e7f4      	b.n	8009822 <_dtoa_r+0x94a>
 8009838:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800983c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800983e:	2b00      	cmp	r3, #0
 8009840:	f000 8101 	beq.w	8009a46 <_dtoa_r+0xb6e>
 8009844:	2e00      	cmp	r6, #0
 8009846:	dd05      	ble.n	8009854 <_dtoa_r+0x97c>
 8009848:	4629      	mov	r1, r5
 800984a:	4632      	mov	r2, r6
 800984c:	4648      	mov	r0, r9
 800984e:	f000 fc63 	bl	800a118 <__lshift>
 8009852:	4605      	mov	r5, r0
 8009854:	9b08      	ldr	r3, [sp, #32]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d05c      	beq.n	8009914 <_dtoa_r+0xa3c>
 800985a:	6869      	ldr	r1, [r5, #4]
 800985c:	4648      	mov	r0, r9
 800985e:	f000 fa0b 	bl	8009c78 <_Balloc>
 8009862:	4606      	mov	r6, r0
 8009864:	b928      	cbnz	r0, 8009872 <_dtoa_r+0x99a>
 8009866:	4b82      	ldr	r3, [pc, #520]	@ (8009a70 <_dtoa_r+0xb98>)
 8009868:	4602      	mov	r2, r0
 800986a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800986e:	f7ff bb4a 	b.w	8008f06 <_dtoa_r+0x2e>
 8009872:	692a      	ldr	r2, [r5, #16]
 8009874:	3202      	adds	r2, #2
 8009876:	0092      	lsls	r2, r2, #2
 8009878:	f105 010c 	add.w	r1, r5, #12
 800987c:	300c      	adds	r0, #12
 800987e:	f7ff fa8c 	bl	8008d9a <memcpy>
 8009882:	2201      	movs	r2, #1
 8009884:	4631      	mov	r1, r6
 8009886:	4648      	mov	r0, r9
 8009888:	f000 fc46 	bl	800a118 <__lshift>
 800988c:	f10a 0301 	add.w	r3, sl, #1
 8009890:	9300      	str	r3, [sp, #0]
 8009892:	eb0a 030b 	add.w	r3, sl, fp
 8009896:	9308      	str	r3, [sp, #32]
 8009898:	9b04      	ldr	r3, [sp, #16]
 800989a:	f003 0301 	and.w	r3, r3, #1
 800989e:	462f      	mov	r7, r5
 80098a0:	9306      	str	r3, [sp, #24]
 80098a2:	4605      	mov	r5, r0
 80098a4:	9b00      	ldr	r3, [sp, #0]
 80098a6:	9802      	ldr	r0, [sp, #8]
 80098a8:	4621      	mov	r1, r4
 80098aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80098ae:	f7ff fa89 	bl	8008dc4 <quorem>
 80098b2:	4603      	mov	r3, r0
 80098b4:	3330      	adds	r3, #48	@ 0x30
 80098b6:	9003      	str	r0, [sp, #12]
 80098b8:	4639      	mov	r1, r7
 80098ba:	9802      	ldr	r0, [sp, #8]
 80098bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80098be:	f000 fc97 	bl	800a1f0 <__mcmp>
 80098c2:	462a      	mov	r2, r5
 80098c4:	9004      	str	r0, [sp, #16]
 80098c6:	4621      	mov	r1, r4
 80098c8:	4648      	mov	r0, r9
 80098ca:	f000 fcad 	bl	800a228 <__mdiff>
 80098ce:	68c2      	ldr	r2, [r0, #12]
 80098d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d2:	4606      	mov	r6, r0
 80098d4:	bb02      	cbnz	r2, 8009918 <_dtoa_r+0xa40>
 80098d6:	4601      	mov	r1, r0
 80098d8:	9802      	ldr	r0, [sp, #8]
 80098da:	f000 fc89 	bl	800a1f0 <__mcmp>
 80098de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e0:	4602      	mov	r2, r0
 80098e2:	4631      	mov	r1, r6
 80098e4:	4648      	mov	r0, r9
 80098e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80098e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ea:	f000 fa05 	bl	8009cf8 <_Bfree>
 80098ee:	9b07      	ldr	r3, [sp, #28]
 80098f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80098f2:	9e00      	ldr	r6, [sp, #0]
 80098f4:	ea42 0103 	orr.w	r1, r2, r3
 80098f8:	9b06      	ldr	r3, [sp, #24]
 80098fa:	4319      	orrs	r1, r3
 80098fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098fe:	d10d      	bne.n	800991c <_dtoa_r+0xa44>
 8009900:	2b39      	cmp	r3, #57	@ 0x39
 8009902:	d027      	beq.n	8009954 <_dtoa_r+0xa7c>
 8009904:	9a04      	ldr	r2, [sp, #16]
 8009906:	2a00      	cmp	r2, #0
 8009908:	dd01      	ble.n	800990e <_dtoa_r+0xa36>
 800990a:	9b03      	ldr	r3, [sp, #12]
 800990c:	3331      	adds	r3, #49	@ 0x31
 800990e:	f88b 3000 	strb.w	r3, [fp]
 8009912:	e52e      	b.n	8009372 <_dtoa_r+0x49a>
 8009914:	4628      	mov	r0, r5
 8009916:	e7b9      	b.n	800988c <_dtoa_r+0x9b4>
 8009918:	2201      	movs	r2, #1
 800991a:	e7e2      	b.n	80098e2 <_dtoa_r+0xa0a>
 800991c:	9904      	ldr	r1, [sp, #16]
 800991e:	2900      	cmp	r1, #0
 8009920:	db04      	blt.n	800992c <_dtoa_r+0xa54>
 8009922:	9807      	ldr	r0, [sp, #28]
 8009924:	4301      	orrs	r1, r0
 8009926:	9806      	ldr	r0, [sp, #24]
 8009928:	4301      	orrs	r1, r0
 800992a:	d120      	bne.n	800996e <_dtoa_r+0xa96>
 800992c:	2a00      	cmp	r2, #0
 800992e:	ddee      	ble.n	800990e <_dtoa_r+0xa36>
 8009930:	9902      	ldr	r1, [sp, #8]
 8009932:	9300      	str	r3, [sp, #0]
 8009934:	2201      	movs	r2, #1
 8009936:	4648      	mov	r0, r9
 8009938:	f000 fbee 	bl	800a118 <__lshift>
 800993c:	4621      	mov	r1, r4
 800993e:	9002      	str	r0, [sp, #8]
 8009940:	f000 fc56 	bl	800a1f0 <__mcmp>
 8009944:	2800      	cmp	r0, #0
 8009946:	9b00      	ldr	r3, [sp, #0]
 8009948:	dc02      	bgt.n	8009950 <_dtoa_r+0xa78>
 800994a:	d1e0      	bne.n	800990e <_dtoa_r+0xa36>
 800994c:	07da      	lsls	r2, r3, #31
 800994e:	d5de      	bpl.n	800990e <_dtoa_r+0xa36>
 8009950:	2b39      	cmp	r3, #57	@ 0x39
 8009952:	d1da      	bne.n	800990a <_dtoa_r+0xa32>
 8009954:	2339      	movs	r3, #57	@ 0x39
 8009956:	f88b 3000 	strb.w	r3, [fp]
 800995a:	4633      	mov	r3, r6
 800995c:	461e      	mov	r6, r3
 800995e:	3b01      	subs	r3, #1
 8009960:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009964:	2a39      	cmp	r2, #57	@ 0x39
 8009966:	d04e      	beq.n	8009a06 <_dtoa_r+0xb2e>
 8009968:	3201      	adds	r2, #1
 800996a:	701a      	strb	r2, [r3, #0]
 800996c:	e501      	b.n	8009372 <_dtoa_r+0x49a>
 800996e:	2a00      	cmp	r2, #0
 8009970:	dd03      	ble.n	800997a <_dtoa_r+0xaa2>
 8009972:	2b39      	cmp	r3, #57	@ 0x39
 8009974:	d0ee      	beq.n	8009954 <_dtoa_r+0xa7c>
 8009976:	3301      	adds	r3, #1
 8009978:	e7c9      	b.n	800990e <_dtoa_r+0xa36>
 800997a:	9a00      	ldr	r2, [sp, #0]
 800997c:	9908      	ldr	r1, [sp, #32]
 800997e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009982:	428a      	cmp	r2, r1
 8009984:	d028      	beq.n	80099d8 <_dtoa_r+0xb00>
 8009986:	9902      	ldr	r1, [sp, #8]
 8009988:	2300      	movs	r3, #0
 800998a:	220a      	movs	r2, #10
 800998c:	4648      	mov	r0, r9
 800998e:	f000 f9d5 	bl	8009d3c <__multadd>
 8009992:	42af      	cmp	r7, r5
 8009994:	9002      	str	r0, [sp, #8]
 8009996:	f04f 0300 	mov.w	r3, #0
 800999a:	f04f 020a 	mov.w	r2, #10
 800999e:	4639      	mov	r1, r7
 80099a0:	4648      	mov	r0, r9
 80099a2:	d107      	bne.n	80099b4 <_dtoa_r+0xadc>
 80099a4:	f000 f9ca 	bl	8009d3c <__multadd>
 80099a8:	4607      	mov	r7, r0
 80099aa:	4605      	mov	r5, r0
 80099ac:	9b00      	ldr	r3, [sp, #0]
 80099ae:	3301      	adds	r3, #1
 80099b0:	9300      	str	r3, [sp, #0]
 80099b2:	e777      	b.n	80098a4 <_dtoa_r+0x9cc>
 80099b4:	f000 f9c2 	bl	8009d3c <__multadd>
 80099b8:	4629      	mov	r1, r5
 80099ba:	4607      	mov	r7, r0
 80099bc:	2300      	movs	r3, #0
 80099be:	220a      	movs	r2, #10
 80099c0:	4648      	mov	r0, r9
 80099c2:	f000 f9bb 	bl	8009d3c <__multadd>
 80099c6:	4605      	mov	r5, r0
 80099c8:	e7f0      	b.n	80099ac <_dtoa_r+0xad4>
 80099ca:	f1bb 0f00 	cmp.w	fp, #0
 80099ce:	bfcc      	ite	gt
 80099d0:	465e      	movgt	r6, fp
 80099d2:	2601      	movle	r6, #1
 80099d4:	4456      	add	r6, sl
 80099d6:	2700      	movs	r7, #0
 80099d8:	9902      	ldr	r1, [sp, #8]
 80099da:	9300      	str	r3, [sp, #0]
 80099dc:	2201      	movs	r2, #1
 80099de:	4648      	mov	r0, r9
 80099e0:	f000 fb9a 	bl	800a118 <__lshift>
 80099e4:	4621      	mov	r1, r4
 80099e6:	9002      	str	r0, [sp, #8]
 80099e8:	f000 fc02 	bl	800a1f0 <__mcmp>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	dcb4      	bgt.n	800995a <_dtoa_r+0xa82>
 80099f0:	d102      	bne.n	80099f8 <_dtoa_r+0xb20>
 80099f2:	9b00      	ldr	r3, [sp, #0]
 80099f4:	07db      	lsls	r3, r3, #31
 80099f6:	d4b0      	bmi.n	800995a <_dtoa_r+0xa82>
 80099f8:	4633      	mov	r3, r6
 80099fa:	461e      	mov	r6, r3
 80099fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a00:	2a30      	cmp	r2, #48	@ 0x30
 8009a02:	d0fa      	beq.n	80099fa <_dtoa_r+0xb22>
 8009a04:	e4b5      	b.n	8009372 <_dtoa_r+0x49a>
 8009a06:	459a      	cmp	sl, r3
 8009a08:	d1a8      	bne.n	800995c <_dtoa_r+0xa84>
 8009a0a:	2331      	movs	r3, #49	@ 0x31
 8009a0c:	f108 0801 	add.w	r8, r8, #1
 8009a10:	f88a 3000 	strb.w	r3, [sl]
 8009a14:	e4ad      	b.n	8009372 <_dtoa_r+0x49a>
 8009a16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009a18:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009a74 <_dtoa_r+0xb9c>
 8009a1c:	b11b      	cbz	r3, 8009a26 <_dtoa_r+0xb4e>
 8009a1e:	f10a 0308 	add.w	r3, sl, #8
 8009a22:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009a24:	6013      	str	r3, [r2, #0]
 8009a26:	4650      	mov	r0, sl
 8009a28:	b017      	add	sp, #92	@ 0x5c
 8009a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a2e:	9b07      	ldr	r3, [sp, #28]
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	f77f ae2e 	ble.w	8009692 <_dtoa_r+0x7ba>
 8009a36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a38:	9308      	str	r3, [sp, #32]
 8009a3a:	2001      	movs	r0, #1
 8009a3c:	e64d      	b.n	80096da <_dtoa_r+0x802>
 8009a3e:	f1bb 0f00 	cmp.w	fp, #0
 8009a42:	f77f aed9 	ble.w	80097f8 <_dtoa_r+0x920>
 8009a46:	4656      	mov	r6, sl
 8009a48:	9802      	ldr	r0, [sp, #8]
 8009a4a:	4621      	mov	r1, r4
 8009a4c:	f7ff f9ba 	bl	8008dc4 <quorem>
 8009a50:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009a54:	f806 3b01 	strb.w	r3, [r6], #1
 8009a58:	eba6 020a 	sub.w	r2, r6, sl
 8009a5c:	4593      	cmp	fp, r2
 8009a5e:	ddb4      	ble.n	80099ca <_dtoa_r+0xaf2>
 8009a60:	9902      	ldr	r1, [sp, #8]
 8009a62:	2300      	movs	r3, #0
 8009a64:	220a      	movs	r2, #10
 8009a66:	4648      	mov	r0, r9
 8009a68:	f000 f968 	bl	8009d3c <__multadd>
 8009a6c:	9002      	str	r0, [sp, #8]
 8009a6e:	e7eb      	b.n	8009a48 <_dtoa_r+0xb70>
 8009a70:	0800c639 	.word	0x0800c639
 8009a74:	0800c5bd 	.word	0x0800c5bd

08009a78 <_free_r>:
 8009a78:	b538      	push	{r3, r4, r5, lr}
 8009a7a:	4605      	mov	r5, r0
 8009a7c:	2900      	cmp	r1, #0
 8009a7e:	d041      	beq.n	8009b04 <_free_r+0x8c>
 8009a80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a84:	1f0c      	subs	r4, r1, #4
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	bfb8      	it	lt
 8009a8a:	18e4      	addlt	r4, r4, r3
 8009a8c:	f000 f8e8 	bl	8009c60 <__malloc_lock>
 8009a90:	4a1d      	ldr	r2, [pc, #116]	@ (8009b08 <_free_r+0x90>)
 8009a92:	6813      	ldr	r3, [r2, #0]
 8009a94:	b933      	cbnz	r3, 8009aa4 <_free_r+0x2c>
 8009a96:	6063      	str	r3, [r4, #4]
 8009a98:	6014      	str	r4, [r2, #0]
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009aa0:	f000 b8e4 	b.w	8009c6c <__malloc_unlock>
 8009aa4:	42a3      	cmp	r3, r4
 8009aa6:	d908      	bls.n	8009aba <_free_r+0x42>
 8009aa8:	6820      	ldr	r0, [r4, #0]
 8009aaa:	1821      	adds	r1, r4, r0
 8009aac:	428b      	cmp	r3, r1
 8009aae:	bf01      	itttt	eq
 8009ab0:	6819      	ldreq	r1, [r3, #0]
 8009ab2:	685b      	ldreq	r3, [r3, #4]
 8009ab4:	1809      	addeq	r1, r1, r0
 8009ab6:	6021      	streq	r1, [r4, #0]
 8009ab8:	e7ed      	b.n	8009a96 <_free_r+0x1e>
 8009aba:	461a      	mov	r2, r3
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	b10b      	cbz	r3, 8009ac4 <_free_r+0x4c>
 8009ac0:	42a3      	cmp	r3, r4
 8009ac2:	d9fa      	bls.n	8009aba <_free_r+0x42>
 8009ac4:	6811      	ldr	r1, [r2, #0]
 8009ac6:	1850      	adds	r0, r2, r1
 8009ac8:	42a0      	cmp	r0, r4
 8009aca:	d10b      	bne.n	8009ae4 <_free_r+0x6c>
 8009acc:	6820      	ldr	r0, [r4, #0]
 8009ace:	4401      	add	r1, r0
 8009ad0:	1850      	adds	r0, r2, r1
 8009ad2:	4283      	cmp	r3, r0
 8009ad4:	6011      	str	r1, [r2, #0]
 8009ad6:	d1e0      	bne.n	8009a9a <_free_r+0x22>
 8009ad8:	6818      	ldr	r0, [r3, #0]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	6053      	str	r3, [r2, #4]
 8009ade:	4408      	add	r0, r1
 8009ae0:	6010      	str	r0, [r2, #0]
 8009ae2:	e7da      	b.n	8009a9a <_free_r+0x22>
 8009ae4:	d902      	bls.n	8009aec <_free_r+0x74>
 8009ae6:	230c      	movs	r3, #12
 8009ae8:	602b      	str	r3, [r5, #0]
 8009aea:	e7d6      	b.n	8009a9a <_free_r+0x22>
 8009aec:	6820      	ldr	r0, [r4, #0]
 8009aee:	1821      	adds	r1, r4, r0
 8009af0:	428b      	cmp	r3, r1
 8009af2:	bf04      	itt	eq
 8009af4:	6819      	ldreq	r1, [r3, #0]
 8009af6:	685b      	ldreq	r3, [r3, #4]
 8009af8:	6063      	str	r3, [r4, #4]
 8009afa:	bf04      	itt	eq
 8009afc:	1809      	addeq	r1, r1, r0
 8009afe:	6021      	streq	r1, [r4, #0]
 8009b00:	6054      	str	r4, [r2, #4]
 8009b02:	e7ca      	b.n	8009a9a <_free_r+0x22>
 8009b04:	bd38      	pop	{r3, r4, r5, pc}
 8009b06:	bf00      	nop
 8009b08:	200047fc 	.word	0x200047fc

08009b0c <malloc>:
 8009b0c:	4b02      	ldr	r3, [pc, #8]	@ (8009b18 <malloc+0xc>)
 8009b0e:	4601      	mov	r1, r0
 8009b10:	6818      	ldr	r0, [r3, #0]
 8009b12:	f000 b825 	b.w	8009b60 <_malloc_r>
 8009b16:	bf00      	nop
 8009b18:	20000020 	.word	0x20000020

08009b1c <sbrk_aligned>:
 8009b1c:	b570      	push	{r4, r5, r6, lr}
 8009b1e:	4e0f      	ldr	r6, [pc, #60]	@ (8009b5c <sbrk_aligned+0x40>)
 8009b20:	460c      	mov	r4, r1
 8009b22:	6831      	ldr	r1, [r6, #0]
 8009b24:	4605      	mov	r5, r0
 8009b26:	b911      	cbnz	r1, 8009b2e <sbrk_aligned+0x12>
 8009b28:	f001 fe04 	bl	800b734 <_sbrk_r>
 8009b2c:	6030      	str	r0, [r6, #0]
 8009b2e:	4621      	mov	r1, r4
 8009b30:	4628      	mov	r0, r5
 8009b32:	f001 fdff 	bl	800b734 <_sbrk_r>
 8009b36:	1c43      	adds	r3, r0, #1
 8009b38:	d103      	bne.n	8009b42 <sbrk_aligned+0x26>
 8009b3a:	f04f 34ff 	mov.w	r4, #4294967295
 8009b3e:	4620      	mov	r0, r4
 8009b40:	bd70      	pop	{r4, r5, r6, pc}
 8009b42:	1cc4      	adds	r4, r0, #3
 8009b44:	f024 0403 	bic.w	r4, r4, #3
 8009b48:	42a0      	cmp	r0, r4
 8009b4a:	d0f8      	beq.n	8009b3e <sbrk_aligned+0x22>
 8009b4c:	1a21      	subs	r1, r4, r0
 8009b4e:	4628      	mov	r0, r5
 8009b50:	f001 fdf0 	bl	800b734 <_sbrk_r>
 8009b54:	3001      	adds	r0, #1
 8009b56:	d1f2      	bne.n	8009b3e <sbrk_aligned+0x22>
 8009b58:	e7ef      	b.n	8009b3a <sbrk_aligned+0x1e>
 8009b5a:	bf00      	nop
 8009b5c:	200047f8 	.word	0x200047f8

08009b60 <_malloc_r>:
 8009b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b64:	1ccd      	adds	r5, r1, #3
 8009b66:	f025 0503 	bic.w	r5, r5, #3
 8009b6a:	3508      	adds	r5, #8
 8009b6c:	2d0c      	cmp	r5, #12
 8009b6e:	bf38      	it	cc
 8009b70:	250c      	movcc	r5, #12
 8009b72:	2d00      	cmp	r5, #0
 8009b74:	4606      	mov	r6, r0
 8009b76:	db01      	blt.n	8009b7c <_malloc_r+0x1c>
 8009b78:	42a9      	cmp	r1, r5
 8009b7a:	d904      	bls.n	8009b86 <_malloc_r+0x26>
 8009b7c:	230c      	movs	r3, #12
 8009b7e:	6033      	str	r3, [r6, #0]
 8009b80:	2000      	movs	r0, #0
 8009b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c5c <_malloc_r+0xfc>
 8009b8a:	f000 f869 	bl	8009c60 <__malloc_lock>
 8009b8e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b92:	461c      	mov	r4, r3
 8009b94:	bb44      	cbnz	r4, 8009be8 <_malloc_r+0x88>
 8009b96:	4629      	mov	r1, r5
 8009b98:	4630      	mov	r0, r6
 8009b9a:	f7ff ffbf 	bl	8009b1c <sbrk_aligned>
 8009b9e:	1c43      	adds	r3, r0, #1
 8009ba0:	4604      	mov	r4, r0
 8009ba2:	d158      	bne.n	8009c56 <_malloc_r+0xf6>
 8009ba4:	f8d8 4000 	ldr.w	r4, [r8]
 8009ba8:	4627      	mov	r7, r4
 8009baa:	2f00      	cmp	r7, #0
 8009bac:	d143      	bne.n	8009c36 <_malloc_r+0xd6>
 8009bae:	2c00      	cmp	r4, #0
 8009bb0:	d04b      	beq.n	8009c4a <_malloc_r+0xea>
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	4639      	mov	r1, r7
 8009bb6:	4630      	mov	r0, r6
 8009bb8:	eb04 0903 	add.w	r9, r4, r3
 8009bbc:	f001 fdba 	bl	800b734 <_sbrk_r>
 8009bc0:	4581      	cmp	r9, r0
 8009bc2:	d142      	bne.n	8009c4a <_malloc_r+0xea>
 8009bc4:	6821      	ldr	r1, [r4, #0]
 8009bc6:	1a6d      	subs	r5, r5, r1
 8009bc8:	4629      	mov	r1, r5
 8009bca:	4630      	mov	r0, r6
 8009bcc:	f7ff ffa6 	bl	8009b1c <sbrk_aligned>
 8009bd0:	3001      	adds	r0, #1
 8009bd2:	d03a      	beq.n	8009c4a <_malloc_r+0xea>
 8009bd4:	6823      	ldr	r3, [r4, #0]
 8009bd6:	442b      	add	r3, r5
 8009bd8:	6023      	str	r3, [r4, #0]
 8009bda:	f8d8 3000 	ldr.w	r3, [r8]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	bb62      	cbnz	r2, 8009c3c <_malloc_r+0xdc>
 8009be2:	f8c8 7000 	str.w	r7, [r8]
 8009be6:	e00f      	b.n	8009c08 <_malloc_r+0xa8>
 8009be8:	6822      	ldr	r2, [r4, #0]
 8009bea:	1b52      	subs	r2, r2, r5
 8009bec:	d420      	bmi.n	8009c30 <_malloc_r+0xd0>
 8009bee:	2a0b      	cmp	r2, #11
 8009bf0:	d917      	bls.n	8009c22 <_malloc_r+0xc2>
 8009bf2:	1961      	adds	r1, r4, r5
 8009bf4:	42a3      	cmp	r3, r4
 8009bf6:	6025      	str	r5, [r4, #0]
 8009bf8:	bf18      	it	ne
 8009bfa:	6059      	strne	r1, [r3, #4]
 8009bfc:	6863      	ldr	r3, [r4, #4]
 8009bfe:	bf08      	it	eq
 8009c00:	f8c8 1000 	streq.w	r1, [r8]
 8009c04:	5162      	str	r2, [r4, r5]
 8009c06:	604b      	str	r3, [r1, #4]
 8009c08:	4630      	mov	r0, r6
 8009c0a:	f000 f82f 	bl	8009c6c <__malloc_unlock>
 8009c0e:	f104 000b 	add.w	r0, r4, #11
 8009c12:	1d23      	adds	r3, r4, #4
 8009c14:	f020 0007 	bic.w	r0, r0, #7
 8009c18:	1ac2      	subs	r2, r0, r3
 8009c1a:	bf1c      	itt	ne
 8009c1c:	1a1b      	subne	r3, r3, r0
 8009c1e:	50a3      	strne	r3, [r4, r2]
 8009c20:	e7af      	b.n	8009b82 <_malloc_r+0x22>
 8009c22:	6862      	ldr	r2, [r4, #4]
 8009c24:	42a3      	cmp	r3, r4
 8009c26:	bf0c      	ite	eq
 8009c28:	f8c8 2000 	streq.w	r2, [r8]
 8009c2c:	605a      	strne	r2, [r3, #4]
 8009c2e:	e7eb      	b.n	8009c08 <_malloc_r+0xa8>
 8009c30:	4623      	mov	r3, r4
 8009c32:	6864      	ldr	r4, [r4, #4]
 8009c34:	e7ae      	b.n	8009b94 <_malloc_r+0x34>
 8009c36:	463c      	mov	r4, r7
 8009c38:	687f      	ldr	r7, [r7, #4]
 8009c3a:	e7b6      	b.n	8009baa <_malloc_r+0x4a>
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	42a3      	cmp	r3, r4
 8009c42:	d1fb      	bne.n	8009c3c <_malloc_r+0xdc>
 8009c44:	2300      	movs	r3, #0
 8009c46:	6053      	str	r3, [r2, #4]
 8009c48:	e7de      	b.n	8009c08 <_malloc_r+0xa8>
 8009c4a:	230c      	movs	r3, #12
 8009c4c:	6033      	str	r3, [r6, #0]
 8009c4e:	4630      	mov	r0, r6
 8009c50:	f000 f80c 	bl	8009c6c <__malloc_unlock>
 8009c54:	e794      	b.n	8009b80 <_malloc_r+0x20>
 8009c56:	6005      	str	r5, [r0, #0]
 8009c58:	e7d6      	b.n	8009c08 <_malloc_r+0xa8>
 8009c5a:	bf00      	nop
 8009c5c:	200047fc 	.word	0x200047fc

08009c60 <__malloc_lock>:
 8009c60:	4801      	ldr	r0, [pc, #4]	@ (8009c68 <__malloc_lock+0x8>)
 8009c62:	f7ff b898 	b.w	8008d96 <__retarget_lock_acquire_recursive>
 8009c66:	bf00      	nop
 8009c68:	200047f4 	.word	0x200047f4

08009c6c <__malloc_unlock>:
 8009c6c:	4801      	ldr	r0, [pc, #4]	@ (8009c74 <__malloc_unlock+0x8>)
 8009c6e:	f7ff b893 	b.w	8008d98 <__retarget_lock_release_recursive>
 8009c72:	bf00      	nop
 8009c74:	200047f4 	.word	0x200047f4

08009c78 <_Balloc>:
 8009c78:	b570      	push	{r4, r5, r6, lr}
 8009c7a:	69c6      	ldr	r6, [r0, #28]
 8009c7c:	4604      	mov	r4, r0
 8009c7e:	460d      	mov	r5, r1
 8009c80:	b976      	cbnz	r6, 8009ca0 <_Balloc+0x28>
 8009c82:	2010      	movs	r0, #16
 8009c84:	f7ff ff42 	bl	8009b0c <malloc>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	61e0      	str	r0, [r4, #28]
 8009c8c:	b920      	cbnz	r0, 8009c98 <_Balloc+0x20>
 8009c8e:	4b18      	ldr	r3, [pc, #96]	@ (8009cf0 <_Balloc+0x78>)
 8009c90:	4818      	ldr	r0, [pc, #96]	@ (8009cf4 <_Balloc+0x7c>)
 8009c92:	216b      	movs	r1, #107	@ 0x6b
 8009c94:	f001 fd68 	bl	800b768 <__assert_func>
 8009c98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c9c:	6006      	str	r6, [r0, #0]
 8009c9e:	60c6      	str	r6, [r0, #12]
 8009ca0:	69e6      	ldr	r6, [r4, #28]
 8009ca2:	68f3      	ldr	r3, [r6, #12]
 8009ca4:	b183      	cbz	r3, 8009cc8 <_Balloc+0x50>
 8009ca6:	69e3      	ldr	r3, [r4, #28]
 8009ca8:	68db      	ldr	r3, [r3, #12]
 8009caa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009cae:	b9b8      	cbnz	r0, 8009ce0 <_Balloc+0x68>
 8009cb0:	2101      	movs	r1, #1
 8009cb2:	fa01 f605 	lsl.w	r6, r1, r5
 8009cb6:	1d72      	adds	r2, r6, #5
 8009cb8:	0092      	lsls	r2, r2, #2
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f001 fd72 	bl	800b7a4 <_calloc_r>
 8009cc0:	b160      	cbz	r0, 8009cdc <_Balloc+0x64>
 8009cc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009cc6:	e00e      	b.n	8009ce6 <_Balloc+0x6e>
 8009cc8:	2221      	movs	r2, #33	@ 0x21
 8009cca:	2104      	movs	r1, #4
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f001 fd69 	bl	800b7a4 <_calloc_r>
 8009cd2:	69e3      	ldr	r3, [r4, #28]
 8009cd4:	60f0      	str	r0, [r6, #12]
 8009cd6:	68db      	ldr	r3, [r3, #12]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d1e4      	bne.n	8009ca6 <_Balloc+0x2e>
 8009cdc:	2000      	movs	r0, #0
 8009cde:	bd70      	pop	{r4, r5, r6, pc}
 8009ce0:	6802      	ldr	r2, [r0, #0]
 8009ce2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009cec:	e7f7      	b.n	8009cde <_Balloc+0x66>
 8009cee:	bf00      	nop
 8009cf0:	0800c5ca 	.word	0x0800c5ca
 8009cf4:	0800c64a 	.word	0x0800c64a

08009cf8 <_Bfree>:
 8009cf8:	b570      	push	{r4, r5, r6, lr}
 8009cfa:	69c6      	ldr	r6, [r0, #28]
 8009cfc:	4605      	mov	r5, r0
 8009cfe:	460c      	mov	r4, r1
 8009d00:	b976      	cbnz	r6, 8009d20 <_Bfree+0x28>
 8009d02:	2010      	movs	r0, #16
 8009d04:	f7ff ff02 	bl	8009b0c <malloc>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	61e8      	str	r0, [r5, #28]
 8009d0c:	b920      	cbnz	r0, 8009d18 <_Bfree+0x20>
 8009d0e:	4b09      	ldr	r3, [pc, #36]	@ (8009d34 <_Bfree+0x3c>)
 8009d10:	4809      	ldr	r0, [pc, #36]	@ (8009d38 <_Bfree+0x40>)
 8009d12:	218f      	movs	r1, #143	@ 0x8f
 8009d14:	f001 fd28 	bl	800b768 <__assert_func>
 8009d18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d1c:	6006      	str	r6, [r0, #0]
 8009d1e:	60c6      	str	r6, [r0, #12]
 8009d20:	b13c      	cbz	r4, 8009d32 <_Bfree+0x3a>
 8009d22:	69eb      	ldr	r3, [r5, #28]
 8009d24:	6862      	ldr	r2, [r4, #4]
 8009d26:	68db      	ldr	r3, [r3, #12]
 8009d28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d2c:	6021      	str	r1, [r4, #0]
 8009d2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d32:	bd70      	pop	{r4, r5, r6, pc}
 8009d34:	0800c5ca 	.word	0x0800c5ca
 8009d38:	0800c64a 	.word	0x0800c64a

08009d3c <__multadd>:
 8009d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d40:	690d      	ldr	r5, [r1, #16]
 8009d42:	4607      	mov	r7, r0
 8009d44:	460c      	mov	r4, r1
 8009d46:	461e      	mov	r6, r3
 8009d48:	f101 0c14 	add.w	ip, r1, #20
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	f8dc 3000 	ldr.w	r3, [ip]
 8009d52:	b299      	uxth	r1, r3
 8009d54:	fb02 6101 	mla	r1, r2, r1, r6
 8009d58:	0c1e      	lsrs	r6, r3, #16
 8009d5a:	0c0b      	lsrs	r3, r1, #16
 8009d5c:	fb02 3306 	mla	r3, r2, r6, r3
 8009d60:	b289      	uxth	r1, r1
 8009d62:	3001      	adds	r0, #1
 8009d64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d68:	4285      	cmp	r5, r0
 8009d6a:	f84c 1b04 	str.w	r1, [ip], #4
 8009d6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d72:	dcec      	bgt.n	8009d4e <__multadd+0x12>
 8009d74:	b30e      	cbz	r6, 8009dba <__multadd+0x7e>
 8009d76:	68a3      	ldr	r3, [r4, #8]
 8009d78:	42ab      	cmp	r3, r5
 8009d7a:	dc19      	bgt.n	8009db0 <__multadd+0x74>
 8009d7c:	6861      	ldr	r1, [r4, #4]
 8009d7e:	4638      	mov	r0, r7
 8009d80:	3101      	adds	r1, #1
 8009d82:	f7ff ff79 	bl	8009c78 <_Balloc>
 8009d86:	4680      	mov	r8, r0
 8009d88:	b928      	cbnz	r0, 8009d96 <__multadd+0x5a>
 8009d8a:	4602      	mov	r2, r0
 8009d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8009dc0 <__multadd+0x84>)
 8009d8e:	480d      	ldr	r0, [pc, #52]	@ (8009dc4 <__multadd+0x88>)
 8009d90:	21ba      	movs	r1, #186	@ 0xba
 8009d92:	f001 fce9 	bl	800b768 <__assert_func>
 8009d96:	6922      	ldr	r2, [r4, #16]
 8009d98:	3202      	adds	r2, #2
 8009d9a:	f104 010c 	add.w	r1, r4, #12
 8009d9e:	0092      	lsls	r2, r2, #2
 8009da0:	300c      	adds	r0, #12
 8009da2:	f7fe fffa 	bl	8008d9a <memcpy>
 8009da6:	4621      	mov	r1, r4
 8009da8:	4638      	mov	r0, r7
 8009daa:	f7ff ffa5 	bl	8009cf8 <_Bfree>
 8009dae:	4644      	mov	r4, r8
 8009db0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009db4:	3501      	adds	r5, #1
 8009db6:	615e      	str	r6, [r3, #20]
 8009db8:	6125      	str	r5, [r4, #16]
 8009dba:	4620      	mov	r0, r4
 8009dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dc0:	0800c639 	.word	0x0800c639
 8009dc4:	0800c64a 	.word	0x0800c64a

08009dc8 <__s2b>:
 8009dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dcc:	460c      	mov	r4, r1
 8009dce:	4615      	mov	r5, r2
 8009dd0:	461f      	mov	r7, r3
 8009dd2:	2209      	movs	r2, #9
 8009dd4:	3308      	adds	r3, #8
 8009dd6:	4606      	mov	r6, r0
 8009dd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ddc:	2100      	movs	r1, #0
 8009dde:	2201      	movs	r2, #1
 8009de0:	429a      	cmp	r2, r3
 8009de2:	db09      	blt.n	8009df8 <__s2b+0x30>
 8009de4:	4630      	mov	r0, r6
 8009de6:	f7ff ff47 	bl	8009c78 <_Balloc>
 8009dea:	b940      	cbnz	r0, 8009dfe <__s2b+0x36>
 8009dec:	4602      	mov	r2, r0
 8009dee:	4b19      	ldr	r3, [pc, #100]	@ (8009e54 <__s2b+0x8c>)
 8009df0:	4819      	ldr	r0, [pc, #100]	@ (8009e58 <__s2b+0x90>)
 8009df2:	21d3      	movs	r1, #211	@ 0xd3
 8009df4:	f001 fcb8 	bl	800b768 <__assert_func>
 8009df8:	0052      	lsls	r2, r2, #1
 8009dfa:	3101      	adds	r1, #1
 8009dfc:	e7f0      	b.n	8009de0 <__s2b+0x18>
 8009dfe:	9b08      	ldr	r3, [sp, #32]
 8009e00:	6143      	str	r3, [r0, #20]
 8009e02:	2d09      	cmp	r5, #9
 8009e04:	f04f 0301 	mov.w	r3, #1
 8009e08:	6103      	str	r3, [r0, #16]
 8009e0a:	dd16      	ble.n	8009e3a <__s2b+0x72>
 8009e0c:	f104 0909 	add.w	r9, r4, #9
 8009e10:	46c8      	mov	r8, r9
 8009e12:	442c      	add	r4, r5
 8009e14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009e18:	4601      	mov	r1, r0
 8009e1a:	3b30      	subs	r3, #48	@ 0x30
 8009e1c:	220a      	movs	r2, #10
 8009e1e:	4630      	mov	r0, r6
 8009e20:	f7ff ff8c 	bl	8009d3c <__multadd>
 8009e24:	45a0      	cmp	r8, r4
 8009e26:	d1f5      	bne.n	8009e14 <__s2b+0x4c>
 8009e28:	f1a5 0408 	sub.w	r4, r5, #8
 8009e2c:	444c      	add	r4, r9
 8009e2e:	1b2d      	subs	r5, r5, r4
 8009e30:	1963      	adds	r3, r4, r5
 8009e32:	42bb      	cmp	r3, r7
 8009e34:	db04      	blt.n	8009e40 <__s2b+0x78>
 8009e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e3a:	340a      	adds	r4, #10
 8009e3c:	2509      	movs	r5, #9
 8009e3e:	e7f6      	b.n	8009e2e <__s2b+0x66>
 8009e40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009e44:	4601      	mov	r1, r0
 8009e46:	3b30      	subs	r3, #48	@ 0x30
 8009e48:	220a      	movs	r2, #10
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f7ff ff76 	bl	8009d3c <__multadd>
 8009e50:	e7ee      	b.n	8009e30 <__s2b+0x68>
 8009e52:	bf00      	nop
 8009e54:	0800c639 	.word	0x0800c639
 8009e58:	0800c64a 	.word	0x0800c64a

08009e5c <__hi0bits>:
 8009e5c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009e60:	4603      	mov	r3, r0
 8009e62:	bf36      	itet	cc
 8009e64:	0403      	lslcc	r3, r0, #16
 8009e66:	2000      	movcs	r0, #0
 8009e68:	2010      	movcc	r0, #16
 8009e6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e6e:	bf3c      	itt	cc
 8009e70:	021b      	lslcc	r3, r3, #8
 8009e72:	3008      	addcc	r0, #8
 8009e74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e78:	bf3c      	itt	cc
 8009e7a:	011b      	lslcc	r3, r3, #4
 8009e7c:	3004      	addcc	r0, #4
 8009e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e82:	bf3c      	itt	cc
 8009e84:	009b      	lslcc	r3, r3, #2
 8009e86:	3002      	addcc	r0, #2
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	db05      	blt.n	8009e98 <__hi0bits+0x3c>
 8009e8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009e90:	f100 0001 	add.w	r0, r0, #1
 8009e94:	bf08      	it	eq
 8009e96:	2020      	moveq	r0, #32
 8009e98:	4770      	bx	lr

08009e9a <__lo0bits>:
 8009e9a:	6803      	ldr	r3, [r0, #0]
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	f013 0007 	ands.w	r0, r3, #7
 8009ea2:	d00b      	beq.n	8009ebc <__lo0bits+0x22>
 8009ea4:	07d9      	lsls	r1, r3, #31
 8009ea6:	d421      	bmi.n	8009eec <__lo0bits+0x52>
 8009ea8:	0798      	lsls	r0, r3, #30
 8009eaa:	bf49      	itett	mi
 8009eac:	085b      	lsrmi	r3, r3, #1
 8009eae:	089b      	lsrpl	r3, r3, #2
 8009eb0:	2001      	movmi	r0, #1
 8009eb2:	6013      	strmi	r3, [r2, #0]
 8009eb4:	bf5c      	itt	pl
 8009eb6:	6013      	strpl	r3, [r2, #0]
 8009eb8:	2002      	movpl	r0, #2
 8009eba:	4770      	bx	lr
 8009ebc:	b299      	uxth	r1, r3
 8009ebe:	b909      	cbnz	r1, 8009ec4 <__lo0bits+0x2a>
 8009ec0:	0c1b      	lsrs	r3, r3, #16
 8009ec2:	2010      	movs	r0, #16
 8009ec4:	b2d9      	uxtb	r1, r3
 8009ec6:	b909      	cbnz	r1, 8009ecc <__lo0bits+0x32>
 8009ec8:	3008      	adds	r0, #8
 8009eca:	0a1b      	lsrs	r3, r3, #8
 8009ecc:	0719      	lsls	r1, r3, #28
 8009ece:	bf04      	itt	eq
 8009ed0:	091b      	lsreq	r3, r3, #4
 8009ed2:	3004      	addeq	r0, #4
 8009ed4:	0799      	lsls	r1, r3, #30
 8009ed6:	bf04      	itt	eq
 8009ed8:	089b      	lsreq	r3, r3, #2
 8009eda:	3002      	addeq	r0, #2
 8009edc:	07d9      	lsls	r1, r3, #31
 8009ede:	d403      	bmi.n	8009ee8 <__lo0bits+0x4e>
 8009ee0:	085b      	lsrs	r3, r3, #1
 8009ee2:	f100 0001 	add.w	r0, r0, #1
 8009ee6:	d003      	beq.n	8009ef0 <__lo0bits+0x56>
 8009ee8:	6013      	str	r3, [r2, #0]
 8009eea:	4770      	bx	lr
 8009eec:	2000      	movs	r0, #0
 8009eee:	4770      	bx	lr
 8009ef0:	2020      	movs	r0, #32
 8009ef2:	4770      	bx	lr

08009ef4 <__i2b>:
 8009ef4:	b510      	push	{r4, lr}
 8009ef6:	460c      	mov	r4, r1
 8009ef8:	2101      	movs	r1, #1
 8009efa:	f7ff febd 	bl	8009c78 <_Balloc>
 8009efe:	4602      	mov	r2, r0
 8009f00:	b928      	cbnz	r0, 8009f0e <__i2b+0x1a>
 8009f02:	4b05      	ldr	r3, [pc, #20]	@ (8009f18 <__i2b+0x24>)
 8009f04:	4805      	ldr	r0, [pc, #20]	@ (8009f1c <__i2b+0x28>)
 8009f06:	f240 1145 	movw	r1, #325	@ 0x145
 8009f0a:	f001 fc2d 	bl	800b768 <__assert_func>
 8009f0e:	2301      	movs	r3, #1
 8009f10:	6144      	str	r4, [r0, #20]
 8009f12:	6103      	str	r3, [r0, #16]
 8009f14:	bd10      	pop	{r4, pc}
 8009f16:	bf00      	nop
 8009f18:	0800c639 	.word	0x0800c639
 8009f1c:	0800c64a 	.word	0x0800c64a

08009f20 <__multiply>:
 8009f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f24:	4617      	mov	r7, r2
 8009f26:	690a      	ldr	r2, [r1, #16]
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	bfa8      	it	ge
 8009f2e:	463b      	movge	r3, r7
 8009f30:	4689      	mov	r9, r1
 8009f32:	bfa4      	itt	ge
 8009f34:	460f      	movge	r7, r1
 8009f36:	4699      	movge	r9, r3
 8009f38:	693d      	ldr	r5, [r7, #16]
 8009f3a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	6879      	ldr	r1, [r7, #4]
 8009f42:	eb05 060a 	add.w	r6, r5, sl
 8009f46:	42b3      	cmp	r3, r6
 8009f48:	b085      	sub	sp, #20
 8009f4a:	bfb8      	it	lt
 8009f4c:	3101      	addlt	r1, #1
 8009f4e:	f7ff fe93 	bl	8009c78 <_Balloc>
 8009f52:	b930      	cbnz	r0, 8009f62 <__multiply+0x42>
 8009f54:	4602      	mov	r2, r0
 8009f56:	4b41      	ldr	r3, [pc, #260]	@ (800a05c <__multiply+0x13c>)
 8009f58:	4841      	ldr	r0, [pc, #260]	@ (800a060 <__multiply+0x140>)
 8009f5a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009f5e:	f001 fc03 	bl	800b768 <__assert_func>
 8009f62:	f100 0414 	add.w	r4, r0, #20
 8009f66:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009f6a:	4623      	mov	r3, r4
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	4573      	cmp	r3, lr
 8009f70:	d320      	bcc.n	8009fb4 <__multiply+0x94>
 8009f72:	f107 0814 	add.w	r8, r7, #20
 8009f76:	f109 0114 	add.w	r1, r9, #20
 8009f7a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009f7e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009f82:	9302      	str	r3, [sp, #8]
 8009f84:	1beb      	subs	r3, r5, r7
 8009f86:	3b15      	subs	r3, #21
 8009f88:	f023 0303 	bic.w	r3, r3, #3
 8009f8c:	3304      	adds	r3, #4
 8009f8e:	3715      	adds	r7, #21
 8009f90:	42bd      	cmp	r5, r7
 8009f92:	bf38      	it	cc
 8009f94:	2304      	movcc	r3, #4
 8009f96:	9301      	str	r3, [sp, #4]
 8009f98:	9b02      	ldr	r3, [sp, #8]
 8009f9a:	9103      	str	r1, [sp, #12]
 8009f9c:	428b      	cmp	r3, r1
 8009f9e:	d80c      	bhi.n	8009fba <__multiply+0x9a>
 8009fa0:	2e00      	cmp	r6, #0
 8009fa2:	dd03      	ble.n	8009fac <__multiply+0x8c>
 8009fa4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d055      	beq.n	800a058 <__multiply+0x138>
 8009fac:	6106      	str	r6, [r0, #16]
 8009fae:	b005      	add	sp, #20
 8009fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fb4:	f843 2b04 	str.w	r2, [r3], #4
 8009fb8:	e7d9      	b.n	8009f6e <__multiply+0x4e>
 8009fba:	f8b1 a000 	ldrh.w	sl, [r1]
 8009fbe:	f1ba 0f00 	cmp.w	sl, #0
 8009fc2:	d01f      	beq.n	800a004 <__multiply+0xe4>
 8009fc4:	46c4      	mov	ip, r8
 8009fc6:	46a1      	mov	r9, r4
 8009fc8:	2700      	movs	r7, #0
 8009fca:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009fce:	f8d9 3000 	ldr.w	r3, [r9]
 8009fd2:	fa1f fb82 	uxth.w	fp, r2
 8009fd6:	b29b      	uxth	r3, r3
 8009fd8:	fb0a 330b 	mla	r3, sl, fp, r3
 8009fdc:	443b      	add	r3, r7
 8009fde:	f8d9 7000 	ldr.w	r7, [r9]
 8009fe2:	0c12      	lsrs	r2, r2, #16
 8009fe4:	0c3f      	lsrs	r7, r7, #16
 8009fe6:	fb0a 7202 	mla	r2, sl, r2, r7
 8009fea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009fee:	b29b      	uxth	r3, r3
 8009ff0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ff4:	4565      	cmp	r5, ip
 8009ff6:	f849 3b04 	str.w	r3, [r9], #4
 8009ffa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009ffe:	d8e4      	bhi.n	8009fca <__multiply+0xaa>
 800a000:	9b01      	ldr	r3, [sp, #4]
 800a002:	50e7      	str	r7, [r4, r3]
 800a004:	9b03      	ldr	r3, [sp, #12]
 800a006:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a00a:	3104      	adds	r1, #4
 800a00c:	f1b9 0f00 	cmp.w	r9, #0
 800a010:	d020      	beq.n	800a054 <__multiply+0x134>
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	4647      	mov	r7, r8
 800a016:	46a4      	mov	ip, r4
 800a018:	f04f 0a00 	mov.w	sl, #0
 800a01c:	f8b7 b000 	ldrh.w	fp, [r7]
 800a020:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a024:	fb09 220b 	mla	r2, r9, fp, r2
 800a028:	4452      	add	r2, sl
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a030:	f84c 3b04 	str.w	r3, [ip], #4
 800a034:	f857 3b04 	ldr.w	r3, [r7], #4
 800a038:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a03c:	f8bc 3000 	ldrh.w	r3, [ip]
 800a040:	fb09 330a 	mla	r3, r9, sl, r3
 800a044:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a048:	42bd      	cmp	r5, r7
 800a04a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a04e:	d8e5      	bhi.n	800a01c <__multiply+0xfc>
 800a050:	9a01      	ldr	r2, [sp, #4]
 800a052:	50a3      	str	r3, [r4, r2]
 800a054:	3404      	adds	r4, #4
 800a056:	e79f      	b.n	8009f98 <__multiply+0x78>
 800a058:	3e01      	subs	r6, #1
 800a05a:	e7a1      	b.n	8009fa0 <__multiply+0x80>
 800a05c:	0800c639 	.word	0x0800c639
 800a060:	0800c64a 	.word	0x0800c64a

0800a064 <__pow5mult>:
 800a064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a068:	4615      	mov	r5, r2
 800a06a:	f012 0203 	ands.w	r2, r2, #3
 800a06e:	4607      	mov	r7, r0
 800a070:	460e      	mov	r6, r1
 800a072:	d007      	beq.n	800a084 <__pow5mult+0x20>
 800a074:	4c25      	ldr	r4, [pc, #148]	@ (800a10c <__pow5mult+0xa8>)
 800a076:	3a01      	subs	r2, #1
 800a078:	2300      	movs	r3, #0
 800a07a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a07e:	f7ff fe5d 	bl	8009d3c <__multadd>
 800a082:	4606      	mov	r6, r0
 800a084:	10ad      	asrs	r5, r5, #2
 800a086:	d03d      	beq.n	800a104 <__pow5mult+0xa0>
 800a088:	69fc      	ldr	r4, [r7, #28]
 800a08a:	b97c      	cbnz	r4, 800a0ac <__pow5mult+0x48>
 800a08c:	2010      	movs	r0, #16
 800a08e:	f7ff fd3d 	bl	8009b0c <malloc>
 800a092:	4602      	mov	r2, r0
 800a094:	61f8      	str	r0, [r7, #28]
 800a096:	b928      	cbnz	r0, 800a0a4 <__pow5mult+0x40>
 800a098:	4b1d      	ldr	r3, [pc, #116]	@ (800a110 <__pow5mult+0xac>)
 800a09a:	481e      	ldr	r0, [pc, #120]	@ (800a114 <__pow5mult+0xb0>)
 800a09c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a0a0:	f001 fb62 	bl	800b768 <__assert_func>
 800a0a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a0a8:	6004      	str	r4, [r0, #0]
 800a0aa:	60c4      	str	r4, [r0, #12]
 800a0ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a0b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a0b4:	b94c      	cbnz	r4, 800a0ca <__pow5mult+0x66>
 800a0b6:	f240 2171 	movw	r1, #625	@ 0x271
 800a0ba:	4638      	mov	r0, r7
 800a0bc:	f7ff ff1a 	bl	8009ef4 <__i2b>
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a0c6:	4604      	mov	r4, r0
 800a0c8:	6003      	str	r3, [r0, #0]
 800a0ca:	f04f 0900 	mov.w	r9, #0
 800a0ce:	07eb      	lsls	r3, r5, #31
 800a0d0:	d50a      	bpl.n	800a0e8 <__pow5mult+0x84>
 800a0d2:	4631      	mov	r1, r6
 800a0d4:	4622      	mov	r2, r4
 800a0d6:	4638      	mov	r0, r7
 800a0d8:	f7ff ff22 	bl	8009f20 <__multiply>
 800a0dc:	4631      	mov	r1, r6
 800a0de:	4680      	mov	r8, r0
 800a0e0:	4638      	mov	r0, r7
 800a0e2:	f7ff fe09 	bl	8009cf8 <_Bfree>
 800a0e6:	4646      	mov	r6, r8
 800a0e8:	106d      	asrs	r5, r5, #1
 800a0ea:	d00b      	beq.n	800a104 <__pow5mult+0xa0>
 800a0ec:	6820      	ldr	r0, [r4, #0]
 800a0ee:	b938      	cbnz	r0, 800a100 <__pow5mult+0x9c>
 800a0f0:	4622      	mov	r2, r4
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	4638      	mov	r0, r7
 800a0f6:	f7ff ff13 	bl	8009f20 <__multiply>
 800a0fa:	6020      	str	r0, [r4, #0]
 800a0fc:	f8c0 9000 	str.w	r9, [r0]
 800a100:	4604      	mov	r4, r0
 800a102:	e7e4      	b.n	800a0ce <__pow5mult+0x6a>
 800a104:	4630      	mov	r0, r6
 800a106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a10a:	bf00      	nop
 800a10c:	0800c75c 	.word	0x0800c75c
 800a110:	0800c5ca 	.word	0x0800c5ca
 800a114:	0800c64a 	.word	0x0800c64a

0800a118 <__lshift>:
 800a118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a11c:	460c      	mov	r4, r1
 800a11e:	6849      	ldr	r1, [r1, #4]
 800a120:	6923      	ldr	r3, [r4, #16]
 800a122:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a126:	68a3      	ldr	r3, [r4, #8]
 800a128:	4607      	mov	r7, r0
 800a12a:	4691      	mov	r9, r2
 800a12c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a130:	f108 0601 	add.w	r6, r8, #1
 800a134:	42b3      	cmp	r3, r6
 800a136:	db0b      	blt.n	800a150 <__lshift+0x38>
 800a138:	4638      	mov	r0, r7
 800a13a:	f7ff fd9d 	bl	8009c78 <_Balloc>
 800a13e:	4605      	mov	r5, r0
 800a140:	b948      	cbnz	r0, 800a156 <__lshift+0x3e>
 800a142:	4602      	mov	r2, r0
 800a144:	4b28      	ldr	r3, [pc, #160]	@ (800a1e8 <__lshift+0xd0>)
 800a146:	4829      	ldr	r0, [pc, #164]	@ (800a1ec <__lshift+0xd4>)
 800a148:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a14c:	f001 fb0c 	bl	800b768 <__assert_func>
 800a150:	3101      	adds	r1, #1
 800a152:	005b      	lsls	r3, r3, #1
 800a154:	e7ee      	b.n	800a134 <__lshift+0x1c>
 800a156:	2300      	movs	r3, #0
 800a158:	f100 0114 	add.w	r1, r0, #20
 800a15c:	f100 0210 	add.w	r2, r0, #16
 800a160:	4618      	mov	r0, r3
 800a162:	4553      	cmp	r3, sl
 800a164:	db33      	blt.n	800a1ce <__lshift+0xb6>
 800a166:	6920      	ldr	r0, [r4, #16]
 800a168:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a16c:	f104 0314 	add.w	r3, r4, #20
 800a170:	f019 091f 	ands.w	r9, r9, #31
 800a174:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a178:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a17c:	d02b      	beq.n	800a1d6 <__lshift+0xbe>
 800a17e:	f1c9 0e20 	rsb	lr, r9, #32
 800a182:	468a      	mov	sl, r1
 800a184:	2200      	movs	r2, #0
 800a186:	6818      	ldr	r0, [r3, #0]
 800a188:	fa00 f009 	lsl.w	r0, r0, r9
 800a18c:	4310      	orrs	r0, r2
 800a18e:	f84a 0b04 	str.w	r0, [sl], #4
 800a192:	f853 2b04 	ldr.w	r2, [r3], #4
 800a196:	459c      	cmp	ip, r3
 800a198:	fa22 f20e 	lsr.w	r2, r2, lr
 800a19c:	d8f3      	bhi.n	800a186 <__lshift+0x6e>
 800a19e:	ebac 0304 	sub.w	r3, ip, r4
 800a1a2:	3b15      	subs	r3, #21
 800a1a4:	f023 0303 	bic.w	r3, r3, #3
 800a1a8:	3304      	adds	r3, #4
 800a1aa:	f104 0015 	add.w	r0, r4, #21
 800a1ae:	4560      	cmp	r0, ip
 800a1b0:	bf88      	it	hi
 800a1b2:	2304      	movhi	r3, #4
 800a1b4:	50ca      	str	r2, [r1, r3]
 800a1b6:	b10a      	cbz	r2, 800a1bc <__lshift+0xa4>
 800a1b8:	f108 0602 	add.w	r6, r8, #2
 800a1bc:	3e01      	subs	r6, #1
 800a1be:	4638      	mov	r0, r7
 800a1c0:	612e      	str	r6, [r5, #16]
 800a1c2:	4621      	mov	r1, r4
 800a1c4:	f7ff fd98 	bl	8009cf8 <_Bfree>
 800a1c8:	4628      	mov	r0, r5
 800a1ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	e7c5      	b.n	800a162 <__lshift+0x4a>
 800a1d6:	3904      	subs	r1, #4
 800a1d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a1e0:	459c      	cmp	ip, r3
 800a1e2:	d8f9      	bhi.n	800a1d8 <__lshift+0xc0>
 800a1e4:	e7ea      	b.n	800a1bc <__lshift+0xa4>
 800a1e6:	bf00      	nop
 800a1e8:	0800c639 	.word	0x0800c639
 800a1ec:	0800c64a 	.word	0x0800c64a

0800a1f0 <__mcmp>:
 800a1f0:	690a      	ldr	r2, [r1, #16]
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	6900      	ldr	r0, [r0, #16]
 800a1f6:	1a80      	subs	r0, r0, r2
 800a1f8:	b530      	push	{r4, r5, lr}
 800a1fa:	d10e      	bne.n	800a21a <__mcmp+0x2a>
 800a1fc:	3314      	adds	r3, #20
 800a1fe:	3114      	adds	r1, #20
 800a200:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a204:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a208:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a20c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a210:	4295      	cmp	r5, r2
 800a212:	d003      	beq.n	800a21c <__mcmp+0x2c>
 800a214:	d205      	bcs.n	800a222 <__mcmp+0x32>
 800a216:	f04f 30ff 	mov.w	r0, #4294967295
 800a21a:	bd30      	pop	{r4, r5, pc}
 800a21c:	42a3      	cmp	r3, r4
 800a21e:	d3f3      	bcc.n	800a208 <__mcmp+0x18>
 800a220:	e7fb      	b.n	800a21a <__mcmp+0x2a>
 800a222:	2001      	movs	r0, #1
 800a224:	e7f9      	b.n	800a21a <__mcmp+0x2a>
	...

0800a228 <__mdiff>:
 800a228:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a22c:	4689      	mov	r9, r1
 800a22e:	4606      	mov	r6, r0
 800a230:	4611      	mov	r1, r2
 800a232:	4648      	mov	r0, r9
 800a234:	4614      	mov	r4, r2
 800a236:	f7ff ffdb 	bl	800a1f0 <__mcmp>
 800a23a:	1e05      	subs	r5, r0, #0
 800a23c:	d112      	bne.n	800a264 <__mdiff+0x3c>
 800a23e:	4629      	mov	r1, r5
 800a240:	4630      	mov	r0, r6
 800a242:	f7ff fd19 	bl	8009c78 <_Balloc>
 800a246:	4602      	mov	r2, r0
 800a248:	b928      	cbnz	r0, 800a256 <__mdiff+0x2e>
 800a24a:	4b3f      	ldr	r3, [pc, #252]	@ (800a348 <__mdiff+0x120>)
 800a24c:	f240 2137 	movw	r1, #567	@ 0x237
 800a250:	483e      	ldr	r0, [pc, #248]	@ (800a34c <__mdiff+0x124>)
 800a252:	f001 fa89 	bl	800b768 <__assert_func>
 800a256:	2301      	movs	r3, #1
 800a258:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a25c:	4610      	mov	r0, r2
 800a25e:	b003      	add	sp, #12
 800a260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a264:	bfbc      	itt	lt
 800a266:	464b      	movlt	r3, r9
 800a268:	46a1      	movlt	r9, r4
 800a26a:	4630      	mov	r0, r6
 800a26c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a270:	bfba      	itte	lt
 800a272:	461c      	movlt	r4, r3
 800a274:	2501      	movlt	r5, #1
 800a276:	2500      	movge	r5, #0
 800a278:	f7ff fcfe 	bl	8009c78 <_Balloc>
 800a27c:	4602      	mov	r2, r0
 800a27e:	b918      	cbnz	r0, 800a288 <__mdiff+0x60>
 800a280:	4b31      	ldr	r3, [pc, #196]	@ (800a348 <__mdiff+0x120>)
 800a282:	f240 2145 	movw	r1, #581	@ 0x245
 800a286:	e7e3      	b.n	800a250 <__mdiff+0x28>
 800a288:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a28c:	6926      	ldr	r6, [r4, #16]
 800a28e:	60c5      	str	r5, [r0, #12]
 800a290:	f109 0310 	add.w	r3, r9, #16
 800a294:	f109 0514 	add.w	r5, r9, #20
 800a298:	f104 0e14 	add.w	lr, r4, #20
 800a29c:	f100 0b14 	add.w	fp, r0, #20
 800a2a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a2a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a2a8:	9301      	str	r3, [sp, #4]
 800a2aa:	46d9      	mov	r9, fp
 800a2ac:	f04f 0c00 	mov.w	ip, #0
 800a2b0:	9b01      	ldr	r3, [sp, #4]
 800a2b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a2b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a2ba:	9301      	str	r3, [sp, #4]
 800a2bc:	fa1f f38a 	uxth.w	r3, sl
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	b283      	uxth	r3, r0
 800a2c4:	1acb      	subs	r3, r1, r3
 800a2c6:	0c00      	lsrs	r0, r0, #16
 800a2c8:	4463      	add	r3, ip
 800a2ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a2ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a2d2:	b29b      	uxth	r3, r3
 800a2d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a2d8:	4576      	cmp	r6, lr
 800a2da:	f849 3b04 	str.w	r3, [r9], #4
 800a2de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a2e2:	d8e5      	bhi.n	800a2b0 <__mdiff+0x88>
 800a2e4:	1b33      	subs	r3, r6, r4
 800a2e6:	3b15      	subs	r3, #21
 800a2e8:	f023 0303 	bic.w	r3, r3, #3
 800a2ec:	3415      	adds	r4, #21
 800a2ee:	3304      	adds	r3, #4
 800a2f0:	42a6      	cmp	r6, r4
 800a2f2:	bf38      	it	cc
 800a2f4:	2304      	movcc	r3, #4
 800a2f6:	441d      	add	r5, r3
 800a2f8:	445b      	add	r3, fp
 800a2fa:	461e      	mov	r6, r3
 800a2fc:	462c      	mov	r4, r5
 800a2fe:	4544      	cmp	r4, r8
 800a300:	d30e      	bcc.n	800a320 <__mdiff+0xf8>
 800a302:	f108 0103 	add.w	r1, r8, #3
 800a306:	1b49      	subs	r1, r1, r5
 800a308:	f021 0103 	bic.w	r1, r1, #3
 800a30c:	3d03      	subs	r5, #3
 800a30e:	45a8      	cmp	r8, r5
 800a310:	bf38      	it	cc
 800a312:	2100      	movcc	r1, #0
 800a314:	440b      	add	r3, r1
 800a316:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a31a:	b191      	cbz	r1, 800a342 <__mdiff+0x11a>
 800a31c:	6117      	str	r7, [r2, #16]
 800a31e:	e79d      	b.n	800a25c <__mdiff+0x34>
 800a320:	f854 1b04 	ldr.w	r1, [r4], #4
 800a324:	46e6      	mov	lr, ip
 800a326:	0c08      	lsrs	r0, r1, #16
 800a328:	fa1c fc81 	uxtah	ip, ip, r1
 800a32c:	4471      	add	r1, lr
 800a32e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a332:	b289      	uxth	r1, r1
 800a334:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a338:	f846 1b04 	str.w	r1, [r6], #4
 800a33c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a340:	e7dd      	b.n	800a2fe <__mdiff+0xd6>
 800a342:	3f01      	subs	r7, #1
 800a344:	e7e7      	b.n	800a316 <__mdiff+0xee>
 800a346:	bf00      	nop
 800a348:	0800c639 	.word	0x0800c639
 800a34c:	0800c64a 	.word	0x0800c64a

0800a350 <__ulp>:
 800a350:	b082      	sub	sp, #8
 800a352:	ed8d 0b00 	vstr	d0, [sp]
 800a356:	9a01      	ldr	r2, [sp, #4]
 800a358:	4b0f      	ldr	r3, [pc, #60]	@ (800a398 <__ulp+0x48>)
 800a35a:	4013      	ands	r3, r2
 800a35c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a360:	2b00      	cmp	r3, #0
 800a362:	dc08      	bgt.n	800a376 <__ulp+0x26>
 800a364:	425b      	negs	r3, r3
 800a366:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a36a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a36e:	da04      	bge.n	800a37a <__ulp+0x2a>
 800a370:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a374:	4113      	asrs	r3, r2
 800a376:	2200      	movs	r2, #0
 800a378:	e008      	b.n	800a38c <__ulp+0x3c>
 800a37a:	f1a2 0314 	sub.w	r3, r2, #20
 800a37e:	2b1e      	cmp	r3, #30
 800a380:	bfda      	itte	le
 800a382:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a386:	40da      	lsrle	r2, r3
 800a388:	2201      	movgt	r2, #1
 800a38a:	2300      	movs	r3, #0
 800a38c:	4619      	mov	r1, r3
 800a38e:	4610      	mov	r0, r2
 800a390:	ec41 0b10 	vmov	d0, r0, r1
 800a394:	b002      	add	sp, #8
 800a396:	4770      	bx	lr
 800a398:	7ff00000 	.word	0x7ff00000

0800a39c <__b2d>:
 800a39c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3a0:	6906      	ldr	r6, [r0, #16]
 800a3a2:	f100 0814 	add.w	r8, r0, #20
 800a3a6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a3aa:	1f37      	subs	r7, r6, #4
 800a3ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a3b0:	4610      	mov	r0, r2
 800a3b2:	f7ff fd53 	bl	8009e5c <__hi0bits>
 800a3b6:	f1c0 0320 	rsb	r3, r0, #32
 800a3ba:	280a      	cmp	r0, #10
 800a3bc:	600b      	str	r3, [r1, #0]
 800a3be:	491b      	ldr	r1, [pc, #108]	@ (800a42c <__b2d+0x90>)
 800a3c0:	dc15      	bgt.n	800a3ee <__b2d+0x52>
 800a3c2:	f1c0 0c0b 	rsb	ip, r0, #11
 800a3c6:	fa22 f30c 	lsr.w	r3, r2, ip
 800a3ca:	45b8      	cmp	r8, r7
 800a3cc:	ea43 0501 	orr.w	r5, r3, r1
 800a3d0:	bf34      	ite	cc
 800a3d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a3d6:	2300      	movcs	r3, #0
 800a3d8:	3015      	adds	r0, #21
 800a3da:	fa02 f000 	lsl.w	r0, r2, r0
 800a3de:	fa23 f30c 	lsr.w	r3, r3, ip
 800a3e2:	4303      	orrs	r3, r0
 800a3e4:	461c      	mov	r4, r3
 800a3e6:	ec45 4b10 	vmov	d0, r4, r5
 800a3ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3ee:	45b8      	cmp	r8, r7
 800a3f0:	bf3a      	itte	cc
 800a3f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a3f6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a3fa:	2300      	movcs	r3, #0
 800a3fc:	380b      	subs	r0, #11
 800a3fe:	d012      	beq.n	800a426 <__b2d+0x8a>
 800a400:	f1c0 0120 	rsb	r1, r0, #32
 800a404:	fa23 f401 	lsr.w	r4, r3, r1
 800a408:	4082      	lsls	r2, r0
 800a40a:	4322      	orrs	r2, r4
 800a40c:	4547      	cmp	r7, r8
 800a40e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a412:	bf8c      	ite	hi
 800a414:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a418:	2200      	movls	r2, #0
 800a41a:	4083      	lsls	r3, r0
 800a41c:	40ca      	lsrs	r2, r1
 800a41e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a422:	4313      	orrs	r3, r2
 800a424:	e7de      	b.n	800a3e4 <__b2d+0x48>
 800a426:	ea42 0501 	orr.w	r5, r2, r1
 800a42a:	e7db      	b.n	800a3e4 <__b2d+0x48>
 800a42c:	3ff00000 	.word	0x3ff00000

0800a430 <__d2b>:
 800a430:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a434:	460f      	mov	r7, r1
 800a436:	2101      	movs	r1, #1
 800a438:	ec59 8b10 	vmov	r8, r9, d0
 800a43c:	4616      	mov	r6, r2
 800a43e:	f7ff fc1b 	bl	8009c78 <_Balloc>
 800a442:	4604      	mov	r4, r0
 800a444:	b930      	cbnz	r0, 800a454 <__d2b+0x24>
 800a446:	4602      	mov	r2, r0
 800a448:	4b23      	ldr	r3, [pc, #140]	@ (800a4d8 <__d2b+0xa8>)
 800a44a:	4824      	ldr	r0, [pc, #144]	@ (800a4dc <__d2b+0xac>)
 800a44c:	f240 310f 	movw	r1, #783	@ 0x30f
 800a450:	f001 f98a 	bl	800b768 <__assert_func>
 800a454:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a458:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a45c:	b10d      	cbz	r5, 800a462 <__d2b+0x32>
 800a45e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a462:	9301      	str	r3, [sp, #4]
 800a464:	f1b8 0300 	subs.w	r3, r8, #0
 800a468:	d023      	beq.n	800a4b2 <__d2b+0x82>
 800a46a:	4668      	mov	r0, sp
 800a46c:	9300      	str	r3, [sp, #0]
 800a46e:	f7ff fd14 	bl	8009e9a <__lo0bits>
 800a472:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a476:	b1d0      	cbz	r0, 800a4ae <__d2b+0x7e>
 800a478:	f1c0 0320 	rsb	r3, r0, #32
 800a47c:	fa02 f303 	lsl.w	r3, r2, r3
 800a480:	430b      	orrs	r3, r1
 800a482:	40c2      	lsrs	r2, r0
 800a484:	6163      	str	r3, [r4, #20]
 800a486:	9201      	str	r2, [sp, #4]
 800a488:	9b01      	ldr	r3, [sp, #4]
 800a48a:	61a3      	str	r3, [r4, #24]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	bf0c      	ite	eq
 800a490:	2201      	moveq	r2, #1
 800a492:	2202      	movne	r2, #2
 800a494:	6122      	str	r2, [r4, #16]
 800a496:	b1a5      	cbz	r5, 800a4c2 <__d2b+0x92>
 800a498:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a49c:	4405      	add	r5, r0
 800a49e:	603d      	str	r5, [r7, #0]
 800a4a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a4a4:	6030      	str	r0, [r6, #0]
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	b003      	add	sp, #12
 800a4aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a4ae:	6161      	str	r1, [r4, #20]
 800a4b0:	e7ea      	b.n	800a488 <__d2b+0x58>
 800a4b2:	a801      	add	r0, sp, #4
 800a4b4:	f7ff fcf1 	bl	8009e9a <__lo0bits>
 800a4b8:	9b01      	ldr	r3, [sp, #4]
 800a4ba:	6163      	str	r3, [r4, #20]
 800a4bc:	3020      	adds	r0, #32
 800a4be:	2201      	movs	r2, #1
 800a4c0:	e7e8      	b.n	800a494 <__d2b+0x64>
 800a4c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a4ca:	6038      	str	r0, [r7, #0]
 800a4cc:	6918      	ldr	r0, [r3, #16]
 800a4ce:	f7ff fcc5 	bl	8009e5c <__hi0bits>
 800a4d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4d6:	e7e5      	b.n	800a4a4 <__d2b+0x74>
 800a4d8:	0800c639 	.word	0x0800c639
 800a4dc:	0800c64a 	.word	0x0800c64a

0800a4e0 <__ratio>:
 800a4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e4:	b085      	sub	sp, #20
 800a4e6:	e9cd 1000 	strd	r1, r0, [sp]
 800a4ea:	a902      	add	r1, sp, #8
 800a4ec:	f7ff ff56 	bl	800a39c <__b2d>
 800a4f0:	9800      	ldr	r0, [sp, #0]
 800a4f2:	a903      	add	r1, sp, #12
 800a4f4:	ec55 4b10 	vmov	r4, r5, d0
 800a4f8:	f7ff ff50 	bl	800a39c <__b2d>
 800a4fc:	9b01      	ldr	r3, [sp, #4]
 800a4fe:	6919      	ldr	r1, [r3, #16]
 800a500:	9b00      	ldr	r3, [sp, #0]
 800a502:	691b      	ldr	r3, [r3, #16]
 800a504:	1ac9      	subs	r1, r1, r3
 800a506:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a50a:	1a9b      	subs	r3, r3, r2
 800a50c:	ec5b ab10 	vmov	sl, fp, d0
 800a510:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a514:	2b00      	cmp	r3, #0
 800a516:	bfce      	itee	gt
 800a518:	462a      	movgt	r2, r5
 800a51a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a51e:	465a      	movle	r2, fp
 800a520:	462f      	mov	r7, r5
 800a522:	46d9      	mov	r9, fp
 800a524:	bfcc      	ite	gt
 800a526:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a52a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a52e:	464b      	mov	r3, r9
 800a530:	4652      	mov	r2, sl
 800a532:	4620      	mov	r0, r4
 800a534:	4639      	mov	r1, r7
 800a536:	f7f6 f989 	bl	800084c <__aeabi_ddiv>
 800a53a:	ec41 0b10 	vmov	d0, r0, r1
 800a53e:	b005      	add	sp, #20
 800a540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a544 <__copybits>:
 800a544:	3901      	subs	r1, #1
 800a546:	b570      	push	{r4, r5, r6, lr}
 800a548:	1149      	asrs	r1, r1, #5
 800a54a:	6914      	ldr	r4, [r2, #16]
 800a54c:	3101      	adds	r1, #1
 800a54e:	f102 0314 	add.w	r3, r2, #20
 800a552:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a556:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a55a:	1f05      	subs	r5, r0, #4
 800a55c:	42a3      	cmp	r3, r4
 800a55e:	d30c      	bcc.n	800a57a <__copybits+0x36>
 800a560:	1aa3      	subs	r3, r4, r2
 800a562:	3b11      	subs	r3, #17
 800a564:	f023 0303 	bic.w	r3, r3, #3
 800a568:	3211      	adds	r2, #17
 800a56a:	42a2      	cmp	r2, r4
 800a56c:	bf88      	it	hi
 800a56e:	2300      	movhi	r3, #0
 800a570:	4418      	add	r0, r3
 800a572:	2300      	movs	r3, #0
 800a574:	4288      	cmp	r0, r1
 800a576:	d305      	bcc.n	800a584 <__copybits+0x40>
 800a578:	bd70      	pop	{r4, r5, r6, pc}
 800a57a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a57e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a582:	e7eb      	b.n	800a55c <__copybits+0x18>
 800a584:	f840 3b04 	str.w	r3, [r0], #4
 800a588:	e7f4      	b.n	800a574 <__copybits+0x30>

0800a58a <__any_on>:
 800a58a:	f100 0214 	add.w	r2, r0, #20
 800a58e:	6900      	ldr	r0, [r0, #16]
 800a590:	114b      	asrs	r3, r1, #5
 800a592:	4298      	cmp	r0, r3
 800a594:	b510      	push	{r4, lr}
 800a596:	db11      	blt.n	800a5bc <__any_on+0x32>
 800a598:	dd0a      	ble.n	800a5b0 <__any_on+0x26>
 800a59a:	f011 011f 	ands.w	r1, r1, #31
 800a59e:	d007      	beq.n	800a5b0 <__any_on+0x26>
 800a5a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a5a4:	fa24 f001 	lsr.w	r0, r4, r1
 800a5a8:	fa00 f101 	lsl.w	r1, r0, r1
 800a5ac:	428c      	cmp	r4, r1
 800a5ae:	d10b      	bne.n	800a5c8 <__any_on+0x3e>
 800a5b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d803      	bhi.n	800a5c0 <__any_on+0x36>
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	bd10      	pop	{r4, pc}
 800a5bc:	4603      	mov	r3, r0
 800a5be:	e7f7      	b.n	800a5b0 <__any_on+0x26>
 800a5c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a5c4:	2900      	cmp	r1, #0
 800a5c6:	d0f5      	beq.n	800a5b4 <__any_on+0x2a>
 800a5c8:	2001      	movs	r0, #1
 800a5ca:	e7f6      	b.n	800a5ba <__any_on+0x30>

0800a5cc <sulp>:
 800a5cc:	b570      	push	{r4, r5, r6, lr}
 800a5ce:	4604      	mov	r4, r0
 800a5d0:	460d      	mov	r5, r1
 800a5d2:	ec45 4b10 	vmov	d0, r4, r5
 800a5d6:	4616      	mov	r6, r2
 800a5d8:	f7ff feba 	bl	800a350 <__ulp>
 800a5dc:	ec51 0b10 	vmov	r0, r1, d0
 800a5e0:	b17e      	cbz	r6, 800a602 <sulp+0x36>
 800a5e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a5e6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	dd09      	ble.n	800a602 <sulp+0x36>
 800a5ee:	051b      	lsls	r3, r3, #20
 800a5f0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a5f4:	2400      	movs	r4, #0
 800a5f6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a5fa:	4622      	mov	r2, r4
 800a5fc:	462b      	mov	r3, r5
 800a5fe:	f7f5 fffb 	bl	80005f8 <__aeabi_dmul>
 800a602:	ec41 0b10 	vmov	d0, r0, r1
 800a606:	bd70      	pop	{r4, r5, r6, pc}

0800a608 <_strtod_l>:
 800a608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a60c:	b09f      	sub	sp, #124	@ 0x7c
 800a60e:	460c      	mov	r4, r1
 800a610:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a612:	2200      	movs	r2, #0
 800a614:	921a      	str	r2, [sp, #104]	@ 0x68
 800a616:	9005      	str	r0, [sp, #20]
 800a618:	f04f 0a00 	mov.w	sl, #0
 800a61c:	f04f 0b00 	mov.w	fp, #0
 800a620:	460a      	mov	r2, r1
 800a622:	9219      	str	r2, [sp, #100]	@ 0x64
 800a624:	7811      	ldrb	r1, [r2, #0]
 800a626:	292b      	cmp	r1, #43	@ 0x2b
 800a628:	d04a      	beq.n	800a6c0 <_strtod_l+0xb8>
 800a62a:	d838      	bhi.n	800a69e <_strtod_l+0x96>
 800a62c:	290d      	cmp	r1, #13
 800a62e:	d832      	bhi.n	800a696 <_strtod_l+0x8e>
 800a630:	2908      	cmp	r1, #8
 800a632:	d832      	bhi.n	800a69a <_strtod_l+0x92>
 800a634:	2900      	cmp	r1, #0
 800a636:	d03b      	beq.n	800a6b0 <_strtod_l+0xa8>
 800a638:	2200      	movs	r2, #0
 800a63a:	920e      	str	r2, [sp, #56]	@ 0x38
 800a63c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a63e:	782a      	ldrb	r2, [r5, #0]
 800a640:	2a30      	cmp	r2, #48	@ 0x30
 800a642:	f040 80b2 	bne.w	800a7aa <_strtod_l+0x1a2>
 800a646:	786a      	ldrb	r2, [r5, #1]
 800a648:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a64c:	2a58      	cmp	r2, #88	@ 0x58
 800a64e:	d16e      	bne.n	800a72e <_strtod_l+0x126>
 800a650:	9302      	str	r3, [sp, #8]
 800a652:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a654:	9301      	str	r3, [sp, #4]
 800a656:	ab1a      	add	r3, sp, #104	@ 0x68
 800a658:	9300      	str	r3, [sp, #0]
 800a65a:	4a8f      	ldr	r2, [pc, #572]	@ (800a898 <_strtod_l+0x290>)
 800a65c:	9805      	ldr	r0, [sp, #20]
 800a65e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a660:	a919      	add	r1, sp, #100	@ 0x64
 800a662:	f001 f91b 	bl	800b89c <__gethex>
 800a666:	f010 060f 	ands.w	r6, r0, #15
 800a66a:	4604      	mov	r4, r0
 800a66c:	d005      	beq.n	800a67a <_strtod_l+0x72>
 800a66e:	2e06      	cmp	r6, #6
 800a670:	d128      	bne.n	800a6c4 <_strtod_l+0xbc>
 800a672:	3501      	adds	r5, #1
 800a674:	2300      	movs	r3, #0
 800a676:	9519      	str	r5, [sp, #100]	@ 0x64
 800a678:	930e      	str	r3, [sp, #56]	@ 0x38
 800a67a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	f040 858e 	bne.w	800b19e <_strtod_l+0xb96>
 800a682:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a684:	b1cb      	cbz	r3, 800a6ba <_strtod_l+0xb2>
 800a686:	4652      	mov	r2, sl
 800a688:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a68c:	ec43 2b10 	vmov	d0, r2, r3
 800a690:	b01f      	add	sp, #124	@ 0x7c
 800a692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a696:	2920      	cmp	r1, #32
 800a698:	d1ce      	bne.n	800a638 <_strtod_l+0x30>
 800a69a:	3201      	adds	r2, #1
 800a69c:	e7c1      	b.n	800a622 <_strtod_l+0x1a>
 800a69e:	292d      	cmp	r1, #45	@ 0x2d
 800a6a0:	d1ca      	bne.n	800a638 <_strtod_l+0x30>
 800a6a2:	2101      	movs	r1, #1
 800a6a4:	910e      	str	r1, [sp, #56]	@ 0x38
 800a6a6:	1c51      	adds	r1, r2, #1
 800a6a8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a6aa:	7852      	ldrb	r2, [r2, #1]
 800a6ac:	2a00      	cmp	r2, #0
 800a6ae:	d1c5      	bne.n	800a63c <_strtod_l+0x34>
 800a6b0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a6b2:	9419      	str	r4, [sp, #100]	@ 0x64
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	f040 8570 	bne.w	800b19a <_strtod_l+0xb92>
 800a6ba:	4652      	mov	r2, sl
 800a6bc:	465b      	mov	r3, fp
 800a6be:	e7e5      	b.n	800a68c <_strtod_l+0x84>
 800a6c0:	2100      	movs	r1, #0
 800a6c2:	e7ef      	b.n	800a6a4 <_strtod_l+0x9c>
 800a6c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a6c6:	b13a      	cbz	r2, 800a6d8 <_strtod_l+0xd0>
 800a6c8:	2135      	movs	r1, #53	@ 0x35
 800a6ca:	a81c      	add	r0, sp, #112	@ 0x70
 800a6cc:	f7ff ff3a 	bl	800a544 <__copybits>
 800a6d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a6d2:	9805      	ldr	r0, [sp, #20]
 800a6d4:	f7ff fb10 	bl	8009cf8 <_Bfree>
 800a6d8:	3e01      	subs	r6, #1
 800a6da:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a6dc:	2e04      	cmp	r6, #4
 800a6de:	d806      	bhi.n	800a6ee <_strtod_l+0xe6>
 800a6e0:	e8df f006 	tbb	[pc, r6]
 800a6e4:	201d0314 	.word	0x201d0314
 800a6e8:	14          	.byte	0x14
 800a6e9:	00          	.byte	0x00
 800a6ea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a6ee:	05e1      	lsls	r1, r4, #23
 800a6f0:	bf48      	it	mi
 800a6f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a6f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a6fa:	0d1b      	lsrs	r3, r3, #20
 800a6fc:	051b      	lsls	r3, r3, #20
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d1bb      	bne.n	800a67a <_strtod_l+0x72>
 800a702:	f7fe fb1d 	bl	8008d40 <__errno>
 800a706:	2322      	movs	r3, #34	@ 0x22
 800a708:	6003      	str	r3, [r0, #0]
 800a70a:	e7b6      	b.n	800a67a <_strtod_l+0x72>
 800a70c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a710:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a714:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a718:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a71c:	e7e7      	b.n	800a6ee <_strtod_l+0xe6>
 800a71e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a8a0 <_strtod_l+0x298>
 800a722:	e7e4      	b.n	800a6ee <_strtod_l+0xe6>
 800a724:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a728:	f04f 3aff 	mov.w	sl, #4294967295
 800a72c:	e7df      	b.n	800a6ee <_strtod_l+0xe6>
 800a72e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a730:	1c5a      	adds	r2, r3, #1
 800a732:	9219      	str	r2, [sp, #100]	@ 0x64
 800a734:	785b      	ldrb	r3, [r3, #1]
 800a736:	2b30      	cmp	r3, #48	@ 0x30
 800a738:	d0f9      	beq.n	800a72e <_strtod_l+0x126>
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d09d      	beq.n	800a67a <_strtod_l+0x72>
 800a73e:	2301      	movs	r3, #1
 800a740:	2700      	movs	r7, #0
 800a742:	9308      	str	r3, [sp, #32]
 800a744:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a746:	930c      	str	r3, [sp, #48]	@ 0x30
 800a748:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a74a:	46b9      	mov	r9, r7
 800a74c:	220a      	movs	r2, #10
 800a74e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a750:	7805      	ldrb	r5, [r0, #0]
 800a752:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a756:	b2d9      	uxtb	r1, r3
 800a758:	2909      	cmp	r1, #9
 800a75a:	d928      	bls.n	800a7ae <_strtod_l+0x1a6>
 800a75c:	494f      	ldr	r1, [pc, #316]	@ (800a89c <_strtod_l+0x294>)
 800a75e:	2201      	movs	r2, #1
 800a760:	f000 ffd6 	bl	800b710 <strncmp>
 800a764:	2800      	cmp	r0, #0
 800a766:	d032      	beq.n	800a7ce <_strtod_l+0x1c6>
 800a768:	2000      	movs	r0, #0
 800a76a:	462a      	mov	r2, r5
 800a76c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a76e:	464d      	mov	r5, r9
 800a770:	4603      	mov	r3, r0
 800a772:	2a65      	cmp	r2, #101	@ 0x65
 800a774:	d001      	beq.n	800a77a <_strtod_l+0x172>
 800a776:	2a45      	cmp	r2, #69	@ 0x45
 800a778:	d114      	bne.n	800a7a4 <_strtod_l+0x19c>
 800a77a:	b91d      	cbnz	r5, 800a784 <_strtod_l+0x17c>
 800a77c:	9a08      	ldr	r2, [sp, #32]
 800a77e:	4302      	orrs	r2, r0
 800a780:	d096      	beq.n	800a6b0 <_strtod_l+0xa8>
 800a782:	2500      	movs	r5, #0
 800a784:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a786:	1c62      	adds	r2, r4, #1
 800a788:	9219      	str	r2, [sp, #100]	@ 0x64
 800a78a:	7862      	ldrb	r2, [r4, #1]
 800a78c:	2a2b      	cmp	r2, #43	@ 0x2b
 800a78e:	d07a      	beq.n	800a886 <_strtod_l+0x27e>
 800a790:	2a2d      	cmp	r2, #45	@ 0x2d
 800a792:	d07e      	beq.n	800a892 <_strtod_l+0x28a>
 800a794:	f04f 0c00 	mov.w	ip, #0
 800a798:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a79c:	2909      	cmp	r1, #9
 800a79e:	f240 8085 	bls.w	800a8ac <_strtod_l+0x2a4>
 800a7a2:	9419      	str	r4, [sp, #100]	@ 0x64
 800a7a4:	f04f 0800 	mov.w	r8, #0
 800a7a8:	e0a5      	b.n	800a8f6 <_strtod_l+0x2ee>
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	e7c8      	b.n	800a740 <_strtod_l+0x138>
 800a7ae:	f1b9 0f08 	cmp.w	r9, #8
 800a7b2:	bfd8      	it	le
 800a7b4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a7b6:	f100 0001 	add.w	r0, r0, #1
 800a7ba:	bfda      	itte	le
 800a7bc:	fb02 3301 	mlale	r3, r2, r1, r3
 800a7c0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a7c2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a7c6:	f109 0901 	add.w	r9, r9, #1
 800a7ca:	9019      	str	r0, [sp, #100]	@ 0x64
 800a7cc:	e7bf      	b.n	800a74e <_strtod_l+0x146>
 800a7ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7d0:	1c5a      	adds	r2, r3, #1
 800a7d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7d4:	785a      	ldrb	r2, [r3, #1]
 800a7d6:	f1b9 0f00 	cmp.w	r9, #0
 800a7da:	d03b      	beq.n	800a854 <_strtod_l+0x24c>
 800a7dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800a7de:	464d      	mov	r5, r9
 800a7e0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a7e4:	2b09      	cmp	r3, #9
 800a7e6:	d912      	bls.n	800a80e <_strtod_l+0x206>
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	e7c2      	b.n	800a772 <_strtod_l+0x16a>
 800a7ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7ee:	1c5a      	adds	r2, r3, #1
 800a7f0:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7f2:	785a      	ldrb	r2, [r3, #1]
 800a7f4:	3001      	adds	r0, #1
 800a7f6:	2a30      	cmp	r2, #48	@ 0x30
 800a7f8:	d0f8      	beq.n	800a7ec <_strtod_l+0x1e4>
 800a7fa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a7fe:	2b08      	cmp	r3, #8
 800a800:	f200 84d2 	bhi.w	800b1a8 <_strtod_l+0xba0>
 800a804:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a806:	900a      	str	r0, [sp, #40]	@ 0x28
 800a808:	2000      	movs	r0, #0
 800a80a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a80c:	4605      	mov	r5, r0
 800a80e:	3a30      	subs	r2, #48	@ 0x30
 800a810:	f100 0301 	add.w	r3, r0, #1
 800a814:	d018      	beq.n	800a848 <_strtod_l+0x240>
 800a816:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a818:	4419      	add	r1, r3
 800a81a:	910a      	str	r1, [sp, #40]	@ 0x28
 800a81c:	462e      	mov	r6, r5
 800a81e:	f04f 0e0a 	mov.w	lr, #10
 800a822:	1c71      	adds	r1, r6, #1
 800a824:	eba1 0c05 	sub.w	ip, r1, r5
 800a828:	4563      	cmp	r3, ip
 800a82a:	dc15      	bgt.n	800a858 <_strtod_l+0x250>
 800a82c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a830:	182b      	adds	r3, r5, r0
 800a832:	2b08      	cmp	r3, #8
 800a834:	f105 0501 	add.w	r5, r5, #1
 800a838:	4405      	add	r5, r0
 800a83a:	dc1a      	bgt.n	800a872 <_strtod_l+0x26a>
 800a83c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a83e:	230a      	movs	r3, #10
 800a840:	fb03 2301 	mla	r3, r3, r1, r2
 800a844:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a846:	2300      	movs	r3, #0
 800a848:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a84a:	1c51      	adds	r1, r2, #1
 800a84c:	9119      	str	r1, [sp, #100]	@ 0x64
 800a84e:	7852      	ldrb	r2, [r2, #1]
 800a850:	4618      	mov	r0, r3
 800a852:	e7c5      	b.n	800a7e0 <_strtod_l+0x1d8>
 800a854:	4648      	mov	r0, r9
 800a856:	e7ce      	b.n	800a7f6 <_strtod_l+0x1ee>
 800a858:	2e08      	cmp	r6, #8
 800a85a:	dc05      	bgt.n	800a868 <_strtod_l+0x260>
 800a85c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a85e:	fb0e f606 	mul.w	r6, lr, r6
 800a862:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a864:	460e      	mov	r6, r1
 800a866:	e7dc      	b.n	800a822 <_strtod_l+0x21a>
 800a868:	2910      	cmp	r1, #16
 800a86a:	bfd8      	it	le
 800a86c:	fb0e f707 	mulle.w	r7, lr, r7
 800a870:	e7f8      	b.n	800a864 <_strtod_l+0x25c>
 800a872:	2b0f      	cmp	r3, #15
 800a874:	bfdc      	itt	le
 800a876:	230a      	movle	r3, #10
 800a878:	fb03 2707 	mlale	r7, r3, r7, r2
 800a87c:	e7e3      	b.n	800a846 <_strtod_l+0x23e>
 800a87e:	2300      	movs	r3, #0
 800a880:	930a      	str	r3, [sp, #40]	@ 0x28
 800a882:	2301      	movs	r3, #1
 800a884:	e77a      	b.n	800a77c <_strtod_l+0x174>
 800a886:	f04f 0c00 	mov.w	ip, #0
 800a88a:	1ca2      	adds	r2, r4, #2
 800a88c:	9219      	str	r2, [sp, #100]	@ 0x64
 800a88e:	78a2      	ldrb	r2, [r4, #2]
 800a890:	e782      	b.n	800a798 <_strtod_l+0x190>
 800a892:	f04f 0c01 	mov.w	ip, #1
 800a896:	e7f8      	b.n	800a88a <_strtod_l+0x282>
 800a898:	0800c86c 	.word	0x0800c86c
 800a89c:	0800c6a3 	.word	0x0800c6a3
 800a8a0:	7ff00000 	.word	0x7ff00000
 800a8a4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a8a6:	1c51      	adds	r1, r2, #1
 800a8a8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a8aa:	7852      	ldrb	r2, [r2, #1]
 800a8ac:	2a30      	cmp	r2, #48	@ 0x30
 800a8ae:	d0f9      	beq.n	800a8a4 <_strtod_l+0x29c>
 800a8b0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a8b4:	2908      	cmp	r1, #8
 800a8b6:	f63f af75 	bhi.w	800a7a4 <_strtod_l+0x19c>
 800a8ba:	3a30      	subs	r2, #48	@ 0x30
 800a8bc:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a8c0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a8c2:	f04f 080a 	mov.w	r8, #10
 800a8c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a8c8:	1c56      	adds	r6, r2, #1
 800a8ca:	9619      	str	r6, [sp, #100]	@ 0x64
 800a8cc:	7852      	ldrb	r2, [r2, #1]
 800a8ce:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a8d2:	f1be 0f09 	cmp.w	lr, #9
 800a8d6:	d939      	bls.n	800a94c <_strtod_l+0x344>
 800a8d8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a8da:	1a76      	subs	r6, r6, r1
 800a8dc:	2e08      	cmp	r6, #8
 800a8de:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a8e2:	dc03      	bgt.n	800a8ec <_strtod_l+0x2e4>
 800a8e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8e6:	4588      	cmp	r8, r1
 800a8e8:	bfa8      	it	ge
 800a8ea:	4688      	movge	r8, r1
 800a8ec:	f1bc 0f00 	cmp.w	ip, #0
 800a8f0:	d001      	beq.n	800a8f6 <_strtod_l+0x2ee>
 800a8f2:	f1c8 0800 	rsb	r8, r8, #0
 800a8f6:	2d00      	cmp	r5, #0
 800a8f8:	d14e      	bne.n	800a998 <_strtod_l+0x390>
 800a8fa:	9908      	ldr	r1, [sp, #32]
 800a8fc:	4308      	orrs	r0, r1
 800a8fe:	f47f aebc 	bne.w	800a67a <_strtod_l+0x72>
 800a902:	2b00      	cmp	r3, #0
 800a904:	f47f aed4 	bne.w	800a6b0 <_strtod_l+0xa8>
 800a908:	2a69      	cmp	r2, #105	@ 0x69
 800a90a:	d028      	beq.n	800a95e <_strtod_l+0x356>
 800a90c:	dc25      	bgt.n	800a95a <_strtod_l+0x352>
 800a90e:	2a49      	cmp	r2, #73	@ 0x49
 800a910:	d025      	beq.n	800a95e <_strtod_l+0x356>
 800a912:	2a4e      	cmp	r2, #78	@ 0x4e
 800a914:	f47f aecc 	bne.w	800a6b0 <_strtod_l+0xa8>
 800a918:	499a      	ldr	r1, [pc, #616]	@ (800ab84 <_strtod_l+0x57c>)
 800a91a:	a819      	add	r0, sp, #100	@ 0x64
 800a91c:	f001 f9e0 	bl	800bce0 <__match>
 800a920:	2800      	cmp	r0, #0
 800a922:	f43f aec5 	beq.w	800a6b0 <_strtod_l+0xa8>
 800a926:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	2b28      	cmp	r3, #40	@ 0x28
 800a92c:	d12e      	bne.n	800a98c <_strtod_l+0x384>
 800a92e:	4996      	ldr	r1, [pc, #600]	@ (800ab88 <_strtod_l+0x580>)
 800a930:	aa1c      	add	r2, sp, #112	@ 0x70
 800a932:	a819      	add	r0, sp, #100	@ 0x64
 800a934:	f001 f9e8 	bl	800bd08 <__hexnan>
 800a938:	2805      	cmp	r0, #5
 800a93a:	d127      	bne.n	800a98c <_strtod_l+0x384>
 800a93c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a93e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a942:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a946:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a94a:	e696      	b.n	800a67a <_strtod_l+0x72>
 800a94c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a94e:	fb08 2101 	mla	r1, r8, r1, r2
 800a952:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a956:	9209      	str	r2, [sp, #36]	@ 0x24
 800a958:	e7b5      	b.n	800a8c6 <_strtod_l+0x2be>
 800a95a:	2a6e      	cmp	r2, #110	@ 0x6e
 800a95c:	e7da      	b.n	800a914 <_strtod_l+0x30c>
 800a95e:	498b      	ldr	r1, [pc, #556]	@ (800ab8c <_strtod_l+0x584>)
 800a960:	a819      	add	r0, sp, #100	@ 0x64
 800a962:	f001 f9bd 	bl	800bce0 <__match>
 800a966:	2800      	cmp	r0, #0
 800a968:	f43f aea2 	beq.w	800a6b0 <_strtod_l+0xa8>
 800a96c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a96e:	4988      	ldr	r1, [pc, #544]	@ (800ab90 <_strtod_l+0x588>)
 800a970:	3b01      	subs	r3, #1
 800a972:	a819      	add	r0, sp, #100	@ 0x64
 800a974:	9319      	str	r3, [sp, #100]	@ 0x64
 800a976:	f001 f9b3 	bl	800bce0 <__match>
 800a97a:	b910      	cbnz	r0, 800a982 <_strtod_l+0x37a>
 800a97c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a97e:	3301      	adds	r3, #1
 800a980:	9319      	str	r3, [sp, #100]	@ 0x64
 800a982:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800aba0 <_strtod_l+0x598>
 800a986:	f04f 0a00 	mov.w	sl, #0
 800a98a:	e676      	b.n	800a67a <_strtod_l+0x72>
 800a98c:	4881      	ldr	r0, [pc, #516]	@ (800ab94 <_strtod_l+0x58c>)
 800a98e:	f000 fee3 	bl	800b758 <nan>
 800a992:	ec5b ab10 	vmov	sl, fp, d0
 800a996:	e670      	b.n	800a67a <_strtod_l+0x72>
 800a998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a99a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a99c:	eba8 0303 	sub.w	r3, r8, r3
 800a9a0:	f1b9 0f00 	cmp.w	r9, #0
 800a9a4:	bf08      	it	eq
 800a9a6:	46a9      	moveq	r9, r5
 800a9a8:	2d10      	cmp	r5, #16
 800a9aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9ac:	462c      	mov	r4, r5
 800a9ae:	bfa8      	it	ge
 800a9b0:	2410      	movge	r4, #16
 800a9b2:	f7f5 fda7 	bl	8000504 <__aeabi_ui2d>
 800a9b6:	2d09      	cmp	r5, #9
 800a9b8:	4682      	mov	sl, r0
 800a9ba:	468b      	mov	fp, r1
 800a9bc:	dc13      	bgt.n	800a9e6 <_strtod_l+0x3de>
 800a9be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	f43f ae5a 	beq.w	800a67a <_strtod_l+0x72>
 800a9c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9c8:	dd78      	ble.n	800aabc <_strtod_l+0x4b4>
 800a9ca:	2b16      	cmp	r3, #22
 800a9cc:	dc5f      	bgt.n	800aa8e <_strtod_l+0x486>
 800a9ce:	4972      	ldr	r1, [pc, #456]	@ (800ab98 <_strtod_l+0x590>)
 800a9d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a9d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9d8:	4652      	mov	r2, sl
 800a9da:	465b      	mov	r3, fp
 800a9dc:	f7f5 fe0c 	bl	80005f8 <__aeabi_dmul>
 800a9e0:	4682      	mov	sl, r0
 800a9e2:	468b      	mov	fp, r1
 800a9e4:	e649      	b.n	800a67a <_strtod_l+0x72>
 800a9e6:	4b6c      	ldr	r3, [pc, #432]	@ (800ab98 <_strtod_l+0x590>)
 800a9e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a9ec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a9f0:	f7f5 fe02 	bl	80005f8 <__aeabi_dmul>
 800a9f4:	4682      	mov	sl, r0
 800a9f6:	4638      	mov	r0, r7
 800a9f8:	468b      	mov	fp, r1
 800a9fa:	f7f5 fd83 	bl	8000504 <__aeabi_ui2d>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	460b      	mov	r3, r1
 800aa02:	4650      	mov	r0, sl
 800aa04:	4659      	mov	r1, fp
 800aa06:	f7f5 fc41 	bl	800028c <__adddf3>
 800aa0a:	2d0f      	cmp	r5, #15
 800aa0c:	4682      	mov	sl, r0
 800aa0e:	468b      	mov	fp, r1
 800aa10:	ddd5      	ble.n	800a9be <_strtod_l+0x3b6>
 800aa12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa14:	1b2c      	subs	r4, r5, r4
 800aa16:	441c      	add	r4, r3
 800aa18:	2c00      	cmp	r4, #0
 800aa1a:	f340 8093 	ble.w	800ab44 <_strtod_l+0x53c>
 800aa1e:	f014 030f 	ands.w	r3, r4, #15
 800aa22:	d00a      	beq.n	800aa3a <_strtod_l+0x432>
 800aa24:	495c      	ldr	r1, [pc, #368]	@ (800ab98 <_strtod_l+0x590>)
 800aa26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aa2a:	4652      	mov	r2, sl
 800aa2c:	465b      	mov	r3, fp
 800aa2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa32:	f7f5 fde1 	bl	80005f8 <__aeabi_dmul>
 800aa36:	4682      	mov	sl, r0
 800aa38:	468b      	mov	fp, r1
 800aa3a:	f034 040f 	bics.w	r4, r4, #15
 800aa3e:	d073      	beq.n	800ab28 <_strtod_l+0x520>
 800aa40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800aa44:	dd49      	ble.n	800aada <_strtod_l+0x4d2>
 800aa46:	2400      	movs	r4, #0
 800aa48:	46a0      	mov	r8, r4
 800aa4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aa4c:	46a1      	mov	r9, r4
 800aa4e:	9a05      	ldr	r2, [sp, #20]
 800aa50:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800aba0 <_strtod_l+0x598>
 800aa54:	2322      	movs	r3, #34	@ 0x22
 800aa56:	6013      	str	r3, [r2, #0]
 800aa58:	f04f 0a00 	mov.w	sl, #0
 800aa5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	f43f ae0b 	beq.w	800a67a <_strtod_l+0x72>
 800aa64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa66:	9805      	ldr	r0, [sp, #20]
 800aa68:	f7ff f946 	bl	8009cf8 <_Bfree>
 800aa6c:	9805      	ldr	r0, [sp, #20]
 800aa6e:	4649      	mov	r1, r9
 800aa70:	f7ff f942 	bl	8009cf8 <_Bfree>
 800aa74:	9805      	ldr	r0, [sp, #20]
 800aa76:	4641      	mov	r1, r8
 800aa78:	f7ff f93e 	bl	8009cf8 <_Bfree>
 800aa7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa7e:	9805      	ldr	r0, [sp, #20]
 800aa80:	f7ff f93a 	bl	8009cf8 <_Bfree>
 800aa84:	9805      	ldr	r0, [sp, #20]
 800aa86:	4621      	mov	r1, r4
 800aa88:	f7ff f936 	bl	8009cf8 <_Bfree>
 800aa8c:	e5f5      	b.n	800a67a <_strtod_l+0x72>
 800aa8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800aa94:	4293      	cmp	r3, r2
 800aa96:	dbbc      	blt.n	800aa12 <_strtod_l+0x40a>
 800aa98:	4c3f      	ldr	r4, [pc, #252]	@ (800ab98 <_strtod_l+0x590>)
 800aa9a:	f1c5 050f 	rsb	r5, r5, #15
 800aa9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800aaa2:	4652      	mov	r2, sl
 800aaa4:	465b      	mov	r3, fp
 800aaa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aaaa:	f7f5 fda5 	bl	80005f8 <__aeabi_dmul>
 800aaae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aab0:	1b5d      	subs	r5, r3, r5
 800aab2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800aab6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800aaba:	e78f      	b.n	800a9dc <_strtod_l+0x3d4>
 800aabc:	3316      	adds	r3, #22
 800aabe:	dba8      	blt.n	800aa12 <_strtod_l+0x40a>
 800aac0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aac2:	eba3 0808 	sub.w	r8, r3, r8
 800aac6:	4b34      	ldr	r3, [pc, #208]	@ (800ab98 <_strtod_l+0x590>)
 800aac8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800aacc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800aad0:	4650      	mov	r0, sl
 800aad2:	4659      	mov	r1, fp
 800aad4:	f7f5 feba 	bl	800084c <__aeabi_ddiv>
 800aad8:	e782      	b.n	800a9e0 <_strtod_l+0x3d8>
 800aada:	2300      	movs	r3, #0
 800aadc:	4f2f      	ldr	r7, [pc, #188]	@ (800ab9c <_strtod_l+0x594>)
 800aade:	1124      	asrs	r4, r4, #4
 800aae0:	4650      	mov	r0, sl
 800aae2:	4659      	mov	r1, fp
 800aae4:	461e      	mov	r6, r3
 800aae6:	2c01      	cmp	r4, #1
 800aae8:	dc21      	bgt.n	800ab2e <_strtod_l+0x526>
 800aaea:	b10b      	cbz	r3, 800aaf0 <_strtod_l+0x4e8>
 800aaec:	4682      	mov	sl, r0
 800aaee:	468b      	mov	fp, r1
 800aaf0:	492a      	ldr	r1, [pc, #168]	@ (800ab9c <_strtod_l+0x594>)
 800aaf2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800aaf6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800aafa:	4652      	mov	r2, sl
 800aafc:	465b      	mov	r3, fp
 800aafe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab02:	f7f5 fd79 	bl	80005f8 <__aeabi_dmul>
 800ab06:	4b26      	ldr	r3, [pc, #152]	@ (800aba0 <_strtod_l+0x598>)
 800ab08:	460a      	mov	r2, r1
 800ab0a:	400b      	ands	r3, r1
 800ab0c:	4925      	ldr	r1, [pc, #148]	@ (800aba4 <_strtod_l+0x59c>)
 800ab0e:	428b      	cmp	r3, r1
 800ab10:	4682      	mov	sl, r0
 800ab12:	d898      	bhi.n	800aa46 <_strtod_l+0x43e>
 800ab14:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ab18:	428b      	cmp	r3, r1
 800ab1a:	bf86      	itte	hi
 800ab1c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800aba8 <_strtod_l+0x5a0>
 800ab20:	f04f 3aff 	movhi.w	sl, #4294967295
 800ab24:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ab28:	2300      	movs	r3, #0
 800ab2a:	9308      	str	r3, [sp, #32]
 800ab2c:	e076      	b.n	800ac1c <_strtod_l+0x614>
 800ab2e:	07e2      	lsls	r2, r4, #31
 800ab30:	d504      	bpl.n	800ab3c <_strtod_l+0x534>
 800ab32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab36:	f7f5 fd5f 	bl	80005f8 <__aeabi_dmul>
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	3601      	adds	r6, #1
 800ab3e:	1064      	asrs	r4, r4, #1
 800ab40:	3708      	adds	r7, #8
 800ab42:	e7d0      	b.n	800aae6 <_strtod_l+0x4de>
 800ab44:	d0f0      	beq.n	800ab28 <_strtod_l+0x520>
 800ab46:	4264      	negs	r4, r4
 800ab48:	f014 020f 	ands.w	r2, r4, #15
 800ab4c:	d00a      	beq.n	800ab64 <_strtod_l+0x55c>
 800ab4e:	4b12      	ldr	r3, [pc, #72]	@ (800ab98 <_strtod_l+0x590>)
 800ab50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab54:	4650      	mov	r0, sl
 800ab56:	4659      	mov	r1, fp
 800ab58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab5c:	f7f5 fe76 	bl	800084c <__aeabi_ddiv>
 800ab60:	4682      	mov	sl, r0
 800ab62:	468b      	mov	fp, r1
 800ab64:	1124      	asrs	r4, r4, #4
 800ab66:	d0df      	beq.n	800ab28 <_strtod_l+0x520>
 800ab68:	2c1f      	cmp	r4, #31
 800ab6a:	dd1f      	ble.n	800abac <_strtod_l+0x5a4>
 800ab6c:	2400      	movs	r4, #0
 800ab6e:	46a0      	mov	r8, r4
 800ab70:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ab72:	46a1      	mov	r9, r4
 800ab74:	9a05      	ldr	r2, [sp, #20]
 800ab76:	2322      	movs	r3, #34	@ 0x22
 800ab78:	f04f 0a00 	mov.w	sl, #0
 800ab7c:	f04f 0b00 	mov.w	fp, #0
 800ab80:	6013      	str	r3, [r2, #0]
 800ab82:	e76b      	b.n	800aa5c <_strtod_l+0x454>
 800ab84:	0800c591 	.word	0x0800c591
 800ab88:	0800c858 	.word	0x0800c858
 800ab8c:	0800c589 	.word	0x0800c589
 800ab90:	0800c5c0 	.word	0x0800c5c0
 800ab94:	0800c6f9 	.word	0x0800c6f9
 800ab98:	0800c790 	.word	0x0800c790
 800ab9c:	0800c768 	.word	0x0800c768
 800aba0:	7ff00000 	.word	0x7ff00000
 800aba4:	7ca00000 	.word	0x7ca00000
 800aba8:	7fefffff 	.word	0x7fefffff
 800abac:	f014 0310 	ands.w	r3, r4, #16
 800abb0:	bf18      	it	ne
 800abb2:	236a      	movne	r3, #106	@ 0x6a
 800abb4:	4ea9      	ldr	r6, [pc, #676]	@ (800ae5c <_strtod_l+0x854>)
 800abb6:	9308      	str	r3, [sp, #32]
 800abb8:	4650      	mov	r0, sl
 800abba:	4659      	mov	r1, fp
 800abbc:	2300      	movs	r3, #0
 800abbe:	07e7      	lsls	r7, r4, #31
 800abc0:	d504      	bpl.n	800abcc <_strtod_l+0x5c4>
 800abc2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800abc6:	f7f5 fd17 	bl	80005f8 <__aeabi_dmul>
 800abca:	2301      	movs	r3, #1
 800abcc:	1064      	asrs	r4, r4, #1
 800abce:	f106 0608 	add.w	r6, r6, #8
 800abd2:	d1f4      	bne.n	800abbe <_strtod_l+0x5b6>
 800abd4:	b10b      	cbz	r3, 800abda <_strtod_l+0x5d2>
 800abd6:	4682      	mov	sl, r0
 800abd8:	468b      	mov	fp, r1
 800abda:	9b08      	ldr	r3, [sp, #32]
 800abdc:	b1b3      	cbz	r3, 800ac0c <_strtod_l+0x604>
 800abde:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800abe2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	4659      	mov	r1, fp
 800abea:	dd0f      	ble.n	800ac0c <_strtod_l+0x604>
 800abec:	2b1f      	cmp	r3, #31
 800abee:	dd56      	ble.n	800ac9e <_strtod_l+0x696>
 800abf0:	2b34      	cmp	r3, #52	@ 0x34
 800abf2:	bfde      	ittt	le
 800abf4:	f04f 33ff 	movle.w	r3, #4294967295
 800abf8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800abfc:	4093      	lslle	r3, r2
 800abfe:	f04f 0a00 	mov.w	sl, #0
 800ac02:	bfcc      	ite	gt
 800ac04:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ac08:	ea03 0b01 	andle.w	fp, r3, r1
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	2300      	movs	r3, #0
 800ac10:	4650      	mov	r0, sl
 800ac12:	4659      	mov	r1, fp
 800ac14:	f7f5 ff58 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac18:	2800      	cmp	r0, #0
 800ac1a:	d1a7      	bne.n	800ab6c <_strtod_l+0x564>
 800ac1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac1e:	9300      	str	r3, [sp, #0]
 800ac20:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ac22:	9805      	ldr	r0, [sp, #20]
 800ac24:	462b      	mov	r3, r5
 800ac26:	464a      	mov	r2, r9
 800ac28:	f7ff f8ce 	bl	8009dc8 <__s2b>
 800ac2c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	f43f af09 	beq.w	800aa46 <_strtod_l+0x43e>
 800ac34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac38:	2a00      	cmp	r2, #0
 800ac3a:	eba3 0308 	sub.w	r3, r3, r8
 800ac3e:	bfa8      	it	ge
 800ac40:	2300      	movge	r3, #0
 800ac42:	9312      	str	r3, [sp, #72]	@ 0x48
 800ac44:	2400      	movs	r4, #0
 800ac46:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ac4a:	9316      	str	r3, [sp, #88]	@ 0x58
 800ac4c:	46a0      	mov	r8, r4
 800ac4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac50:	9805      	ldr	r0, [sp, #20]
 800ac52:	6859      	ldr	r1, [r3, #4]
 800ac54:	f7ff f810 	bl	8009c78 <_Balloc>
 800ac58:	4681      	mov	r9, r0
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	f43f aef7 	beq.w	800aa4e <_strtod_l+0x446>
 800ac60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac62:	691a      	ldr	r2, [r3, #16]
 800ac64:	3202      	adds	r2, #2
 800ac66:	f103 010c 	add.w	r1, r3, #12
 800ac6a:	0092      	lsls	r2, r2, #2
 800ac6c:	300c      	adds	r0, #12
 800ac6e:	f7fe f894 	bl	8008d9a <memcpy>
 800ac72:	ec4b ab10 	vmov	d0, sl, fp
 800ac76:	9805      	ldr	r0, [sp, #20]
 800ac78:	aa1c      	add	r2, sp, #112	@ 0x70
 800ac7a:	a91b      	add	r1, sp, #108	@ 0x6c
 800ac7c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ac80:	f7ff fbd6 	bl	800a430 <__d2b>
 800ac84:	901a      	str	r0, [sp, #104]	@ 0x68
 800ac86:	2800      	cmp	r0, #0
 800ac88:	f43f aee1 	beq.w	800aa4e <_strtod_l+0x446>
 800ac8c:	9805      	ldr	r0, [sp, #20]
 800ac8e:	2101      	movs	r1, #1
 800ac90:	f7ff f930 	bl	8009ef4 <__i2b>
 800ac94:	4680      	mov	r8, r0
 800ac96:	b948      	cbnz	r0, 800acac <_strtod_l+0x6a4>
 800ac98:	f04f 0800 	mov.w	r8, #0
 800ac9c:	e6d7      	b.n	800aa4e <_strtod_l+0x446>
 800ac9e:	f04f 32ff 	mov.w	r2, #4294967295
 800aca2:	fa02 f303 	lsl.w	r3, r2, r3
 800aca6:	ea03 0a0a 	and.w	sl, r3, sl
 800acaa:	e7af      	b.n	800ac0c <_strtod_l+0x604>
 800acac:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800acae:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800acb0:	2d00      	cmp	r5, #0
 800acb2:	bfab      	itete	ge
 800acb4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800acb6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800acb8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800acba:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800acbc:	bfac      	ite	ge
 800acbe:	18ef      	addge	r7, r5, r3
 800acc0:	1b5e      	sublt	r6, r3, r5
 800acc2:	9b08      	ldr	r3, [sp, #32]
 800acc4:	1aed      	subs	r5, r5, r3
 800acc6:	4415      	add	r5, r2
 800acc8:	4b65      	ldr	r3, [pc, #404]	@ (800ae60 <_strtod_l+0x858>)
 800acca:	3d01      	subs	r5, #1
 800accc:	429d      	cmp	r5, r3
 800acce:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800acd2:	da50      	bge.n	800ad76 <_strtod_l+0x76e>
 800acd4:	1b5b      	subs	r3, r3, r5
 800acd6:	2b1f      	cmp	r3, #31
 800acd8:	eba2 0203 	sub.w	r2, r2, r3
 800acdc:	f04f 0101 	mov.w	r1, #1
 800ace0:	dc3d      	bgt.n	800ad5e <_strtod_l+0x756>
 800ace2:	fa01 f303 	lsl.w	r3, r1, r3
 800ace6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ace8:	2300      	movs	r3, #0
 800acea:	9310      	str	r3, [sp, #64]	@ 0x40
 800acec:	18bd      	adds	r5, r7, r2
 800acee:	9b08      	ldr	r3, [sp, #32]
 800acf0:	42af      	cmp	r7, r5
 800acf2:	4416      	add	r6, r2
 800acf4:	441e      	add	r6, r3
 800acf6:	463b      	mov	r3, r7
 800acf8:	bfa8      	it	ge
 800acfa:	462b      	movge	r3, r5
 800acfc:	42b3      	cmp	r3, r6
 800acfe:	bfa8      	it	ge
 800ad00:	4633      	movge	r3, r6
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	bfc2      	ittt	gt
 800ad06:	1aed      	subgt	r5, r5, r3
 800ad08:	1af6      	subgt	r6, r6, r3
 800ad0a:	1aff      	subgt	r7, r7, r3
 800ad0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	dd16      	ble.n	800ad40 <_strtod_l+0x738>
 800ad12:	4641      	mov	r1, r8
 800ad14:	9805      	ldr	r0, [sp, #20]
 800ad16:	461a      	mov	r2, r3
 800ad18:	f7ff f9a4 	bl	800a064 <__pow5mult>
 800ad1c:	4680      	mov	r8, r0
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	d0ba      	beq.n	800ac98 <_strtod_l+0x690>
 800ad22:	4601      	mov	r1, r0
 800ad24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ad26:	9805      	ldr	r0, [sp, #20]
 800ad28:	f7ff f8fa 	bl	8009f20 <__multiply>
 800ad2c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	f43f ae8d 	beq.w	800aa4e <_strtod_l+0x446>
 800ad34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad36:	9805      	ldr	r0, [sp, #20]
 800ad38:	f7fe ffde 	bl	8009cf8 <_Bfree>
 800ad3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad3e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad40:	2d00      	cmp	r5, #0
 800ad42:	dc1d      	bgt.n	800ad80 <_strtod_l+0x778>
 800ad44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	dd23      	ble.n	800ad92 <_strtod_l+0x78a>
 800ad4a:	4649      	mov	r1, r9
 800ad4c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ad4e:	9805      	ldr	r0, [sp, #20]
 800ad50:	f7ff f988 	bl	800a064 <__pow5mult>
 800ad54:	4681      	mov	r9, r0
 800ad56:	b9e0      	cbnz	r0, 800ad92 <_strtod_l+0x78a>
 800ad58:	f04f 0900 	mov.w	r9, #0
 800ad5c:	e677      	b.n	800aa4e <_strtod_l+0x446>
 800ad5e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ad62:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ad66:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ad6a:	35e2      	adds	r5, #226	@ 0xe2
 800ad6c:	fa01 f305 	lsl.w	r3, r1, r5
 800ad70:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad72:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ad74:	e7ba      	b.n	800acec <_strtod_l+0x6e4>
 800ad76:	2300      	movs	r3, #0
 800ad78:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ad7e:	e7b5      	b.n	800acec <_strtod_l+0x6e4>
 800ad80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad82:	9805      	ldr	r0, [sp, #20]
 800ad84:	462a      	mov	r2, r5
 800ad86:	f7ff f9c7 	bl	800a118 <__lshift>
 800ad8a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	d1d9      	bne.n	800ad44 <_strtod_l+0x73c>
 800ad90:	e65d      	b.n	800aa4e <_strtod_l+0x446>
 800ad92:	2e00      	cmp	r6, #0
 800ad94:	dd07      	ble.n	800ada6 <_strtod_l+0x79e>
 800ad96:	4649      	mov	r1, r9
 800ad98:	9805      	ldr	r0, [sp, #20]
 800ad9a:	4632      	mov	r2, r6
 800ad9c:	f7ff f9bc 	bl	800a118 <__lshift>
 800ada0:	4681      	mov	r9, r0
 800ada2:	2800      	cmp	r0, #0
 800ada4:	d0d8      	beq.n	800ad58 <_strtod_l+0x750>
 800ada6:	2f00      	cmp	r7, #0
 800ada8:	dd08      	ble.n	800adbc <_strtod_l+0x7b4>
 800adaa:	4641      	mov	r1, r8
 800adac:	9805      	ldr	r0, [sp, #20]
 800adae:	463a      	mov	r2, r7
 800adb0:	f7ff f9b2 	bl	800a118 <__lshift>
 800adb4:	4680      	mov	r8, r0
 800adb6:	2800      	cmp	r0, #0
 800adb8:	f43f ae49 	beq.w	800aa4e <_strtod_l+0x446>
 800adbc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800adbe:	9805      	ldr	r0, [sp, #20]
 800adc0:	464a      	mov	r2, r9
 800adc2:	f7ff fa31 	bl	800a228 <__mdiff>
 800adc6:	4604      	mov	r4, r0
 800adc8:	2800      	cmp	r0, #0
 800adca:	f43f ae40 	beq.w	800aa4e <_strtod_l+0x446>
 800adce:	68c3      	ldr	r3, [r0, #12]
 800add0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800add2:	2300      	movs	r3, #0
 800add4:	60c3      	str	r3, [r0, #12]
 800add6:	4641      	mov	r1, r8
 800add8:	f7ff fa0a 	bl	800a1f0 <__mcmp>
 800addc:	2800      	cmp	r0, #0
 800adde:	da45      	bge.n	800ae6c <_strtod_l+0x864>
 800ade0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ade2:	ea53 030a 	orrs.w	r3, r3, sl
 800ade6:	d16b      	bne.n	800aec0 <_strtod_l+0x8b8>
 800ade8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800adec:	2b00      	cmp	r3, #0
 800adee:	d167      	bne.n	800aec0 <_strtod_l+0x8b8>
 800adf0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800adf4:	0d1b      	lsrs	r3, r3, #20
 800adf6:	051b      	lsls	r3, r3, #20
 800adf8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800adfc:	d960      	bls.n	800aec0 <_strtod_l+0x8b8>
 800adfe:	6963      	ldr	r3, [r4, #20]
 800ae00:	b913      	cbnz	r3, 800ae08 <_strtod_l+0x800>
 800ae02:	6923      	ldr	r3, [r4, #16]
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	dd5b      	ble.n	800aec0 <_strtod_l+0x8b8>
 800ae08:	4621      	mov	r1, r4
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	9805      	ldr	r0, [sp, #20]
 800ae0e:	f7ff f983 	bl	800a118 <__lshift>
 800ae12:	4641      	mov	r1, r8
 800ae14:	4604      	mov	r4, r0
 800ae16:	f7ff f9eb 	bl	800a1f0 <__mcmp>
 800ae1a:	2800      	cmp	r0, #0
 800ae1c:	dd50      	ble.n	800aec0 <_strtod_l+0x8b8>
 800ae1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae22:	9a08      	ldr	r2, [sp, #32]
 800ae24:	0d1b      	lsrs	r3, r3, #20
 800ae26:	051b      	lsls	r3, r3, #20
 800ae28:	2a00      	cmp	r2, #0
 800ae2a:	d06a      	beq.n	800af02 <_strtod_l+0x8fa>
 800ae2c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ae30:	d867      	bhi.n	800af02 <_strtod_l+0x8fa>
 800ae32:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ae36:	f67f ae9d 	bls.w	800ab74 <_strtod_l+0x56c>
 800ae3a:	4b0a      	ldr	r3, [pc, #40]	@ (800ae64 <_strtod_l+0x85c>)
 800ae3c:	4650      	mov	r0, sl
 800ae3e:	4659      	mov	r1, fp
 800ae40:	2200      	movs	r2, #0
 800ae42:	f7f5 fbd9 	bl	80005f8 <__aeabi_dmul>
 800ae46:	4b08      	ldr	r3, [pc, #32]	@ (800ae68 <_strtod_l+0x860>)
 800ae48:	400b      	ands	r3, r1
 800ae4a:	4682      	mov	sl, r0
 800ae4c:	468b      	mov	fp, r1
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	f47f ae08 	bne.w	800aa64 <_strtod_l+0x45c>
 800ae54:	9a05      	ldr	r2, [sp, #20]
 800ae56:	2322      	movs	r3, #34	@ 0x22
 800ae58:	6013      	str	r3, [r2, #0]
 800ae5a:	e603      	b.n	800aa64 <_strtod_l+0x45c>
 800ae5c:	0800c880 	.word	0x0800c880
 800ae60:	fffffc02 	.word	0xfffffc02
 800ae64:	39500000 	.word	0x39500000
 800ae68:	7ff00000 	.word	0x7ff00000
 800ae6c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ae70:	d165      	bne.n	800af3e <_strtod_l+0x936>
 800ae72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ae74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae78:	b35a      	cbz	r2, 800aed2 <_strtod_l+0x8ca>
 800ae7a:	4a9f      	ldr	r2, [pc, #636]	@ (800b0f8 <_strtod_l+0xaf0>)
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d12b      	bne.n	800aed8 <_strtod_l+0x8d0>
 800ae80:	9b08      	ldr	r3, [sp, #32]
 800ae82:	4651      	mov	r1, sl
 800ae84:	b303      	cbz	r3, 800aec8 <_strtod_l+0x8c0>
 800ae86:	4b9d      	ldr	r3, [pc, #628]	@ (800b0fc <_strtod_l+0xaf4>)
 800ae88:	465a      	mov	r2, fp
 800ae8a:	4013      	ands	r3, r2
 800ae8c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ae90:	f04f 32ff 	mov.w	r2, #4294967295
 800ae94:	d81b      	bhi.n	800aece <_strtod_l+0x8c6>
 800ae96:	0d1b      	lsrs	r3, r3, #20
 800ae98:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ae9c:	fa02 f303 	lsl.w	r3, r2, r3
 800aea0:	4299      	cmp	r1, r3
 800aea2:	d119      	bne.n	800aed8 <_strtod_l+0x8d0>
 800aea4:	4b96      	ldr	r3, [pc, #600]	@ (800b100 <_strtod_l+0xaf8>)
 800aea6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d102      	bne.n	800aeb2 <_strtod_l+0x8aa>
 800aeac:	3101      	adds	r1, #1
 800aeae:	f43f adce 	beq.w	800aa4e <_strtod_l+0x446>
 800aeb2:	4b92      	ldr	r3, [pc, #584]	@ (800b0fc <_strtod_l+0xaf4>)
 800aeb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aeb6:	401a      	ands	r2, r3
 800aeb8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800aebc:	f04f 0a00 	mov.w	sl, #0
 800aec0:	9b08      	ldr	r3, [sp, #32]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d1b9      	bne.n	800ae3a <_strtod_l+0x832>
 800aec6:	e5cd      	b.n	800aa64 <_strtod_l+0x45c>
 800aec8:	f04f 33ff 	mov.w	r3, #4294967295
 800aecc:	e7e8      	b.n	800aea0 <_strtod_l+0x898>
 800aece:	4613      	mov	r3, r2
 800aed0:	e7e6      	b.n	800aea0 <_strtod_l+0x898>
 800aed2:	ea53 030a 	orrs.w	r3, r3, sl
 800aed6:	d0a2      	beq.n	800ae1e <_strtod_l+0x816>
 800aed8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aeda:	b1db      	cbz	r3, 800af14 <_strtod_l+0x90c>
 800aedc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aede:	4213      	tst	r3, r2
 800aee0:	d0ee      	beq.n	800aec0 <_strtod_l+0x8b8>
 800aee2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aee4:	9a08      	ldr	r2, [sp, #32]
 800aee6:	4650      	mov	r0, sl
 800aee8:	4659      	mov	r1, fp
 800aeea:	b1bb      	cbz	r3, 800af1c <_strtod_l+0x914>
 800aeec:	f7ff fb6e 	bl	800a5cc <sulp>
 800aef0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aef4:	ec53 2b10 	vmov	r2, r3, d0
 800aef8:	f7f5 f9c8 	bl	800028c <__adddf3>
 800aefc:	4682      	mov	sl, r0
 800aefe:	468b      	mov	fp, r1
 800af00:	e7de      	b.n	800aec0 <_strtod_l+0x8b8>
 800af02:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800af06:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800af0a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800af0e:	f04f 3aff 	mov.w	sl, #4294967295
 800af12:	e7d5      	b.n	800aec0 <_strtod_l+0x8b8>
 800af14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800af16:	ea13 0f0a 	tst.w	r3, sl
 800af1a:	e7e1      	b.n	800aee0 <_strtod_l+0x8d8>
 800af1c:	f7ff fb56 	bl	800a5cc <sulp>
 800af20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af24:	ec53 2b10 	vmov	r2, r3, d0
 800af28:	f7f5 f9ae 	bl	8000288 <__aeabi_dsub>
 800af2c:	2200      	movs	r2, #0
 800af2e:	2300      	movs	r3, #0
 800af30:	4682      	mov	sl, r0
 800af32:	468b      	mov	fp, r1
 800af34:	f7f5 fdc8 	bl	8000ac8 <__aeabi_dcmpeq>
 800af38:	2800      	cmp	r0, #0
 800af3a:	d0c1      	beq.n	800aec0 <_strtod_l+0x8b8>
 800af3c:	e61a      	b.n	800ab74 <_strtod_l+0x56c>
 800af3e:	4641      	mov	r1, r8
 800af40:	4620      	mov	r0, r4
 800af42:	f7ff facd 	bl	800a4e0 <__ratio>
 800af46:	ec57 6b10 	vmov	r6, r7, d0
 800af4a:	2200      	movs	r2, #0
 800af4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800af50:	4630      	mov	r0, r6
 800af52:	4639      	mov	r1, r7
 800af54:	f7f5 fdcc 	bl	8000af0 <__aeabi_dcmple>
 800af58:	2800      	cmp	r0, #0
 800af5a:	d06f      	beq.n	800b03c <_strtod_l+0xa34>
 800af5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d17a      	bne.n	800b058 <_strtod_l+0xa50>
 800af62:	f1ba 0f00 	cmp.w	sl, #0
 800af66:	d158      	bne.n	800b01a <_strtod_l+0xa12>
 800af68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d15a      	bne.n	800b028 <_strtod_l+0xa20>
 800af72:	4b64      	ldr	r3, [pc, #400]	@ (800b104 <_strtod_l+0xafc>)
 800af74:	2200      	movs	r2, #0
 800af76:	4630      	mov	r0, r6
 800af78:	4639      	mov	r1, r7
 800af7a:	f7f5 fdaf 	bl	8000adc <__aeabi_dcmplt>
 800af7e:	2800      	cmp	r0, #0
 800af80:	d159      	bne.n	800b036 <_strtod_l+0xa2e>
 800af82:	4630      	mov	r0, r6
 800af84:	4639      	mov	r1, r7
 800af86:	4b60      	ldr	r3, [pc, #384]	@ (800b108 <_strtod_l+0xb00>)
 800af88:	2200      	movs	r2, #0
 800af8a:	f7f5 fb35 	bl	80005f8 <__aeabi_dmul>
 800af8e:	4606      	mov	r6, r0
 800af90:	460f      	mov	r7, r1
 800af92:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800af96:	9606      	str	r6, [sp, #24]
 800af98:	9307      	str	r3, [sp, #28]
 800af9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af9e:	4d57      	ldr	r5, [pc, #348]	@ (800b0fc <_strtod_l+0xaf4>)
 800afa0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800afa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afa6:	401d      	ands	r5, r3
 800afa8:	4b58      	ldr	r3, [pc, #352]	@ (800b10c <_strtod_l+0xb04>)
 800afaa:	429d      	cmp	r5, r3
 800afac:	f040 80b2 	bne.w	800b114 <_strtod_l+0xb0c>
 800afb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afb2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800afb6:	ec4b ab10 	vmov	d0, sl, fp
 800afba:	f7ff f9c9 	bl	800a350 <__ulp>
 800afbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800afc2:	ec51 0b10 	vmov	r0, r1, d0
 800afc6:	f7f5 fb17 	bl	80005f8 <__aeabi_dmul>
 800afca:	4652      	mov	r2, sl
 800afcc:	465b      	mov	r3, fp
 800afce:	f7f5 f95d 	bl	800028c <__adddf3>
 800afd2:	460b      	mov	r3, r1
 800afd4:	4949      	ldr	r1, [pc, #292]	@ (800b0fc <_strtod_l+0xaf4>)
 800afd6:	4a4e      	ldr	r2, [pc, #312]	@ (800b110 <_strtod_l+0xb08>)
 800afd8:	4019      	ands	r1, r3
 800afda:	4291      	cmp	r1, r2
 800afdc:	4682      	mov	sl, r0
 800afde:	d942      	bls.n	800b066 <_strtod_l+0xa5e>
 800afe0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800afe2:	4b47      	ldr	r3, [pc, #284]	@ (800b100 <_strtod_l+0xaf8>)
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d103      	bne.n	800aff0 <_strtod_l+0x9e8>
 800afe8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800afea:	3301      	adds	r3, #1
 800afec:	f43f ad2f 	beq.w	800aa4e <_strtod_l+0x446>
 800aff0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b100 <_strtod_l+0xaf8>
 800aff4:	f04f 3aff 	mov.w	sl, #4294967295
 800aff8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800affa:	9805      	ldr	r0, [sp, #20]
 800affc:	f7fe fe7c 	bl	8009cf8 <_Bfree>
 800b000:	9805      	ldr	r0, [sp, #20]
 800b002:	4649      	mov	r1, r9
 800b004:	f7fe fe78 	bl	8009cf8 <_Bfree>
 800b008:	9805      	ldr	r0, [sp, #20]
 800b00a:	4641      	mov	r1, r8
 800b00c:	f7fe fe74 	bl	8009cf8 <_Bfree>
 800b010:	9805      	ldr	r0, [sp, #20]
 800b012:	4621      	mov	r1, r4
 800b014:	f7fe fe70 	bl	8009cf8 <_Bfree>
 800b018:	e619      	b.n	800ac4e <_strtod_l+0x646>
 800b01a:	f1ba 0f01 	cmp.w	sl, #1
 800b01e:	d103      	bne.n	800b028 <_strtod_l+0xa20>
 800b020:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b022:	2b00      	cmp	r3, #0
 800b024:	f43f ada6 	beq.w	800ab74 <_strtod_l+0x56c>
 800b028:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b0d8 <_strtod_l+0xad0>
 800b02c:	4f35      	ldr	r7, [pc, #212]	@ (800b104 <_strtod_l+0xafc>)
 800b02e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b032:	2600      	movs	r6, #0
 800b034:	e7b1      	b.n	800af9a <_strtod_l+0x992>
 800b036:	4f34      	ldr	r7, [pc, #208]	@ (800b108 <_strtod_l+0xb00>)
 800b038:	2600      	movs	r6, #0
 800b03a:	e7aa      	b.n	800af92 <_strtod_l+0x98a>
 800b03c:	4b32      	ldr	r3, [pc, #200]	@ (800b108 <_strtod_l+0xb00>)
 800b03e:	4630      	mov	r0, r6
 800b040:	4639      	mov	r1, r7
 800b042:	2200      	movs	r2, #0
 800b044:	f7f5 fad8 	bl	80005f8 <__aeabi_dmul>
 800b048:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b04a:	4606      	mov	r6, r0
 800b04c:	460f      	mov	r7, r1
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d09f      	beq.n	800af92 <_strtod_l+0x98a>
 800b052:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b056:	e7a0      	b.n	800af9a <_strtod_l+0x992>
 800b058:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b0e0 <_strtod_l+0xad8>
 800b05c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b060:	ec57 6b17 	vmov	r6, r7, d7
 800b064:	e799      	b.n	800af9a <_strtod_l+0x992>
 800b066:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b06a:	9b08      	ldr	r3, [sp, #32]
 800b06c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b070:	2b00      	cmp	r3, #0
 800b072:	d1c1      	bne.n	800aff8 <_strtod_l+0x9f0>
 800b074:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b078:	0d1b      	lsrs	r3, r3, #20
 800b07a:	051b      	lsls	r3, r3, #20
 800b07c:	429d      	cmp	r5, r3
 800b07e:	d1bb      	bne.n	800aff8 <_strtod_l+0x9f0>
 800b080:	4630      	mov	r0, r6
 800b082:	4639      	mov	r1, r7
 800b084:	f7f5 fe18 	bl	8000cb8 <__aeabi_d2lz>
 800b088:	f7f5 fa88 	bl	800059c <__aeabi_l2d>
 800b08c:	4602      	mov	r2, r0
 800b08e:	460b      	mov	r3, r1
 800b090:	4630      	mov	r0, r6
 800b092:	4639      	mov	r1, r7
 800b094:	f7f5 f8f8 	bl	8000288 <__aeabi_dsub>
 800b098:	460b      	mov	r3, r1
 800b09a:	4602      	mov	r2, r0
 800b09c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b0a0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b0a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0a6:	ea46 060a 	orr.w	r6, r6, sl
 800b0aa:	431e      	orrs	r6, r3
 800b0ac:	d06f      	beq.n	800b18e <_strtod_l+0xb86>
 800b0ae:	a30e      	add	r3, pc, #56	@ (adr r3, 800b0e8 <_strtod_l+0xae0>)
 800b0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b4:	f7f5 fd12 	bl	8000adc <__aeabi_dcmplt>
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	f47f acd3 	bne.w	800aa64 <_strtod_l+0x45c>
 800b0be:	a30c      	add	r3, pc, #48	@ (adr r3, 800b0f0 <_strtod_l+0xae8>)
 800b0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0c8:	f7f5 fd26 	bl	8000b18 <__aeabi_dcmpgt>
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	d093      	beq.n	800aff8 <_strtod_l+0x9f0>
 800b0d0:	e4c8      	b.n	800aa64 <_strtod_l+0x45c>
 800b0d2:	bf00      	nop
 800b0d4:	f3af 8000 	nop.w
 800b0d8:	00000000 	.word	0x00000000
 800b0dc:	bff00000 	.word	0xbff00000
 800b0e0:	00000000 	.word	0x00000000
 800b0e4:	3ff00000 	.word	0x3ff00000
 800b0e8:	94a03595 	.word	0x94a03595
 800b0ec:	3fdfffff 	.word	0x3fdfffff
 800b0f0:	35afe535 	.word	0x35afe535
 800b0f4:	3fe00000 	.word	0x3fe00000
 800b0f8:	000fffff 	.word	0x000fffff
 800b0fc:	7ff00000 	.word	0x7ff00000
 800b100:	7fefffff 	.word	0x7fefffff
 800b104:	3ff00000 	.word	0x3ff00000
 800b108:	3fe00000 	.word	0x3fe00000
 800b10c:	7fe00000 	.word	0x7fe00000
 800b110:	7c9fffff 	.word	0x7c9fffff
 800b114:	9b08      	ldr	r3, [sp, #32]
 800b116:	b323      	cbz	r3, 800b162 <_strtod_l+0xb5a>
 800b118:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b11c:	d821      	bhi.n	800b162 <_strtod_l+0xb5a>
 800b11e:	a328      	add	r3, pc, #160	@ (adr r3, 800b1c0 <_strtod_l+0xbb8>)
 800b120:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b124:	4630      	mov	r0, r6
 800b126:	4639      	mov	r1, r7
 800b128:	f7f5 fce2 	bl	8000af0 <__aeabi_dcmple>
 800b12c:	b1a0      	cbz	r0, 800b158 <_strtod_l+0xb50>
 800b12e:	4639      	mov	r1, r7
 800b130:	4630      	mov	r0, r6
 800b132:	f7f5 fd39 	bl	8000ba8 <__aeabi_d2uiz>
 800b136:	2801      	cmp	r0, #1
 800b138:	bf38      	it	cc
 800b13a:	2001      	movcc	r0, #1
 800b13c:	f7f5 f9e2 	bl	8000504 <__aeabi_ui2d>
 800b140:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b142:	4606      	mov	r6, r0
 800b144:	460f      	mov	r7, r1
 800b146:	b9fb      	cbnz	r3, 800b188 <_strtod_l+0xb80>
 800b148:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b14c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b14e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b150:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b154:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b158:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b15a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b15e:	1b5b      	subs	r3, r3, r5
 800b160:	9311      	str	r3, [sp, #68]	@ 0x44
 800b162:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b166:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b16a:	f7ff f8f1 	bl	800a350 <__ulp>
 800b16e:	4650      	mov	r0, sl
 800b170:	ec53 2b10 	vmov	r2, r3, d0
 800b174:	4659      	mov	r1, fp
 800b176:	f7f5 fa3f 	bl	80005f8 <__aeabi_dmul>
 800b17a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b17e:	f7f5 f885 	bl	800028c <__adddf3>
 800b182:	4682      	mov	sl, r0
 800b184:	468b      	mov	fp, r1
 800b186:	e770      	b.n	800b06a <_strtod_l+0xa62>
 800b188:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b18c:	e7e0      	b.n	800b150 <_strtod_l+0xb48>
 800b18e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b1c8 <_strtod_l+0xbc0>)
 800b190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b194:	f7f5 fca2 	bl	8000adc <__aeabi_dcmplt>
 800b198:	e798      	b.n	800b0cc <_strtod_l+0xac4>
 800b19a:	2300      	movs	r3, #0
 800b19c:	930e      	str	r3, [sp, #56]	@ 0x38
 800b19e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b1a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b1a2:	6013      	str	r3, [r2, #0]
 800b1a4:	f7ff ba6d 	b.w	800a682 <_strtod_l+0x7a>
 800b1a8:	2a65      	cmp	r2, #101	@ 0x65
 800b1aa:	f43f ab68 	beq.w	800a87e <_strtod_l+0x276>
 800b1ae:	2a45      	cmp	r2, #69	@ 0x45
 800b1b0:	f43f ab65 	beq.w	800a87e <_strtod_l+0x276>
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	f7ff bba0 	b.w	800a8fa <_strtod_l+0x2f2>
 800b1ba:	bf00      	nop
 800b1bc:	f3af 8000 	nop.w
 800b1c0:	ffc00000 	.word	0xffc00000
 800b1c4:	41dfffff 	.word	0x41dfffff
 800b1c8:	94a03595 	.word	0x94a03595
 800b1cc:	3fcfffff 	.word	0x3fcfffff

0800b1d0 <_strtod_r>:
 800b1d0:	4b01      	ldr	r3, [pc, #4]	@ (800b1d8 <_strtod_r+0x8>)
 800b1d2:	f7ff ba19 	b.w	800a608 <_strtod_l>
 800b1d6:	bf00      	nop
 800b1d8:	20000070 	.word	0x20000070

0800b1dc <_strtol_l.isra.0>:
 800b1dc:	2b24      	cmp	r3, #36	@ 0x24
 800b1de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1e2:	4686      	mov	lr, r0
 800b1e4:	4690      	mov	r8, r2
 800b1e6:	d801      	bhi.n	800b1ec <_strtol_l.isra.0+0x10>
 800b1e8:	2b01      	cmp	r3, #1
 800b1ea:	d106      	bne.n	800b1fa <_strtol_l.isra.0+0x1e>
 800b1ec:	f7fd fda8 	bl	8008d40 <__errno>
 800b1f0:	2316      	movs	r3, #22
 800b1f2:	6003      	str	r3, [r0, #0]
 800b1f4:	2000      	movs	r0, #0
 800b1f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1fa:	4834      	ldr	r0, [pc, #208]	@ (800b2cc <_strtol_l.isra.0+0xf0>)
 800b1fc:	460d      	mov	r5, r1
 800b1fe:	462a      	mov	r2, r5
 800b200:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b204:	5d06      	ldrb	r6, [r0, r4]
 800b206:	f016 0608 	ands.w	r6, r6, #8
 800b20a:	d1f8      	bne.n	800b1fe <_strtol_l.isra.0+0x22>
 800b20c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b20e:	d110      	bne.n	800b232 <_strtol_l.isra.0+0x56>
 800b210:	782c      	ldrb	r4, [r5, #0]
 800b212:	2601      	movs	r6, #1
 800b214:	1c95      	adds	r5, r2, #2
 800b216:	f033 0210 	bics.w	r2, r3, #16
 800b21a:	d115      	bne.n	800b248 <_strtol_l.isra.0+0x6c>
 800b21c:	2c30      	cmp	r4, #48	@ 0x30
 800b21e:	d10d      	bne.n	800b23c <_strtol_l.isra.0+0x60>
 800b220:	782a      	ldrb	r2, [r5, #0]
 800b222:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b226:	2a58      	cmp	r2, #88	@ 0x58
 800b228:	d108      	bne.n	800b23c <_strtol_l.isra.0+0x60>
 800b22a:	786c      	ldrb	r4, [r5, #1]
 800b22c:	3502      	adds	r5, #2
 800b22e:	2310      	movs	r3, #16
 800b230:	e00a      	b.n	800b248 <_strtol_l.isra.0+0x6c>
 800b232:	2c2b      	cmp	r4, #43	@ 0x2b
 800b234:	bf04      	itt	eq
 800b236:	782c      	ldrbeq	r4, [r5, #0]
 800b238:	1c95      	addeq	r5, r2, #2
 800b23a:	e7ec      	b.n	800b216 <_strtol_l.isra.0+0x3a>
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d1f6      	bne.n	800b22e <_strtol_l.isra.0+0x52>
 800b240:	2c30      	cmp	r4, #48	@ 0x30
 800b242:	bf14      	ite	ne
 800b244:	230a      	movne	r3, #10
 800b246:	2308      	moveq	r3, #8
 800b248:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b24c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b250:	2200      	movs	r2, #0
 800b252:	fbbc f9f3 	udiv	r9, ip, r3
 800b256:	4610      	mov	r0, r2
 800b258:	fb03 ca19 	mls	sl, r3, r9, ip
 800b25c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b260:	2f09      	cmp	r7, #9
 800b262:	d80f      	bhi.n	800b284 <_strtol_l.isra.0+0xa8>
 800b264:	463c      	mov	r4, r7
 800b266:	42a3      	cmp	r3, r4
 800b268:	dd1b      	ble.n	800b2a2 <_strtol_l.isra.0+0xc6>
 800b26a:	1c57      	adds	r7, r2, #1
 800b26c:	d007      	beq.n	800b27e <_strtol_l.isra.0+0xa2>
 800b26e:	4581      	cmp	r9, r0
 800b270:	d314      	bcc.n	800b29c <_strtol_l.isra.0+0xc0>
 800b272:	d101      	bne.n	800b278 <_strtol_l.isra.0+0x9c>
 800b274:	45a2      	cmp	sl, r4
 800b276:	db11      	blt.n	800b29c <_strtol_l.isra.0+0xc0>
 800b278:	fb00 4003 	mla	r0, r0, r3, r4
 800b27c:	2201      	movs	r2, #1
 800b27e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b282:	e7eb      	b.n	800b25c <_strtol_l.isra.0+0x80>
 800b284:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b288:	2f19      	cmp	r7, #25
 800b28a:	d801      	bhi.n	800b290 <_strtol_l.isra.0+0xb4>
 800b28c:	3c37      	subs	r4, #55	@ 0x37
 800b28e:	e7ea      	b.n	800b266 <_strtol_l.isra.0+0x8a>
 800b290:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b294:	2f19      	cmp	r7, #25
 800b296:	d804      	bhi.n	800b2a2 <_strtol_l.isra.0+0xc6>
 800b298:	3c57      	subs	r4, #87	@ 0x57
 800b29a:	e7e4      	b.n	800b266 <_strtol_l.isra.0+0x8a>
 800b29c:	f04f 32ff 	mov.w	r2, #4294967295
 800b2a0:	e7ed      	b.n	800b27e <_strtol_l.isra.0+0xa2>
 800b2a2:	1c53      	adds	r3, r2, #1
 800b2a4:	d108      	bne.n	800b2b8 <_strtol_l.isra.0+0xdc>
 800b2a6:	2322      	movs	r3, #34	@ 0x22
 800b2a8:	f8ce 3000 	str.w	r3, [lr]
 800b2ac:	4660      	mov	r0, ip
 800b2ae:	f1b8 0f00 	cmp.w	r8, #0
 800b2b2:	d0a0      	beq.n	800b1f6 <_strtol_l.isra.0+0x1a>
 800b2b4:	1e69      	subs	r1, r5, #1
 800b2b6:	e006      	b.n	800b2c6 <_strtol_l.isra.0+0xea>
 800b2b8:	b106      	cbz	r6, 800b2bc <_strtol_l.isra.0+0xe0>
 800b2ba:	4240      	negs	r0, r0
 800b2bc:	f1b8 0f00 	cmp.w	r8, #0
 800b2c0:	d099      	beq.n	800b1f6 <_strtol_l.isra.0+0x1a>
 800b2c2:	2a00      	cmp	r2, #0
 800b2c4:	d1f6      	bne.n	800b2b4 <_strtol_l.isra.0+0xd8>
 800b2c6:	f8c8 1000 	str.w	r1, [r8]
 800b2ca:	e794      	b.n	800b1f6 <_strtol_l.isra.0+0x1a>
 800b2cc:	0800c8a9 	.word	0x0800c8a9

0800b2d0 <_strtol_r>:
 800b2d0:	f7ff bf84 	b.w	800b1dc <_strtol_l.isra.0>

0800b2d4 <__ssputs_r>:
 800b2d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2d8:	688e      	ldr	r6, [r1, #8]
 800b2da:	461f      	mov	r7, r3
 800b2dc:	42be      	cmp	r6, r7
 800b2de:	680b      	ldr	r3, [r1, #0]
 800b2e0:	4682      	mov	sl, r0
 800b2e2:	460c      	mov	r4, r1
 800b2e4:	4690      	mov	r8, r2
 800b2e6:	d82d      	bhi.n	800b344 <__ssputs_r+0x70>
 800b2e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b2ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b2f0:	d026      	beq.n	800b340 <__ssputs_r+0x6c>
 800b2f2:	6965      	ldr	r5, [r4, #20]
 800b2f4:	6909      	ldr	r1, [r1, #16]
 800b2f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b2fa:	eba3 0901 	sub.w	r9, r3, r1
 800b2fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b302:	1c7b      	adds	r3, r7, #1
 800b304:	444b      	add	r3, r9
 800b306:	106d      	asrs	r5, r5, #1
 800b308:	429d      	cmp	r5, r3
 800b30a:	bf38      	it	cc
 800b30c:	461d      	movcc	r5, r3
 800b30e:	0553      	lsls	r3, r2, #21
 800b310:	d527      	bpl.n	800b362 <__ssputs_r+0x8e>
 800b312:	4629      	mov	r1, r5
 800b314:	f7fe fc24 	bl	8009b60 <_malloc_r>
 800b318:	4606      	mov	r6, r0
 800b31a:	b360      	cbz	r0, 800b376 <__ssputs_r+0xa2>
 800b31c:	6921      	ldr	r1, [r4, #16]
 800b31e:	464a      	mov	r2, r9
 800b320:	f7fd fd3b 	bl	8008d9a <memcpy>
 800b324:	89a3      	ldrh	r3, [r4, #12]
 800b326:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b32a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b32e:	81a3      	strh	r3, [r4, #12]
 800b330:	6126      	str	r6, [r4, #16]
 800b332:	6165      	str	r5, [r4, #20]
 800b334:	444e      	add	r6, r9
 800b336:	eba5 0509 	sub.w	r5, r5, r9
 800b33a:	6026      	str	r6, [r4, #0]
 800b33c:	60a5      	str	r5, [r4, #8]
 800b33e:	463e      	mov	r6, r7
 800b340:	42be      	cmp	r6, r7
 800b342:	d900      	bls.n	800b346 <__ssputs_r+0x72>
 800b344:	463e      	mov	r6, r7
 800b346:	6820      	ldr	r0, [r4, #0]
 800b348:	4632      	mov	r2, r6
 800b34a:	4641      	mov	r1, r8
 800b34c:	f000 f9c6 	bl	800b6dc <memmove>
 800b350:	68a3      	ldr	r3, [r4, #8]
 800b352:	1b9b      	subs	r3, r3, r6
 800b354:	60a3      	str	r3, [r4, #8]
 800b356:	6823      	ldr	r3, [r4, #0]
 800b358:	4433      	add	r3, r6
 800b35a:	6023      	str	r3, [r4, #0]
 800b35c:	2000      	movs	r0, #0
 800b35e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b362:	462a      	mov	r2, r5
 800b364:	f000 fd7d 	bl	800be62 <_realloc_r>
 800b368:	4606      	mov	r6, r0
 800b36a:	2800      	cmp	r0, #0
 800b36c:	d1e0      	bne.n	800b330 <__ssputs_r+0x5c>
 800b36e:	6921      	ldr	r1, [r4, #16]
 800b370:	4650      	mov	r0, sl
 800b372:	f7fe fb81 	bl	8009a78 <_free_r>
 800b376:	230c      	movs	r3, #12
 800b378:	f8ca 3000 	str.w	r3, [sl]
 800b37c:	89a3      	ldrh	r3, [r4, #12]
 800b37e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b382:	81a3      	strh	r3, [r4, #12]
 800b384:	f04f 30ff 	mov.w	r0, #4294967295
 800b388:	e7e9      	b.n	800b35e <__ssputs_r+0x8a>
	...

0800b38c <_svfiprintf_r>:
 800b38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b390:	4698      	mov	r8, r3
 800b392:	898b      	ldrh	r3, [r1, #12]
 800b394:	061b      	lsls	r3, r3, #24
 800b396:	b09d      	sub	sp, #116	@ 0x74
 800b398:	4607      	mov	r7, r0
 800b39a:	460d      	mov	r5, r1
 800b39c:	4614      	mov	r4, r2
 800b39e:	d510      	bpl.n	800b3c2 <_svfiprintf_r+0x36>
 800b3a0:	690b      	ldr	r3, [r1, #16]
 800b3a2:	b973      	cbnz	r3, 800b3c2 <_svfiprintf_r+0x36>
 800b3a4:	2140      	movs	r1, #64	@ 0x40
 800b3a6:	f7fe fbdb 	bl	8009b60 <_malloc_r>
 800b3aa:	6028      	str	r0, [r5, #0]
 800b3ac:	6128      	str	r0, [r5, #16]
 800b3ae:	b930      	cbnz	r0, 800b3be <_svfiprintf_r+0x32>
 800b3b0:	230c      	movs	r3, #12
 800b3b2:	603b      	str	r3, [r7, #0]
 800b3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b8:	b01d      	add	sp, #116	@ 0x74
 800b3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3be:	2340      	movs	r3, #64	@ 0x40
 800b3c0:	616b      	str	r3, [r5, #20]
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3c6:	2320      	movs	r3, #32
 800b3c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3d0:	2330      	movs	r3, #48	@ 0x30
 800b3d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b570 <_svfiprintf_r+0x1e4>
 800b3d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3da:	f04f 0901 	mov.w	r9, #1
 800b3de:	4623      	mov	r3, r4
 800b3e0:	469a      	mov	sl, r3
 800b3e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3e6:	b10a      	cbz	r2, 800b3ec <_svfiprintf_r+0x60>
 800b3e8:	2a25      	cmp	r2, #37	@ 0x25
 800b3ea:	d1f9      	bne.n	800b3e0 <_svfiprintf_r+0x54>
 800b3ec:	ebba 0b04 	subs.w	fp, sl, r4
 800b3f0:	d00b      	beq.n	800b40a <_svfiprintf_r+0x7e>
 800b3f2:	465b      	mov	r3, fp
 800b3f4:	4622      	mov	r2, r4
 800b3f6:	4629      	mov	r1, r5
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	f7ff ff6b 	bl	800b2d4 <__ssputs_r>
 800b3fe:	3001      	adds	r0, #1
 800b400:	f000 80a7 	beq.w	800b552 <_svfiprintf_r+0x1c6>
 800b404:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b406:	445a      	add	r2, fp
 800b408:	9209      	str	r2, [sp, #36]	@ 0x24
 800b40a:	f89a 3000 	ldrb.w	r3, [sl]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	f000 809f 	beq.w	800b552 <_svfiprintf_r+0x1c6>
 800b414:	2300      	movs	r3, #0
 800b416:	f04f 32ff 	mov.w	r2, #4294967295
 800b41a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b41e:	f10a 0a01 	add.w	sl, sl, #1
 800b422:	9304      	str	r3, [sp, #16]
 800b424:	9307      	str	r3, [sp, #28]
 800b426:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b42a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b42c:	4654      	mov	r4, sl
 800b42e:	2205      	movs	r2, #5
 800b430:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b434:	484e      	ldr	r0, [pc, #312]	@ (800b570 <_svfiprintf_r+0x1e4>)
 800b436:	f7f4 fecb 	bl	80001d0 <memchr>
 800b43a:	9a04      	ldr	r2, [sp, #16]
 800b43c:	b9d8      	cbnz	r0, 800b476 <_svfiprintf_r+0xea>
 800b43e:	06d0      	lsls	r0, r2, #27
 800b440:	bf44      	itt	mi
 800b442:	2320      	movmi	r3, #32
 800b444:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b448:	0711      	lsls	r1, r2, #28
 800b44a:	bf44      	itt	mi
 800b44c:	232b      	movmi	r3, #43	@ 0x2b
 800b44e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b452:	f89a 3000 	ldrb.w	r3, [sl]
 800b456:	2b2a      	cmp	r3, #42	@ 0x2a
 800b458:	d015      	beq.n	800b486 <_svfiprintf_r+0xfa>
 800b45a:	9a07      	ldr	r2, [sp, #28]
 800b45c:	4654      	mov	r4, sl
 800b45e:	2000      	movs	r0, #0
 800b460:	f04f 0c0a 	mov.w	ip, #10
 800b464:	4621      	mov	r1, r4
 800b466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b46a:	3b30      	subs	r3, #48	@ 0x30
 800b46c:	2b09      	cmp	r3, #9
 800b46e:	d94b      	bls.n	800b508 <_svfiprintf_r+0x17c>
 800b470:	b1b0      	cbz	r0, 800b4a0 <_svfiprintf_r+0x114>
 800b472:	9207      	str	r2, [sp, #28]
 800b474:	e014      	b.n	800b4a0 <_svfiprintf_r+0x114>
 800b476:	eba0 0308 	sub.w	r3, r0, r8
 800b47a:	fa09 f303 	lsl.w	r3, r9, r3
 800b47e:	4313      	orrs	r3, r2
 800b480:	9304      	str	r3, [sp, #16]
 800b482:	46a2      	mov	sl, r4
 800b484:	e7d2      	b.n	800b42c <_svfiprintf_r+0xa0>
 800b486:	9b03      	ldr	r3, [sp, #12]
 800b488:	1d19      	adds	r1, r3, #4
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	9103      	str	r1, [sp, #12]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	bfbb      	ittet	lt
 800b492:	425b      	neglt	r3, r3
 800b494:	f042 0202 	orrlt.w	r2, r2, #2
 800b498:	9307      	strge	r3, [sp, #28]
 800b49a:	9307      	strlt	r3, [sp, #28]
 800b49c:	bfb8      	it	lt
 800b49e:	9204      	strlt	r2, [sp, #16]
 800b4a0:	7823      	ldrb	r3, [r4, #0]
 800b4a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4a4:	d10a      	bne.n	800b4bc <_svfiprintf_r+0x130>
 800b4a6:	7863      	ldrb	r3, [r4, #1]
 800b4a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4aa:	d132      	bne.n	800b512 <_svfiprintf_r+0x186>
 800b4ac:	9b03      	ldr	r3, [sp, #12]
 800b4ae:	1d1a      	adds	r2, r3, #4
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	9203      	str	r2, [sp, #12]
 800b4b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4b8:	3402      	adds	r4, #2
 800b4ba:	9305      	str	r3, [sp, #20]
 800b4bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b580 <_svfiprintf_r+0x1f4>
 800b4c0:	7821      	ldrb	r1, [r4, #0]
 800b4c2:	2203      	movs	r2, #3
 800b4c4:	4650      	mov	r0, sl
 800b4c6:	f7f4 fe83 	bl	80001d0 <memchr>
 800b4ca:	b138      	cbz	r0, 800b4dc <_svfiprintf_r+0x150>
 800b4cc:	9b04      	ldr	r3, [sp, #16]
 800b4ce:	eba0 000a 	sub.w	r0, r0, sl
 800b4d2:	2240      	movs	r2, #64	@ 0x40
 800b4d4:	4082      	lsls	r2, r0
 800b4d6:	4313      	orrs	r3, r2
 800b4d8:	3401      	adds	r4, #1
 800b4da:	9304      	str	r3, [sp, #16]
 800b4dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4e0:	4824      	ldr	r0, [pc, #144]	@ (800b574 <_svfiprintf_r+0x1e8>)
 800b4e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4e6:	2206      	movs	r2, #6
 800b4e8:	f7f4 fe72 	bl	80001d0 <memchr>
 800b4ec:	2800      	cmp	r0, #0
 800b4ee:	d036      	beq.n	800b55e <_svfiprintf_r+0x1d2>
 800b4f0:	4b21      	ldr	r3, [pc, #132]	@ (800b578 <_svfiprintf_r+0x1ec>)
 800b4f2:	bb1b      	cbnz	r3, 800b53c <_svfiprintf_r+0x1b0>
 800b4f4:	9b03      	ldr	r3, [sp, #12]
 800b4f6:	3307      	adds	r3, #7
 800b4f8:	f023 0307 	bic.w	r3, r3, #7
 800b4fc:	3308      	adds	r3, #8
 800b4fe:	9303      	str	r3, [sp, #12]
 800b500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b502:	4433      	add	r3, r6
 800b504:	9309      	str	r3, [sp, #36]	@ 0x24
 800b506:	e76a      	b.n	800b3de <_svfiprintf_r+0x52>
 800b508:	fb0c 3202 	mla	r2, ip, r2, r3
 800b50c:	460c      	mov	r4, r1
 800b50e:	2001      	movs	r0, #1
 800b510:	e7a8      	b.n	800b464 <_svfiprintf_r+0xd8>
 800b512:	2300      	movs	r3, #0
 800b514:	3401      	adds	r4, #1
 800b516:	9305      	str	r3, [sp, #20]
 800b518:	4619      	mov	r1, r3
 800b51a:	f04f 0c0a 	mov.w	ip, #10
 800b51e:	4620      	mov	r0, r4
 800b520:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b524:	3a30      	subs	r2, #48	@ 0x30
 800b526:	2a09      	cmp	r2, #9
 800b528:	d903      	bls.n	800b532 <_svfiprintf_r+0x1a6>
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d0c6      	beq.n	800b4bc <_svfiprintf_r+0x130>
 800b52e:	9105      	str	r1, [sp, #20]
 800b530:	e7c4      	b.n	800b4bc <_svfiprintf_r+0x130>
 800b532:	fb0c 2101 	mla	r1, ip, r1, r2
 800b536:	4604      	mov	r4, r0
 800b538:	2301      	movs	r3, #1
 800b53a:	e7f0      	b.n	800b51e <_svfiprintf_r+0x192>
 800b53c:	ab03      	add	r3, sp, #12
 800b53e:	9300      	str	r3, [sp, #0]
 800b540:	462a      	mov	r2, r5
 800b542:	4b0e      	ldr	r3, [pc, #56]	@ (800b57c <_svfiprintf_r+0x1f0>)
 800b544:	a904      	add	r1, sp, #16
 800b546:	4638      	mov	r0, r7
 800b548:	f7fc fc5e 	bl	8007e08 <_printf_float>
 800b54c:	1c42      	adds	r2, r0, #1
 800b54e:	4606      	mov	r6, r0
 800b550:	d1d6      	bne.n	800b500 <_svfiprintf_r+0x174>
 800b552:	89ab      	ldrh	r3, [r5, #12]
 800b554:	065b      	lsls	r3, r3, #25
 800b556:	f53f af2d 	bmi.w	800b3b4 <_svfiprintf_r+0x28>
 800b55a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b55c:	e72c      	b.n	800b3b8 <_svfiprintf_r+0x2c>
 800b55e:	ab03      	add	r3, sp, #12
 800b560:	9300      	str	r3, [sp, #0]
 800b562:	462a      	mov	r2, r5
 800b564:	4b05      	ldr	r3, [pc, #20]	@ (800b57c <_svfiprintf_r+0x1f0>)
 800b566:	a904      	add	r1, sp, #16
 800b568:	4638      	mov	r0, r7
 800b56a:	f7fc fee5 	bl	8008338 <_printf_i>
 800b56e:	e7ed      	b.n	800b54c <_svfiprintf_r+0x1c0>
 800b570:	0800c6a5 	.word	0x0800c6a5
 800b574:	0800c6af 	.word	0x0800c6af
 800b578:	08007e09 	.word	0x08007e09
 800b57c:	0800b2d5 	.word	0x0800b2d5
 800b580:	0800c6ab 	.word	0x0800c6ab

0800b584 <__sflush_r>:
 800b584:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b58c:	0716      	lsls	r6, r2, #28
 800b58e:	4605      	mov	r5, r0
 800b590:	460c      	mov	r4, r1
 800b592:	d454      	bmi.n	800b63e <__sflush_r+0xba>
 800b594:	684b      	ldr	r3, [r1, #4]
 800b596:	2b00      	cmp	r3, #0
 800b598:	dc02      	bgt.n	800b5a0 <__sflush_r+0x1c>
 800b59a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	dd48      	ble.n	800b632 <__sflush_r+0xae>
 800b5a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5a2:	2e00      	cmp	r6, #0
 800b5a4:	d045      	beq.n	800b632 <__sflush_r+0xae>
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b5ac:	682f      	ldr	r7, [r5, #0]
 800b5ae:	6a21      	ldr	r1, [r4, #32]
 800b5b0:	602b      	str	r3, [r5, #0]
 800b5b2:	d030      	beq.n	800b616 <__sflush_r+0x92>
 800b5b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b5b6:	89a3      	ldrh	r3, [r4, #12]
 800b5b8:	0759      	lsls	r1, r3, #29
 800b5ba:	d505      	bpl.n	800b5c8 <__sflush_r+0x44>
 800b5bc:	6863      	ldr	r3, [r4, #4]
 800b5be:	1ad2      	subs	r2, r2, r3
 800b5c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b5c2:	b10b      	cbz	r3, 800b5c8 <__sflush_r+0x44>
 800b5c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b5c6:	1ad2      	subs	r2, r2, r3
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5cc:	6a21      	ldr	r1, [r4, #32]
 800b5ce:	4628      	mov	r0, r5
 800b5d0:	47b0      	blx	r6
 800b5d2:	1c43      	adds	r3, r0, #1
 800b5d4:	89a3      	ldrh	r3, [r4, #12]
 800b5d6:	d106      	bne.n	800b5e6 <__sflush_r+0x62>
 800b5d8:	6829      	ldr	r1, [r5, #0]
 800b5da:	291d      	cmp	r1, #29
 800b5dc:	d82b      	bhi.n	800b636 <__sflush_r+0xb2>
 800b5de:	4a2a      	ldr	r2, [pc, #168]	@ (800b688 <__sflush_r+0x104>)
 800b5e0:	40ca      	lsrs	r2, r1
 800b5e2:	07d6      	lsls	r6, r2, #31
 800b5e4:	d527      	bpl.n	800b636 <__sflush_r+0xb2>
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	6062      	str	r2, [r4, #4]
 800b5ea:	04d9      	lsls	r1, r3, #19
 800b5ec:	6922      	ldr	r2, [r4, #16]
 800b5ee:	6022      	str	r2, [r4, #0]
 800b5f0:	d504      	bpl.n	800b5fc <__sflush_r+0x78>
 800b5f2:	1c42      	adds	r2, r0, #1
 800b5f4:	d101      	bne.n	800b5fa <__sflush_r+0x76>
 800b5f6:	682b      	ldr	r3, [r5, #0]
 800b5f8:	b903      	cbnz	r3, 800b5fc <__sflush_r+0x78>
 800b5fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800b5fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5fe:	602f      	str	r7, [r5, #0]
 800b600:	b1b9      	cbz	r1, 800b632 <__sflush_r+0xae>
 800b602:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b606:	4299      	cmp	r1, r3
 800b608:	d002      	beq.n	800b610 <__sflush_r+0x8c>
 800b60a:	4628      	mov	r0, r5
 800b60c:	f7fe fa34 	bl	8009a78 <_free_r>
 800b610:	2300      	movs	r3, #0
 800b612:	6363      	str	r3, [r4, #52]	@ 0x34
 800b614:	e00d      	b.n	800b632 <__sflush_r+0xae>
 800b616:	2301      	movs	r3, #1
 800b618:	4628      	mov	r0, r5
 800b61a:	47b0      	blx	r6
 800b61c:	4602      	mov	r2, r0
 800b61e:	1c50      	adds	r0, r2, #1
 800b620:	d1c9      	bne.n	800b5b6 <__sflush_r+0x32>
 800b622:	682b      	ldr	r3, [r5, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d0c6      	beq.n	800b5b6 <__sflush_r+0x32>
 800b628:	2b1d      	cmp	r3, #29
 800b62a:	d001      	beq.n	800b630 <__sflush_r+0xac>
 800b62c:	2b16      	cmp	r3, #22
 800b62e:	d11e      	bne.n	800b66e <__sflush_r+0xea>
 800b630:	602f      	str	r7, [r5, #0]
 800b632:	2000      	movs	r0, #0
 800b634:	e022      	b.n	800b67c <__sflush_r+0xf8>
 800b636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b63a:	b21b      	sxth	r3, r3
 800b63c:	e01b      	b.n	800b676 <__sflush_r+0xf2>
 800b63e:	690f      	ldr	r7, [r1, #16]
 800b640:	2f00      	cmp	r7, #0
 800b642:	d0f6      	beq.n	800b632 <__sflush_r+0xae>
 800b644:	0793      	lsls	r3, r2, #30
 800b646:	680e      	ldr	r6, [r1, #0]
 800b648:	bf08      	it	eq
 800b64a:	694b      	ldreq	r3, [r1, #20]
 800b64c:	600f      	str	r7, [r1, #0]
 800b64e:	bf18      	it	ne
 800b650:	2300      	movne	r3, #0
 800b652:	eba6 0807 	sub.w	r8, r6, r7
 800b656:	608b      	str	r3, [r1, #8]
 800b658:	f1b8 0f00 	cmp.w	r8, #0
 800b65c:	dde9      	ble.n	800b632 <__sflush_r+0xae>
 800b65e:	6a21      	ldr	r1, [r4, #32]
 800b660:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b662:	4643      	mov	r3, r8
 800b664:	463a      	mov	r2, r7
 800b666:	4628      	mov	r0, r5
 800b668:	47b0      	blx	r6
 800b66a:	2800      	cmp	r0, #0
 800b66c:	dc08      	bgt.n	800b680 <__sflush_r+0xfc>
 800b66e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b676:	81a3      	strh	r3, [r4, #12]
 800b678:	f04f 30ff 	mov.w	r0, #4294967295
 800b67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b680:	4407      	add	r7, r0
 800b682:	eba8 0800 	sub.w	r8, r8, r0
 800b686:	e7e7      	b.n	800b658 <__sflush_r+0xd4>
 800b688:	20400001 	.word	0x20400001

0800b68c <_fflush_r>:
 800b68c:	b538      	push	{r3, r4, r5, lr}
 800b68e:	690b      	ldr	r3, [r1, #16]
 800b690:	4605      	mov	r5, r0
 800b692:	460c      	mov	r4, r1
 800b694:	b913      	cbnz	r3, 800b69c <_fflush_r+0x10>
 800b696:	2500      	movs	r5, #0
 800b698:	4628      	mov	r0, r5
 800b69a:	bd38      	pop	{r3, r4, r5, pc}
 800b69c:	b118      	cbz	r0, 800b6a6 <_fflush_r+0x1a>
 800b69e:	6a03      	ldr	r3, [r0, #32]
 800b6a0:	b90b      	cbnz	r3, 800b6a6 <_fflush_r+0x1a>
 800b6a2:	f7fd fa01 	bl	8008aa8 <__sinit>
 800b6a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d0f3      	beq.n	800b696 <_fflush_r+0xa>
 800b6ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b6b0:	07d0      	lsls	r0, r2, #31
 800b6b2:	d404      	bmi.n	800b6be <_fflush_r+0x32>
 800b6b4:	0599      	lsls	r1, r3, #22
 800b6b6:	d402      	bmi.n	800b6be <_fflush_r+0x32>
 800b6b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6ba:	f7fd fb6c 	bl	8008d96 <__retarget_lock_acquire_recursive>
 800b6be:	4628      	mov	r0, r5
 800b6c0:	4621      	mov	r1, r4
 800b6c2:	f7ff ff5f 	bl	800b584 <__sflush_r>
 800b6c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6c8:	07da      	lsls	r2, r3, #31
 800b6ca:	4605      	mov	r5, r0
 800b6cc:	d4e4      	bmi.n	800b698 <_fflush_r+0xc>
 800b6ce:	89a3      	ldrh	r3, [r4, #12]
 800b6d0:	059b      	lsls	r3, r3, #22
 800b6d2:	d4e1      	bmi.n	800b698 <_fflush_r+0xc>
 800b6d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6d6:	f7fd fb5f 	bl	8008d98 <__retarget_lock_release_recursive>
 800b6da:	e7dd      	b.n	800b698 <_fflush_r+0xc>

0800b6dc <memmove>:
 800b6dc:	4288      	cmp	r0, r1
 800b6de:	b510      	push	{r4, lr}
 800b6e0:	eb01 0402 	add.w	r4, r1, r2
 800b6e4:	d902      	bls.n	800b6ec <memmove+0x10>
 800b6e6:	4284      	cmp	r4, r0
 800b6e8:	4623      	mov	r3, r4
 800b6ea:	d807      	bhi.n	800b6fc <memmove+0x20>
 800b6ec:	1e43      	subs	r3, r0, #1
 800b6ee:	42a1      	cmp	r1, r4
 800b6f0:	d008      	beq.n	800b704 <memmove+0x28>
 800b6f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b6f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b6fa:	e7f8      	b.n	800b6ee <memmove+0x12>
 800b6fc:	4402      	add	r2, r0
 800b6fe:	4601      	mov	r1, r0
 800b700:	428a      	cmp	r2, r1
 800b702:	d100      	bne.n	800b706 <memmove+0x2a>
 800b704:	bd10      	pop	{r4, pc}
 800b706:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b70a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b70e:	e7f7      	b.n	800b700 <memmove+0x24>

0800b710 <strncmp>:
 800b710:	b510      	push	{r4, lr}
 800b712:	b16a      	cbz	r2, 800b730 <strncmp+0x20>
 800b714:	3901      	subs	r1, #1
 800b716:	1884      	adds	r4, r0, r2
 800b718:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b71c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b720:	429a      	cmp	r2, r3
 800b722:	d103      	bne.n	800b72c <strncmp+0x1c>
 800b724:	42a0      	cmp	r0, r4
 800b726:	d001      	beq.n	800b72c <strncmp+0x1c>
 800b728:	2a00      	cmp	r2, #0
 800b72a:	d1f5      	bne.n	800b718 <strncmp+0x8>
 800b72c:	1ad0      	subs	r0, r2, r3
 800b72e:	bd10      	pop	{r4, pc}
 800b730:	4610      	mov	r0, r2
 800b732:	e7fc      	b.n	800b72e <strncmp+0x1e>

0800b734 <_sbrk_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	4d06      	ldr	r5, [pc, #24]	@ (800b750 <_sbrk_r+0x1c>)
 800b738:	2300      	movs	r3, #0
 800b73a:	4604      	mov	r4, r0
 800b73c:	4608      	mov	r0, r1
 800b73e:	602b      	str	r3, [r5, #0]
 800b740:	f7f6 fbc8 	bl	8001ed4 <_sbrk>
 800b744:	1c43      	adds	r3, r0, #1
 800b746:	d102      	bne.n	800b74e <_sbrk_r+0x1a>
 800b748:	682b      	ldr	r3, [r5, #0]
 800b74a:	b103      	cbz	r3, 800b74e <_sbrk_r+0x1a>
 800b74c:	6023      	str	r3, [r4, #0]
 800b74e:	bd38      	pop	{r3, r4, r5, pc}
 800b750:	200047f0 	.word	0x200047f0
 800b754:	00000000 	.word	0x00000000

0800b758 <nan>:
 800b758:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b760 <nan+0x8>
 800b75c:	4770      	bx	lr
 800b75e:	bf00      	nop
 800b760:	00000000 	.word	0x00000000
 800b764:	7ff80000 	.word	0x7ff80000

0800b768 <__assert_func>:
 800b768:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b76a:	4614      	mov	r4, r2
 800b76c:	461a      	mov	r2, r3
 800b76e:	4b09      	ldr	r3, [pc, #36]	@ (800b794 <__assert_func+0x2c>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	4605      	mov	r5, r0
 800b774:	68d8      	ldr	r0, [r3, #12]
 800b776:	b14c      	cbz	r4, 800b78c <__assert_func+0x24>
 800b778:	4b07      	ldr	r3, [pc, #28]	@ (800b798 <__assert_func+0x30>)
 800b77a:	9100      	str	r1, [sp, #0]
 800b77c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b780:	4906      	ldr	r1, [pc, #24]	@ (800b79c <__assert_func+0x34>)
 800b782:	462b      	mov	r3, r5
 800b784:	f000 fba8 	bl	800bed8 <fiprintf>
 800b788:	f000 fbb8 	bl	800befc <abort>
 800b78c:	4b04      	ldr	r3, [pc, #16]	@ (800b7a0 <__assert_func+0x38>)
 800b78e:	461c      	mov	r4, r3
 800b790:	e7f3      	b.n	800b77a <__assert_func+0x12>
 800b792:	bf00      	nop
 800b794:	20000020 	.word	0x20000020
 800b798:	0800c6be 	.word	0x0800c6be
 800b79c:	0800c6cb 	.word	0x0800c6cb
 800b7a0:	0800c6f9 	.word	0x0800c6f9

0800b7a4 <_calloc_r>:
 800b7a4:	b570      	push	{r4, r5, r6, lr}
 800b7a6:	fba1 5402 	umull	r5, r4, r1, r2
 800b7aa:	b934      	cbnz	r4, 800b7ba <_calloc_r+0x16>
 800b7ac:	4629      	mov	r1, r5
 800b7ae:	f7fe f9d7 	bl	8009b60 <_malloc_r>
 800b7b2:	4606      	mov	r6, r0
 800b7b4:	b928      	cbnz	r0, 800b7c2 <_calloc_r+0x1e>
 800b7b6:	4630      	mov	r0, r6
 800b7b8:	bd70      	pop	{r4, r5, r6, pc}
 800b7ba:	220c      	movs	r2, #12
 800b7bc:	6002      	str	r2, [r0, #0]
 800b7be:	2600      	movs	r6, #0
 800b7c0:	e7f9      	b.n	800b7b6 <_calloc_r+0x12>
 800b7c2:	462a      	mov	r2, r5
 800b7c4:	4621      	mov	r1, r4
 800b7c6:	f7fd fa0a 	bl	8008bde <memset>
 800b7ca:	e7f4      	b.n	800b7b6 <_calloc_r+0x12>

0800b7cc <rshift>:
 800b7cc:	6903      	ldr	r3, [r0, #16]
 800b7ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b7d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b7d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b7da:	f100 0414 	add.w	r4, r0, #20
 800b7de:	dd45      	ble.n	800b86c <rshift+0xa0>
 800b7e0:	f011 011f 	ands.w	r1, r1, #31
 800b7e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b7e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b7ec:	d10c      	bne.n	800b808 <rshift+0x3c>
 800b7ee:	f100 0710 	add.w	r7, r0, #16
 800b7f2:	4629      	mov	r1, r5
 800b7f4:	42b1      	cmp	r1, r6
 800b7f6:	d334      	bcc.n	800b862 <rshift+0x96>
 800b7f8:	1a9b      	subs	r3, r3, r2
 800b7fa:	009b      	lsls	r3, r3, #2
 800b7fc:	1eea      	subs	r2, r5, #3
 800b7fe:	4296      	cmp	r6, r2
 800b800:	bf38      	it	cc
 800b802:	2300      	movcc	r3, #0
 800b804:	4423      	add	r3, r4
 800b806:	e015      	b.n	800b834 <rshift+0x68>
 800b808:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b80c:	f1c1 0820 	rsb	r8, r1, #32
 800b810:	40cf      	lsrs	r7, r1
 800b812:	f105 0e04 	add.w	lr, r5, #4
 800b816:	46a1      	mov	r9, r4
 800b818:	4576      	cmp	r6, lr
 800b81a:	46f4      	mov	ip, lr
 800b81c:	d815      	bhi.n	800b84a <rshift+0x7e>
 800b81e:	1a9a      	subs	r2, r3, r2
 800b820:	0092      	lsls	r2, r2, #2
 800b822:	3a04      	subs	r2, #4
 800b824:	3501      	adds	r5, #1
 800b826:	42ae      	cmp	r6, r5
 800b828:	bf38      	it	cc
 800b82a:	2200      	movcc	r2, #0
 800b82c:	18a3      	adds	r3, r4, r2
 800b82e:	50a7      	str	r7, [r4, r2]
 800b830:	b107      	cbz	r7, 800b834 <rshift+0x68>
 800b832:	3304      	adds	r3, #4
 800b834:	1b1a      	subs	r2, r3, r4
 800b836:	42a3      	cmp	r3, r4
 800b838:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b83c:	bf08      	it	eq
 800b83e:	2300      	moveq	r3, #0
 800b840:	6102      	str	r2, [r0, #16]
 800b842:	bf08      	it	eq
 800b844:	6143      	streq	r3, [r0, #20]
 800b846:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b84a:	f8dc c000 	ldr.w	ip, [ip]
 800b84e:	fa0c fc08 	lsl.w	ip, ip, r8
 800b852:	ea4c 0707 	orr.w	r7, ip, r7
 800b856:	f849 7b04 	str.w	r7, [r9], #4
 800b85a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b85e:	40cf      	lsrs	r7, r1
 800b860:	e7da      	b.n	800b818 <rshift+0x4c>
 800b862:	f851 cb04 	ldr.w	ip, [r1], #4
 800b866:	f847 cf04 	str.w	ip, [r7, #4]!
 800b86a:	e7c3      	b.n	800b7f4 <rshift+0x28>
 800b86c:	4623      	mov	r3, r4
 800b86e:	e7e1      	b.n	800b834 <rshift+0x68>

0800b870 <__hexdig_fun>:
 800b870:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b874:	2b09      	cmp	r3, #9
 800b876:	d802      	bhi.n	800b87e <__hexdig_fun+0xe>
 800b878:	3820      	subs	r0, #32
 800b87a:	b2c0      	uxtb	r0, r0
 800b87c:	4770      	bx	lr
 800b87e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b882:	2b05      	cmp	r3, #5
 800b884:	d801      	bhi.n	800b88a <__hexdig_fun+0x1a>
 800b886:	3847      	subs	r0, #71	@ 0x47
 800b888:	e7f7      	b.n	800b87a <__hexdig_fun+0xa>
 800b88a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b88e:	2b05      	cmp	r3, #5
 800b890:	d801      	bhi.n	800b896 <__hexdig_fun+0x26>
 800b892:	3827      	subs	r0, #39	@ 0x27
 800b894:	e7f1      	b.n	800b87a <__hexdig_fun+0xa>
 800b896:	2000      	movs	r0, #0
 800b898:	4770      	bx	lr
	...

0800b89c <__gethex>:
 800b89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8a0:	b085      	sub	sp, #20
 800b8a2:	468a      	mov	sl, r1
 800b8a4:	9302      	str	r3, [sp, #8]
 800b8a6:	680b      	ldr	r3, [r1, #0]
 800b8a8:	9001      	str	r0, [sp, #4]
 800b8aa:	4690      	mov	r8, r2
 800b8ac:	1c9c      	adds	r4, r3, #2
 800b8ae:	46a1      	mov	r9, r4
 800b8b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b8b4:	2830      	cmp	r0, #48	@ 0x30
 800b8b6:	d0fa      	beq.n	800b8ae <__gethex+0x12>
 800b8b8:	eba9 0303 	sub.w	r3, r9, r3
 800b8bc:	f1a3 0b02 	sub.w	fp, r3, #2
 800b8c0:	f7ff ffd6 	bl	800b870 <__hexdig_fun>
 800b8c4:	4605      	mov	r5, r0
 800b8c6:	2800      	cmp	r0, #0
 800b8c8:	d168      	bne.n	800b99c <__gethex+0x100>
 800b8ca:	49a0      	ldr	r1, [pc, #640]	@ (800bb4c <__gethex+0x2b0>)
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	4648      	mov	r0, r9
 800b8d0:	f7ff ff1e 	bl	800b710 <strncmp>
 800b8d4:	4607      	mov	r7, r0
 800b8d6:	2800      	cmp	r0, #0
 800b8d8:	d167      	bne.n	800b9aa <__gethex+0x10e>
 800b8da:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b8de:	4626      	mov	r6, r4
 800b8e0:	f7ff ffc6 	bl	800b870 <__hexdig_fun>
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	d062      	beq.n	800b9ae <__gethex+0x112>
 800b8e8:	4623      	mov	r3, r4
 800b8ea:	7818      	ldrb	r0, [r3, #0]
 800b8ec:	2830      	cmp	r0, #48	@ 0x30
 800b8ee:	4699      	mov	r9, r3
 800b8f0:	f103 0301 	add.w	r3, r3, #1
 800b8f4:	d0f9      	beq.n	800b8ea <__gethex+0x4e>
 800b8f6:	f7ff ffbb 	bl	800b870 <__hexdig_fun>
 800b8fa:	fab0 f580 	clz	r5, r0
 800b8fe:	096d      	lsrs	r5, r5, #5
 800b900:	f04f 0b01 	mov.w	fp, #1
 800b904:	464a      	mov	r2, r9
 800b906:	4616      	mov	r6, r2
 800b908:	3201      	adds	r2, #1
 800b90a:	7830      	ldrb	r0, [r6, #0]
 800b90c:	f7ff ffb0 	bl	800b870 <__hexdig_fun>
 800b910:	2800      	cmp	r0, #0
 800b912:	d1f8      	bne.n	800b906 <__gethex+0x6a>
 800b914:	498d      	ldr	r1, [pc, #564]	@ (800bb4c <__gethex+0x2b0>)
 800b916:	2201      	movs	r2, #1
 800b918:	4630      	mov	r0, r6
 800b91a:	f7ff fef9 	bl	800b710 <strncmp>
 800b91e:	2800      	cmp	r0, #0
 800b920:	d13f      	bne.n	800b9a2 <__gethex+0x106>
 800b922:	b944      	cbnz	r4, 800b936 <__gethex+0x9a>
 800b924:	1c74      	adds	r4, r6, #1
 800b926:	4622      	mov	r2, r4
 800b928:	4616      	mov	r6, r2
 800b92a:	3201      	adds	r2, #1
 800b92c:	7830      	ldrb	r0, [r6, #0]
 800b92e:	f7ff ff9f 	bl	800b870 <__hexdig_fun>
 800b932:	2800      	cmp	r0, #0
 800b934:	d1f8      	bne.n	800b928 <__gethex+0x8c>
 800b936:	1ba4      	subs	r4, r4, r6
 800b938:	00a7      	lsls	r7, r4, #2
 800b93a:	7833      	ldrb	r3, [r6, #0]
 800b93c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b940:	2b50      	cmp	r3, #80	@ 0x50
 800b942:	d13e      	bne.n	800b9c2 <__gethex+0x126>
 800b944:	7873      	ldrb	r3, [r6, #1]
 800b946:	2b2b      	cmp	r3, #43	@ 0x2b
 800b948:	d033      	beq.n	800b9b2 <__gethex+0x116>
 800b94a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b94c:	d034      	beq.n	800b9b8 <__gethex+0x11c>
 800b94e:	1c71      	adds	r1, r6, #1
 800b950:	2400      	movs	r4, #0
 800b952:	7808      	ldrb	r0, [r1, #0]
 800b954:	f7ff ff8c 	bl	800b870 <__hexdig_fun>
 800b958:	1e43      	subs	r3, r0, #1
 800b95a:	b2db      	uxtb	r3, r3
 800b95c:	2b18      	cmp	r3, #24
 800b95e:	d830      	bhi.n	800b9c2 <__gethex+0x126>
 800b960:	f1a0 0210 	sub.w	r2, r0, #16
 800b964:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b968:	f7ff ff82 	bl	800b870 <__hexdig_fun>
 800b96c:	f100 3cff 	add.w	ip, r0, #4294967295
 800b970:	fa5f fc8c 	uxtb.w	ip, ip
 800b974:	f1bc 0f18 	cmp.w	ip, #24
 800b978:	f04f 030a 	mov.w	r3, #10
 800b97c:	d91e      	bls.n	800b9bc <__gethex+0x120>
 800b97e:	b104      	cbz	r4, 800b982 <__gethex+0xe6>
 800b980:	4252      	negs	r2, r2
 800b982:	4417      	add	r7, r2
 800b984:	f8ca 1000 	str.w	r1, [sl]
 800b988:	b1ed      	cbz	r5, 800b9c6 <__gethex+0x12a>
 800b98a:	f1bb 0f00 	cmp.w	fp, #0
 800b98e:	bf0c      	ite	eq
 800b990:	2506      	moveq	r5, #6
 800b992:	2500      	movne	r5, #0
 800b994:	4628      	mov	r0, r5
 800b996:	b005      	add	sp, #20
 800b998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b99c:	2500      	movs	r5, #0
 800b99e:	462c      	mov	r4, r5
 800b9a0:	e7b0      	b.n	800b904 <__gethex+0x68>
 800b9a2:	2c00      	cmp	r4, #0
 800b9a4:	d1c7      	bne.n	800b936 <__gethex+0x9a>
 800b9a6:	4627      	mov	r7, r4
 800b9a8:	e7c7      	b.n	800b93a <__gethex+0x9e>
 800b9aa:	464e      	mov	r6, r9
 800b9ac:	462f      	mov	r7, r5
 800b9ae:	2501      	movs	r5, #1
 800b9b0:	e7c3      	b.n	800b93a <__gethex+0x9e>
 800b9b2:	2400      	movs	r4, #0
 800b9b4:	1cb1      	adds	r1, r6, #2
 800b9b6:	e7cc      	b.n	800b952 <__gethex+0xb6>
 800b9b8:	2401      	movs	r4, #1
 800b9ba:	e7fb      	b.n	800b9b4 <__gethex+0x118>
 800b9bc:	fb03 0002 	mla	r0, r3, r2, r0
 800b9c0:	e7ce      	b.n	800b960 <__gethex+0xc4>
 800b9c2:	4631      	mov	r1, r6
 800b9c4:	e7de      	b.n	800b984 <__gethex+0xe8>
 800b9c6:	eba6 0309 	sub.w	r3, r6, r9
 800b9ca:	3b01      	subs	r3, #1
 800b9cc:	4629      	mov	r1, r5
 800b9ce:	2b07      	cmp	r3, #7
 800b9d0:	dc0a      	bgt.n	800b9e8 <__gethex+0x14c>
 800b9d2:	9801      	ldr	r0, [sp, #4]
 800b9d4:	f7fe f950 	bl	8009c78 <_Balloc>
 800b9d8:	4604      	mov	r4, r0
 800b9da:	b940      	cbnz	r0, 800b9ee <__gethex+0x152>
 800b9dc:	4b5c      	ldr	r3, [pc, #368]	@ (800bb50 <__gethex+0x2b4>)
 800b9de:	4602      	mov	r2, r0
 800b9e0:	21e4      	movs	r1, #228	@ 0xe4
 800b9e2:	485c      	ldr	r0, [pc, #368]	@ (800bb54 <__gethex+0x2b8>)
 800b9e4:	f7ff fec0 	bl	800b768 <__assert_func>
 800b9e8:	3101      	adds	r1, #1
 800b9ea:	105b      	asrs	r3, r3, #1
 800b9ec:	e7ef      	b.n	800b9ce <__gethex+0x132>
 800b9ee:	f100 0a14 	add.w	sl, r0, #20
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	4655      	mov	r5, sl
 800b9f6:	469b      	mov	fp, r3
 800b9f8:	45b1      	cmp	r9, r6
 800b9fa:	d337      	bcc.n	800ba6c <__gethex+0x1d0>
 800b9fc:	f845 bb04 	str.w	fp, [r5], #4
 800ba00:	eba5 050a 	sub.w	r5, r5, sl
 800ba04:	10ad      	asrs	r5, r5, #2
 800ba06:	6125      	str	r5, [r4, #16]
 800ba08:	4658      	mov	r0, fp
 800ba0a:	f7fe fa27 	bl	8009e5c <__hi0bits>
 800ba0e:	016d      	lsls	r5, r5, #5
 800ba10:	f8d8 6000 	ldr.w	r6, [r8]
 800ba14:	1a2d      	subs	r5, r5, r0
 800ba16:	42b5      	cmp	r5, r6
 800ba18:	dd54      	ble.n	800bac4 <__gethex+0x228>
 800ba1a:	1bad      	subs	r5, r5, r6
 800ba1c:	4629      	mov	r1, r5
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f7fe fdb3 	bl	800a58a <__any_on>
 800ba24:	4681      	mov	r9, r0
 800ba26:	b178      	cbz	r0, 800ba48 <__gethex+0x1ac>
 800ba28:	1e6b      	subs	r3, r5, #1
 800ba2a:	1159      	asrs	r1, r3, #5
 800ba2c:	f003 021f 	and.w	r2, r3, #31
 800ba30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ba34:	f04f 0901 	mov.w	r9, #1
 800ba38:	fa09 f202 	lsl.w	r2, r9, r2
 800ba3c:	420a      	tst	r2, r1
 800ba3e:	d003      	beq.n	800ba48 <__gethex+0x1ac>
 800ba40:	454b      	cmp	r3, r9
 800ba42:	dc36      	bgt.n	800bab2 <__gethex+0x216>
 800ba44:	f04f 0902 	mov.w	r9, #2
 800ba48:	4629      	mov	r1, r5
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	f7ff febe 	bl	800b7cc <rshift>
 800ba50:	442f      	add	r7, r5
 800ba52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba56:	42bb      	cmp	r3, r7
 800ba58:	da42      	bge.n	800bae0 <__gethex+0x244>
 800ba5a:	9801      	ldr	r0, [sp, #4]
 800ba5c:	4621      	mov	r1, r4
 800ba5e:	f7fe f94b 	bl	8009cf8 <_Bfree>
 800ba62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba64:	2300      	movs	r3, #0
 800ba66:	6013      	str	r3, [r2, #0]
 800ba68:	25a3      	movs	r5, #163	@ 0xa3
 800ba6a:	e793      	b.n	800b994 <__gethex+0xf8>
 800ba6c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ba70:	2a2e      	cmp	r2, #46	@ 0x2e
 800ba72:	d012      	beq.n	800ba9a <__gethex+0x1fe>
 800ba74:	2b20      	cmp	r3, #32
 800ba76:	d104      	bne.n	800ba82 <__gethex+0x1e6>
 800ba78:	f845 bb04 	str.w	fp, [r5], #4
 800ba7c:	f04f 0b00 	mov.w	fp, #0
 800ba80:	465b      	mov	r3, fp
 800ba82:	7830      	ldrb	r0, [r6, #0]
 800ba84:	9303      	str	r3, [sp, #12]
 800ba86:	f7ff fef3 	bl	800b870 <__hexdig_fun>
 800ba8a:	9b03      	ldr	r3, [sp, #12]
 800ba8c:	f000 000f 	and.w	r0, r0, #15
 800ba90:	4098      	lsls	r0, r3
 800ba92:	ea4b 0b00 	orr.w	fp, fp, r0
 800ba96:	3304      	adds	r3, #4
 800ba98:	e7ae      	b.n	800b9f8 <__gethex+0x15c>
 800ba9a:	45b1      	cmp	r9, r6
 800ba9c:	d8ea      	bhi.n	800ba74 <__gethex+0x1d8>
 800ba9e:	492b      	ldr	r1, [pc, #172]	@ (800bb4c <__gethex+0x2b0>)
 800baa0:	9303      	str	r3, [sp, #12]
 800baa2:	2201      	movs	r2, #1
 800baa4:	4630      	mov	r0, r6
 800baa6:	f7ff fe33 	bl	800b710 <strncmp>
 800baaa:	9b03      	ldr	r3, [sp, #12]
 800baac:	2800      	cmp	r0, #0
 800baae:	d1e1      	bne.n	800ba74 <__gethex+0x1d8>
 800bab0:	e7a2      	b.n	800b9f8 <__gethex+0x15c>
 800bab2:	1ea9      	subs	r1, r5, #2
 800bab4:	4620      	mov	r0, r4
 800bab6:	f7fe fd68 	bl	800a58a <__any_on>
 800baba:	2800      	cmp	r0, #0
 800babc:	d0c2      	beq.n	800ba44 <__gethex+0x1a8>
 800babe:	f04f 0903 	mov.w	r9, #3
 800bac2:	e7c1      	b.n	800ba48 <__gethex+0x1ac>
 800bac4:	da09      	bge.n	800bada <__gethex+0x23e>
 800bac6:	1b75      	subs	r5, r6, r5
 800bac8:	4621      	mov	r1, r4
 800baca:	9801      	ldr	r0, [sp, #4]
 800bacc:	462a      	mov	r2, r5
 800bace:	f7fe fb23 	bl	800a118 <__lshift>
 800bad2:	1b7f      	subs	r7, r7, r5
 800bad4:	4604      	mov	r4, r0
 800bad6:	f100 0a14 	add.w	sl, r0, #20
 800bada:	f04f 0900 	mov.w	r9, #0
 800bade:	e7b8      	b.n	800ba52 <__gethex+0x1b6>
 800bae0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bae4:	42bd      	cmp	r5, r7
 800bae6:	dd6f      	ble.n	800bbc8 <__gethex+0x32c>
 800bae8:	1bed      	subs	r5, r5, r7
 800baea:	42ae      	cmp	r6, r5
 800baec:	dc34      	bgt.n	800bb58 <__gethex+0x2bc>
 800baee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800baf2:	2b02      	cmp	r3, #2
 800baf4:	d022      	beq.n	800bb3c <__gethex+0x2a0>
 800baf6:	2b03      	cmp	r3, #3
 800baf8:	d024      	beq.n	800bb44 <__gethex+0x2a8>
 800bafa:	2b01      	cmp	r3, #1
 800bafc:	d115      	bne.n	800bb2a <__gethex+0x28e>
 800bafe:	42ae      	cmp	r6, r5
 800bb00:	d113      	bne.n	800bb2a <__gethex+0x28e>
 800bb02:	2e01      	cmp	r6, #1
 800bb04:	d10b      	bne.n	800bb1e <__gethex+0x282>
 800bb06:	9a02      	ldr	r2, [sp, #8]
 800bb08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bb0c:	6013      	str	r3, [r2, #0]
 800bb0e:	2301      	movs	r3, #1
 800bb10:	6123      	str	r3, [r4, #16]
 800bb12:	f8ca 3000 	str.w	r3, [sl]
 800bb16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb18:	2562      	movs	r5, #98	@ 0x62
 800bb1a:	601c      	str	r4, [r3, #0]
 800bb1c:	e73a      	b.n	800b994 <__gethex+0xf8>
 800bb1e:	1e71      	subs	r1, r6, #1
 800bb20:	4620      	mov	r0, r4
 800bb22:	f7fe fd32 	bl	800a58a <__any_on>
 800bb26:	2800      	cmp	r0, #0
 800bb28:	d1ed      	bne.n	800bb06 <__gethex+0x26a>
 800bb2a:	9801      	ldr	r0, [sp, #4]
 800bb2c:	4621      	mov	r1, r4
 800bb2e:	f7fe f8e3 	bl	8009cf8 <_Bfree>
 800bb32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb34:	2300      	movs	r3, #0
 800bb36:	6013      	str	r3, [r2, #0]
 800bb38:	2550      	movs	r5, #80	@ 0x50
 800bb3a:	e72b      	b.n	800b994 <__gethex+0xf8>
 800bb3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d1f3      	bne.n	800bb2a <__gethex+0x28e>
 800bb42:	e7e0      	b.n	800bb06 <__gethex+0x26a>
 800bb44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d1dd      	bne.n	800bb06 <__gethex+0x26a>
 800bb4a:	e7ee      	b.n	800bb2a <__gethex+0x28e>
 800bb4c:	0800c6a3 	.word	0x0800c6a3
 800bb50:	0800c639 	.word	0x0800c639
 800bb54:	0800c6fa 	.word	0x0800c6fa
 800bb58:	1e6f      	subs	r7, r5, #1
 800bb5a:	f1b9 0f00 	cmp.w	r9, #0
 800bb5e:	d130      	bne.n	800bbc2 <__gethex+0x326>
 800bb60:	b127      	cbz	r7, 800bb6c <__gethex+0x2d0>
 800bb62:	4639      	mov	r1, r7
 800bb64:	4620      	mov	r0, r4
 800bb66:	f7fe fd10 	bl	800a58a <__any_on>
 800bb6a:	4681      	mov	r9, r0
 800bb6c:	117a      	asrs	r2, r7, #5
 800bb6e:	2301      	movs	r3, #1
 800bb70:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bb74:	f007 071f 	and.w	r7, r7, #31
 800bb78:	40bb      	lsls	r3, r7
 800bb7a:	4213      	tst	r3, r2
 800bb7c:	4629      	mov	r1, r5
 800bb7e:	4620      	mov	r0, r4
 800bb80:	bf18      	it	ne
 800bb82:	f049 0902 	orrne.w	r9, r9, #2
 800bb86:	f7ff fe21 	bl	800b7cc <rshift>
 800bb8a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bb8e:	1b76      	subs	r6, r6, r5
 800bb90:	2502      	movs	r5, #2
 800bb92:	f1b9 0f00 	cmp.w	r9, #0
 800bb96:	d047      	beq.n	800bc28 <__gethex+0x38c>
 800bb98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bb9c:	2b02      	cmp	r3, #2
 800bb9e:	d015      	beq.n	800bbcc <__gethex+0x330>
 800bba0:	2b03      	cmp	r3, #3
 800bba2:	d017      	beq.n	800bbd4 <__gethex+0x338>
 800bba4:	2b01      	cmp	r3, #1
 800bba6:	d109      	bne.n	800bbbc <__gethex+0x320>
 800bba8:	f019 0f02 	tst.w	r9, #2
 800bbac:	d006      	beq.n	800bbbc <__gethex+0x320>
 800bbae:	f8da 3000 	ldr.w	r3, [sl]
 800bbb2:	ea49 0903 	orr.w	r9, r9, r3
 800bbb6:	f019 0f01 	tst.w	r9, #1
 800bbba:	d10e      	bne.n	800bbda <__gethex+0x33e>
 800bbbc:	f045 0510 	orr.w	r5, r5, #16
 800bbc0:	e032      	b.n	800bc28 <__gethex+0x38c>
 800bbc2:	f04f 0901 	mov.w	r9, #1
 800bbc6:	e7d1      	b.n	800bb6c <__gethex+0x2d0>
 800bbc8:	2501      	movs	r5, #1
 800bbca:	e7e2      	b.n	800bb92 <__gethex+0x2f6>
 800bbcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbce:	f1c3 0301 	rsb	r3, r3, #1
 800bbd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bbd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d0f0      	beq.n	800bbbc <__gethex+0x320>
 800bbda:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bbde:	f104 0314 	add.w	r3, r4, #20
 800bbe2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bbe6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bbea:	f04f 0c00 	mov.w	ip, #0
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbf4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bbf8:	d01b      	beq.n	800bc32 <__gethex+0x396>
 800bbfa:	3201      	adds	r2, #1
 800bbfc:	6002      	str	r2, [r0, #0]
 800bbfe:	2d02      	cmp	r5, #2
 800bc00:	f104 0314 	add.w	r3, r4, #20
 800bc04:	d13c      	bne.n	800bc80 <__gethex+0x3e4>
 800bc06:	f8d8 2000 	ldr.w	r2, [r8]
 800bc0a:	3a01      	subs	r2, #1
 800bc0c:	42b2      	cmp	r2, r6
 800bc0e:	d109      	bne.n	800bc24 <__gethex+0x388>
 800bc10:	1171      	asrs	r1, r6, #5
 800bc12:	2201      	movs	r2, #1
 800bc14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bc18:	f006 061f 	and.w	r6, r6, #31
 800bc1c:	fa02 f606 	lsl.w	r6, r2, r6
 800bc20:	421e      	tst	r6, r3
 800bc22:	d13a      	bne.n	800bc9a <__gethex+0x3fe>
 800bc24:	f045 0520 	orr.w	r5, r5, #32
 800bc28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc2a:	601c      	str	r4, [r3, #0]
 800bc2c:	9b02      	ldr	r3, [sp, #8]
 800bc2e:	601f      	str	r7, [r3, #0]
 800bc30:	e6b0      	b.n	800b994 <__gethex+0xf8>
 800bc32:	4299      	cmp	r1, r3
 800bc34:	f843 cc04 	str.w	ip, [r3, #-4]
 800bc38:	d8d9      	bhi.n	800bbee <__gethex+0x352>
 800bc3a:	68a3      	ldr	r3, [r4, #8]
 800bc3c:	459b      	cmp	fp, r3
 800bc3e:	db17      	blt.n	800bc70 <__gethex+0x3d4>
 800bc40:	6861      	ldr	r1, [r4, #4]
 800bc42:	9801      	ldr	r0, [sp, #4]
 800bc44:	3101      	adds	r1, #1
 800bc46:	f7fe f817 	bl	8009c78 <_Balloc>
 800bc4a:	4681      	mov	r9, r0
 800bc4c:	b918      	cbnz	r0, 800bc56 <__gethex+0x3ba>
 800bc4e:	4b1a      	ldr	r3, [pc, #104]	@ (800bcb8 <__gethex+0x41c>)
 800bc50:	4602      	mov	r2, r0
 800bc52:	2184      	movs	r1, #132	@ 0x84
 800bc54:	e6c5      	b.n	800b9e2 <__gethex+0x146>
 800bc56:	6922      	ldr	r2, [r4, #16]
 800bc58:	3202      	adds	r2, #2
 800bc5a:	f104 010c 	add.w	r1, r4, #12
 800bc5e:	0092      	lsls	r2, r2, #2
 800bc60:	300c      	adds	r0, #12
 800bc62:	f7fd f89a 	bl	8008d9a <memcpy>
 800bc66:	4621      	mov	r1, r4
 800bc68:	9801      	ldr	r0, [sp, #4]
 800bc6a:	f7fe f845 	bl	8009cf8 <_Bfree>
 800bc6e:	464c      	mov	r4, r9
 800bc70:	6923      	ldr	r3, [r4, #16]
 800bc72:	1c5a      	adds	r2, r3, #1
 800bc74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc78:	6122      	str	r2, [r4, #16]
 800bc7a:	2201      	movs	r2, #1
 800bc7c:	615a      	str	r2, [r3, #20]
 800bc7e:	e7be      	b.n	800bbfe <__gethex+0x362>
 800bc80:	6922      	ldr	r2, [r4, #16]
 800bc82:	455a      	cmp	r2, fp
 800bc84:	dd0b      	ble.n	800bc9e <__gethex+0x402>
 800bc86:	2101      	movs	r1, #1
 800bc88:	4620      	mov	r0, r4
 800bc8a:	f7ff fd9f 	bl	800b7cc <rshift>
 800bc8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc92:	3701      	adds	r7, #1
 800bc94:	42bb      	cmp	r3, r7
 800bc96:	f6ff aee0 	blt.w	800ba5a <__gethex+0x1be>
 800bc9a:	2501      	movs	r5, #1
 800bc9c:	e7c2      	b.n	800bc24 <__gethex+0x388>
 800bc9e:	f016 061f 	ands.w	r6, r6, #31
 800bca2:	d0fa      	beq.n	800bc9a <__gethex+0x3fe>
 800bca4:	4453      	add	r3, sl
 800bca6:	f1c6 0620 	rsb	r6, r6, #32
 800bcaa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bcae:	f7fe f8d5 	bl	8009e5c <__hi0bits>
 800bcb2:	42b0      	cmp	r0, r6
 800bcb4:	dbe7      	blt.n	800bc86 <__gethex+0x3ea>
 800bcb6:	e7f0      	b.n	800bc9a <__gethex+0x3fe>
 800bcb8:	0800c639 	.word	0x0800c639

0800bcbc <L_shift>:
 800bcbc:	f1c2 0208 	rsb	r2, r2, #8
 800bcc0:	0092      	lsls	r2, r2, #2
 800bcc2:	b570      	push	{r4, r5, r6, lr}
 800bcc4:	f1c2 0620 	rsb	r6, r2, #32
 800bcc8:	6843      	ldr	r3, [r0, #4]
 800bcca:	6804      	ldr	r4, [r0, #0]
 800bccc:	fa03 f506 	lsl.w	r5, r3, r6
 800bcd0:	432c      	orrs	r4, r5
 800bcd2:	40d3      	lsrs	r3, r2
 800bcd4:	6004      	str	r4, [r0, #0]
 800bcd6:	f840 3f04 	str.w	r3, [r0, #4]!
 800bcda:	4288      	cmp	r0, r1
 800bcdc:	d3f4      	bcc.n	800bcc8 <L_shift+0xc>
 800bcde:	bd70      	pop	{r4, r5, r6, pc}

0800bce0 <__match>:
 800bce0:	b530      	push	{r4, r5, lr}
 800bce2:	6803      	ldr	r3, [r0, #0]
 800bce4:	3301      	adds	r3, #1
 800bce6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcea:	b914      	cbnz	r4, 800bcf2 <__match+0x12>
 800bcec:	6003      	str	r3, [r0, #0]
 800bcee:	2001      	movs	r0, #1
 800bcf0:	bd30      	pop	{r4, r5, pc}
 800bcf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bcf6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bcfa:	2d19      	cmp	r5, #25
 800bcfc:	bf98      	it	ls
 800bcfe:	3220      	addls	r2, #32
 800bd00:	42a2      	cmp	r2, r4
 800bd02:	d0f0      	beq.n	800bce6 <__match+0x6>
 800bd04:	2000      	movs	r0, #0
 800bd06:	e7f3      	b.n	800bcf0 <__match+0x10>

0800bd08 <__hexnan>:
 800bd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd0c:	680b      	ldr	r3, [r1, #0]
 800bd0e:	6801      	ldr	r1, [r0, #0]
 800bd10:	115e      	asrs	r6, r3, #5
 800bd12:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bd16:	f013 031f 	ands.w	r3, r3, #31
 800bd1a:	b087      	sub	sp, #28
 800bd1c:	bf18      	it	ne
 800bd1e:	3604      	addne	r6, #4
 800bd20:	2500      	movs	r5, #0
 800bd22:	1f37      	subs	r7, r6, #4
 800bd24:	4682      	mov	sl, r0
 800bd26:	4690      	mov	r8, r2
 800bd28:	9301      	str	r3, [sp, #4]
 800bd2a:	f846 5c04 	str.w	r5, [r6, #-4]
 800bd2e:	46b9      	mov	r9, r7
 800bd30:	463c      	mov	r4, r7
 800bd32:	9502      	str	r5, [sp, #8]
 800bd34:	46ab      	mov	fp, r5
 800bd36:	784a      	ldrb	r2, [r1, #1]
 800bd38:	1c4b      	adds	r3, r1, #1
 800bd3a:	9303      	str	r3, [sp, #12]
 800bd3c:	b342      	cbz	r2, 800bd90 <__hexnan+0x88>
 800bd3e:	4610      	mov	r0, r2
 800bd40:	9105      	str	r1, [sp, #20]
 800bd42:	9204      	str	r2, [sp, #16]
 800bd44:	f7ff fd94 	bl	800b870 <__hexdig_fun>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	d151      	bne.n	800bdf0 <__hexnan+0xe8>
 800bd4c:	9a04      	ldr	r2, [sp, #16]
 800bd4e:	9905      	ldr	r1, [sp, #20]
 800bd50:	2a20      	cmp	r2, #32
 800bd52:	d818      	bhi.n	800bd86 <__hexnan+0x7e>
 800bd54:	9b02      	ldr	r3, [sp, #8]
 800bd56:	459b      	cmp	fp, r3
 800bd58:	dd13      	ble.n	800bd82 <__hexnan+0x7a>
 800bd5a:	454c      	cmp	r4, r9
 800bd5c:	d206      	bcs.n	800bd6c <__hexnan+0x64>
 800bd5e:	2d07      	cmp	r5, #7
 800bd60:	dc04      	bgt.n	800bd6c <__hexnan+0x64>
 800bd62:	462a      	mov	r2, r5
 800bd64:	4649      	mov	r1, r9
 800bd66:	4620      	mov	r0, r4
 800bd68:	f7ff ffa8 	bl	800bcbc <L_shift>
 800bd6c:	4544      	cmp	r4, r8
 800bd6e:	d952      	bls.n	800be16 <__hexnan+0x10e>
 800bd70:	2300      	movs	r3, #0
 800bd72:	f1a4 0904 	sub.w	r9, r4, #4
 800bd76:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd7a:	f8cd b008 	str.w	fp, [sp, #8]
 800bd7e:	464c      	mov	r4, r9
 800bd80:	461d      	mov	r5, r3
 800bd82:	9903      	ldr	r1, [sp, #12]
 800bd84:	e7d7      	b.n	800bd36 <__hexnan+0x2e>
 800bd86:	2a29      	cmp	r2, #41	@ 0x29
 800bd88:	d157      	bne.n	800be3a <__hexnan+0x132>
 800bd8a:	3102      	adds	r1, #2
 800bd8c:	f8ca 1000 	str.w	r1, [sl]
 800bd90:	f1bb 0f00 	cmp.w	fp, #0
 800bd94:	d051      	beq.n	800be3a <__hexnan+0x132>
 800bd96:	454c      	cmp	r4, r9
 800bd98:	d206      	bcs.n	800bda8 <__hexnan+0xa0>
 800bd9a:	2d07      	cmp	r5, #7
 800bd9c:	dc04      	bgt.n	800bda8 <__hexnan+0xa0>
 800bd9e:	462a      	mov	r2, r5
 800bda0:	4649      	mov	r1, r9
 800bda2:	4620      	mov	r0, r4
 800bda4:	f7ff ff8a 	bl	800bcbc <L_shift>
 800bda8:	4544      	cmp	r4, r8
 800bdaa:	d936      	bls.n	800be1a <__hexnan+0x112>
 800bdac:	f1a8 0204 	sub.w	r2, r8, #4
 800bdb0:	4623      	mov	r3, r4
 800bdb2:	f853 1b04 	ldr.w	r1, [r3], #4
 800bdb6:	f842 1f04 	str.w	r1, [r2, #4]!
 800bdba:	429f      	cmp	r7, r3
 800bdbc:	d2f9      	bcs.n	800bdb2 <__hexnan+0xaa>
 800bdbe:	1b3b      	subs	r3, r7, r4
 800bdc0:	f023 0303 	bic.w	r3, r3, #3
 800bdc4:	3304      	adds	r3, #4
 800bdc6:	3401      	adds	r4, #1
 800bdc8:	3e03      	subs	r6, #3
 800bdca:	42b4      	cmp	r4, r6
 800bdcc:	bf88      	it	hi
 800bdce:	2304      	movhi	r3, #4
 800bdd0:	4443      	add	r3, r8
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f843 2b04 	str.w	r2, [r3], #4
 800bdd8:	429f      	cmp	r7, r3
 800bdda:	d2fb      	bcs.n	800bdd4 <__hexnan+0xcc>
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	b91b      	cbnz	r3, 800bde8 <__hexnan+0xe0>
 800bde0:	4547      	cmp	r7, r8
 800bde2:	d128      	bne.n	800be36 <__hexnan+0x12e>
 800bde4:	2301      	movs	r3, #1
 800bde6:	603b      	str	r3, [r7, #0]
 800bde8:	2005      	movs	r0, #5
 800bdea:	b007      	add	sp, #28
 800bdec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdf0:	3501      	adds	r5, #1
 800bdf2:	2d08      	cmp	r5, #8
 800bdf4:	f10b 0b01 	add.w	fp, fp, #1
 800bdf8:	dd06      	ble.n	800be08 <__hexnan+0x100>
 800bdfa:	4544      	cmp	r4, r8
 800bdfc:	d9c1      	bls.n	800bd82 <__hexnan+0x7a>
 800bdfe:	2300      	movs	r3, #0
 800be00:	f844 3c04 	str.w	r3, [r4, #-4]
 800be04:	2501      	movs	r5, #1
 800be06:	3c04      	subs	r4, #4
 800be08:	6822      	ldr	r2, [r4, #0]
 800be0a:	f000 000f 	and.w	r0, r0, #15
 800be0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800be12:	6020      	str	r0, [r4, #0]
 800be14:	e7b5      	b.n	800bd82 <__hexnan+0x7a>
 800be16:	2508      	movs	r5, #8
 800be18:	e7b3      	b.n	800bd82 <__hexnan+0x7a>
 800be1a:	9b01      	ldr	r3, [sp, #4]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d0dd      	beq.n	800bddc <__hexnan+0xd4>
 800be20:	f1c3 0320 	rsb	r3, r3, #32
 800be24:	f04f 32ff 	mov.w	r2, #4294967295
 800be28:	40da      	lsrs	r2, r3
 800be2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800be2e:	4013      	ands	r3, r2
 800be30:	f846 3c04 	str.w	r3, [r6, #-4]
 800be34:	e7d2      	b.n	800bddc <__hexnan+0xd4>
 800be36:	3f04      	subs	r7, #4
 800be38:	e7d0      	b.n	800bddc <__hexnan+0xd4>
 800be3a:	2004      	movs	r0, #4
 800be3c:	e7d5      	b.n	800bdea <__hexnan+0xe2>

0800be3e <__ascii_mbtowc>:
 800be3e:	b082      	sub	sp, #8
 800be40:	b901      	cbnz	r1, 800be44 <__ascii_mbtowc+0x6>
 800be42:	a901      	add	r1, sp, #4
 800be44:	b142      	cbz	r2, 800be58 <__ascii_mbtowc+0x1a>
 800be46:	b14b      	cbz	r3, 800be5c <__ascii_mbtowc+0x1e>
 800be48:	7813      	ldrb	r3, [r2, #0]
 800be4a:	600b      	str	r3, [r1, #0]
 800be4c:	7812      	ldrb	r2, [r2, #0]
 800be4e:	1e10      	subs	r0, r2, #0
 800be50:	bf18      	it	ne
 800be52:	2001      	movne	r0, #1
 800be54:	b002      	add	sp, #8
 800be56:	4770      	bx	lr
 800be58:	4610      	mov	r0, r2
 800be5a:	e7fb      	b.n	800be54 <__ascii_mbtowc+0x16>
 800be5c:	f06f 0001 	mvn.w	r0, #1
 800be60:	e7f8      	b.n	800be54 <__ascii_mbtowc+0x16>

0800be62 <_realloc_r>:
 800be62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be66:	4607      	mov	r7, r0
 800be68:	4614      	mov	r4, r2
 800be6a:	460d      	mov	r5, r1
 800be6c:	b921      	cbnz	r1, 800be78 <_realloc_r+0x16>
 800be6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be72:	4611      	mov	r1, r2
 800be74:	f7fd be74 	b.w	8009b60 <_malloc_r>
 800be78:	b92a      	cbnz	r2, 800be86 <_realloc_r+0x24>
 800be7a:	f7fd fdfd 	bl	8009a78 <_free_r>
 800be7e:	4625      	mov	r5, r4
 800be80:	4628      	mov	r0, r5
 800be82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be86:	f000 f840 	bl	800bf0a <_malloc_usable_size_r>
 800be8a:	4284      	cmp	r4, r0
 800be8c:	4606      	mov	r6, r0
 800be8e:	d802      	bhi.n	800be96 <_realloc_r+0x34>
 800be90:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be94:	d8f4      	bhi.n	800be80 <_realloc_r+0x1e>
 800be96:	4621      	mov	r1, r4
 800be98:	4638      	mov	r0, r7
 800be9a:	f7fd fe61 	bl	8009b60 <_malloc_r>
 800be9e:	4680      	mov	r8, r0
 800bea0:	b908      	cbnz	r0, 800bea6 <_realloc_r+0x44>
 800bea2:	4645      	mov	r5, r8
 800bea4:	e7ec      	b.n	800be80 <_realloc_r+0x1e>
 800bea6:	42b4      	cmp	r4, r6
 800bea8:	4622      	mov	r2, r4
 800beaa:	4629      	mov	r1, r5
 800beac:	bf28      	it	cs
 800beae:	4632      	movcs	r2, r6
 800beb0:	f7fc ff73 	bl	8008d9a <memcpy>
 800beb4:	4629      	mov	r1, r5
 800beb6:	4638      	mov	r0, r7
 800beb8:	f7fd fdde 	bl	8009a78 <_free_r>
 800bebc:	e7f1      	b.n	800bea2 <_realloc_r+0x40>

0800bebe <__ascii_wctomb>:
 800bebe:	4603      	mov	r3, r0
 800bec0:	4608      	mov	r0, r1
 800bec2:	b141      	cbz	r1, 800bed6 <__ascii_wctomb+0x18>
 800bec4:	2aff      	cmp	r2, #255	@ 0xff
 800bec6:	d904      	bls.n	800bed2 <__ascii_wctomb+0x14>
 800bec8:	228a      	movs	r2, #138	@ 0x8a
 800beca:	601a      	str	r2, [r3, #0]
 800becc:	f04f 30ff 	mov.w	r0, #4294967295
 800bed0:	4770      	bx	lr
 800bed2:	700a      	strb	r2, [r1, #0]
 800bed4:	2001      	movs	r0, #1
 800bed6:	4770      	bx	lr

0800bed8 <fiprintf>:
 800bed8:	b40e      	push	{r1, r2, r3}
 800beda:	b503      	push	{r0, r1, lr}
 800bedc:	4601      	mov	r1, r0
 800bede:	ab03      	add	r3, sp, #12
 800bee0:	4805      	ldr	r0, [pc, #20]	@ (800bef8 <fiprintf+0x20>)
 800bee2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bee6:	6800      	ldr	r0, [r0, #0]
 800bee8:	9301      	str	r3, [sp, #4]
 800beea:	f000 f83f 	bl	800bf6c <_vfiprintf_r>
 800beee:	b002      	add	sp, #8
 800bef0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bef4:	b003      	add	sp, #12
 800bef6:	4770      	bx	lr
 800bef8:	20000020 	.word	0x20000020

0800befc <abort>:
 800befc:	b508      	push	{r3, lr}
 800befe:	2006      	movs	r0, #6
 800bf00:	f000 fa08 	bl	800c314 <raise>
 800bf04:	2001      	movs	r0, #1
 800bf06:	f7f5 ff6d 	bl	8001de4 <_exit>

0800bf0a <_malloc_usable_size_r>:
 800bf0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf0e:	1f18      	subs	r0, r3, #4
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	bfbc      	itt	lt
 800bf14:	580b      	ldrlt	r3, [r1, r0]
 800bf16:	18c0      	addlt	r0, r0, r3
 800bf18:	4770      	bx	lr

0800bf1a <__sfputc_r>:
 800bf1a:	6893      	ldr	r3, [r2, #8]
 800bf1c:	3b01      	subs	r3, #1
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	b410      	push	{r4}
 800bf22:	6093      	str	r3, [r2, #8]
 800bf24:	da08      	bge.n	800bf38 <__sfputc_r+0x1e>
 800bf26:	6994      	ldr	r4, [r2, #24]
 800bf28:	42a3      	cmp	r3, r4
 800bf2a:	db01      	blt.n	800bf30 <__sfputc_r+0x16>
 800bf2c:	290a      	cmp	r1, #10
 800bf2e:	d103      	bne.n	800bf38 <__sfputc_r+0x1e>
 800bf30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf34:	f000 b932 	b.w	800c19c <__swbuf_r>
 800bf38:	6813      	ldr	r3, [r2, #0]
 800bf3a:	1c58      	adds	r0, r3, #1
 800bf3c:	6010      	str	r0, [r2, #0]
 800bf3e:	7019      	strb	r1, [r3, #0]
 800bf40:	4608      	mov	r0, r1
 800bf42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf46:	4770      	bx	lr

0800bf48 <__sfputs_r>:
 800bf48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf4a:	4606      	mov	r6, r0
 800bf4c:	460f      	mov	r7, r1
 800bf4e:	4614      	mov	r4, r2
 800bf50:	18d5      	adds	r5, r2, r3
 800bf52:	42ac      	cmp	r4, r5
 800bf54:	d101      	bne.n	800bf5a <__sfputs_r+0x12>
 800bf56:	2000      	movs	r0, #0
 800bf58:	e007      	b.n	800bf6a <__sfputs_r+0x22>
 800bf5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf5e:	463a      	mov	r2, r7
 800bf60:	4630      	mov	r0, r6
 800bf62:	f7ff ffda 	bl	800bf1a <__sfputc_r>
 800bf66:	1c43      	adds	r3, r0, #1
 800bf68:	d1f3      	bne.n	800bf52 <__sfputs_r+0xa>
 800bf6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bf6c <_vfiprintf_r>:
 800bf6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf70:	460d      	mov	r5, r1
 800bf72:	b09d      	sub	sp, #116	@ 0x74
 800bf74:	4614      	mov	r4, r2
 800bf76:	4698      	mov	r8, r3
 800bf78:	4606      	mov	r6, r0
 800bf7a:	b118      	cbz	r0, 800bf84 <_vfiprintf_r+0x18>
 800bf7c:	6a03      	ldr	r3, [r0, #32]
 800bf7e:	b90b      	cbnz	r3, 800bf84 <_vfiprintf_r+0x18>
 800bf80:	f7fc fd92 	bl	8008aa8 <__sinit>
 800bf84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf86:	07d9      	lsls	r1, r3, #31
 800bf88:	d405      	bmi.n	800bf96 <_vfiprintf_r+0x2a>
 800bf8a:	89ab      	ldrh	r3, [r5, #12]
 800bf8c:	059a      	lsls	r2, r3, #22
 800bf8e:	d402      	bmi.n	800bf96 <_vfiprintf_r+0x2a>
 800bf90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf92:	f7fc ff00 	bl	8008d96 <__retarget_lock_acquire_recursive>
 800bf96:	89ab      	ldrh	r3, [r5, #12]
 800bf98:	071b      	lsls	r3, r3, #28
 800bf9a:	d501      	bpl.n	800bfa0 <_vfiprintf_r+0x34>
 800bf9c:	692b      	ldr	r3, [r5, #16]
 800bf9e:	b99b      	cbnz	r3, 800bfc8 <_vfiprintf_r+0x5c>
 800bfa0:	4629      	mov	r1, r5
 800bfa2:	4630      	mov	r0, r6
 800bfa4:	f000 f938 	bl	800c218 <__swsetup_r>
 800bfa8:	b170      	cbz	r0, 800bfc8 <_vfiprintf_r+0x5c>
 800bfaa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfac:	07dc      	lsls	r4, r3, #31
 800bfae:	d504      	bpl.n	800bfba <_vfiprintf_r+0x4e>
 800bfb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb4:	b01d      	add	sp, #116	@ 0x74
 800bfb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfba:	89ab      	ldrh	r3, [r5, #12]
 800bfbc:	0598      	lsls	r0, r3, #22
 800bfbe:	d4f7      	bmi.n	800bfb0 <_vfiprintf_r+0x44>
 800bfc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfc2:	f7fc fee9 	bl	8008d98 <__retarget_lock_release_recursive>
 800bfc6:	e7f3      	b.n	800bfb0 <_vfiprintf_r+0x44>
 800bfc8:	2300      	movs	r3, #0
 800bfca:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfcc:	2320      	movs	r3, #32
 800bfce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bfd2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bfd6:	2330      	movs	r3, #48	@ 0x30
 800bfd8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c188 <_vfiprintf_r+0x21c>
 800bfdc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bfe0:	f04f 0901 	mov.w	r9, #1
 800bfe4:	4623      	mov	r3, r4
 800bfe6:	469a      	mov	sl, r3
 800bfe8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfec:	b10a      	cbz	r2, 800bff2 <_vfiprintf_r+0x86>
 800bfee:	2a25      	cmp	r2, #37	@ 0x25
 800bff0:	d1f9      	bne.n	800bfe6 <_vfiprintf_r+0x7a>
 800bff2:	ebba 0b04 	subs.w	fp, sl, r4
 800bff6:	d00b      	beq.n	800c010 <_vfiprintf_r+0xa4>
 800bff8:	465b      	mov	r3, fp
 800bffa:	4622      	mov	r2, r4
 800bffc:	4629      	mov	r1, r5
 800bffe:	4630      	mov	r0, r6
 800c000:	f7ff ffa2 	bl	800bf48 <__sfputs_r>
 800c004:	3001      	adds	r0, #1
 800c006:	f000 80a7 	beq.w	800c158 <_vfiprintf_r+0x1ec>
 800c00a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c00c:	445a      	add	r2, fp
 800c00e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c010:	f89a 3000 	ldrb.w	r3, [sl]
 800c014:	2b00      	cmp	r3, #0
 800c016:	f000 809f 	beq.w	800c158 <_vfiprintf_r+0x1ec>
 800c01a:	2300      	movs	r3, #0
 800c01c:	f04f 32ff 	mov.w	r2, #4294967295
 800c020:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c024:	f10a 0a01 	add.w	sl, sl, #1
 800c028:	9304      	str	r3, [sp, #16]
 800c02a:	9307      	str	r3, [sp, #28]
 800c02c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c030:	931a      	str	r3, [sp, #104]	@ 0x68
 800c032:	4654      	mov	r4, sl
 800c034:	2205      	movs	r2, #5
 800c036:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c03a:	4853      	ldr	r0, [pc, #332]	@ (800c188 <_vfiprintf_r+0x21c>)
 800c03c:	f7f4 f8c8 	bl	80001d0 <memchr>
 800c040:	9a04      	ldr	r2, [sp, #16]
 800c042:	b9d8      	cbnz	r0, 800c07c <_vfiprintf_r+0x110>
 800c044:	06d1      	lsls	r1, r2, #27
 800c046:	bf44      	itt	mi
 800c048:	2320      	movmi	r3, #32
 800c04a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c04e:	0713      	lsls	r3, r2, #28
 800c050:	bf44      	itt	mi
 800c052:	232b      	movmi	r3, #43	@ 0x2b
 800c054:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c058:	f89a 3000 	ldrb.w	r3, [sl]
 800c05c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c05e:	d015      	beq.n	800c08c <_vfiprintf_r+0x120>
 800c060:	9a07      	ldr	r2, [sp, #28]
 800c062:	4654      	mov	r4, sl
 800c064:	2000      	movs	r0, #0
 800c066:	f04f 0c0a 	mov.w	ip, #10
 800c06a:	4621      	mov	r1, r4
 800c06c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c070:	3b30      	subs	r3, #48	@ 0x30
 800c072:	2b09      	cmp	r3, #9
 800c074:	d94b      	bls.n	800c10e <_vfiprintf_r+0x1a2>
 800c076:	b1b0      	cbz	r0, 800c0a6 <_vfiprintf_r+0x13a>
 800c078:	9207      	str	r2, [sp, #28]
 800c07a:	e014      	b.n	800c0a6 <_vfiprintf_r+0x13a>
 800c07c:	eba0 0308 	sub.w	r3, r0, r8
 800c080:	fa09 f303 	lsl.w	r3, r9, r3
 800c084:	4313      	orrs	r3, r2
 800c086:	9304      	str	r3, [sp, #16]
 800c088:	46a2      	mov	sl, r4
 800c08a:	e7d2      	b.n	800c032 <_vfiprintf_r+0xc6>
 800c08c:	9b03      	ldr	r3, [sp, #12]
 800c08e:	1d19      	adds	r1, r3, #4
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	9103      	str	r1, [sp, #12]
 800c094:	2b00      	cmp	r3, #0
 800c096:	bfbb      	ittet	lt
 800c098:	425b      	neglt	r3, r3
 800c09a:	f042 0202 	orrlt.w	r2, r2, #2
 800c09e:	9307      	strge	r3, [sp, #28]
 800c0a0:	9307      	strlt	r3, [sp, #28]
 800c0a2:	bfb8      	it	lt
 800c0a4:	9204      	strlt	r2, [sp, #16]
 800c0a6:	7823      	ldrb	r3, [r4, #0]
 800c0a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0aa:	d10a      	bne.n	800c0c2 <_vfiprintf_r+0x156>
 800c0ac:	7863      	ldrb	r3, [r4, #1]
 800c0ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0b0:	d132      	bne.n	800c118 <_vfiprintf_r+0x1ac>
 800c0b2:	9b03      	ldr	r3, [sp, #12]
 800c0b4:	1d1a      	adds	r2, r3, #4
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	9203      	str	r2, [sp, #12]
 800c0ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0be:	3402      	adds	r4, #2
 800c0c0:	9305      	str	r3, [sp, #20]
 800c0c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c198 <_vfiprintf_r+0x22c>
 800c0c6:	7821      	ldrb	r1, [r4, #0]
 800c0c8:	2203      	movs	r2, #3
 800c0ca:	4650      	mov	r0, sl
 800c0cc:	f7f4 f880 	bl	80001d0 <memchr>
 800c0d0:	b138      	cbz	r0, 800c0e2 <_vfiprintf_r+0x176>
 800c0d2:	9b04      	ldr	r3, [sp, #16]
 800c0d4:	eba0 000a 	sub.w	r0, r0, sl
 800c0d8:	2240      	movs	r2, #64	@ 0x40
 800c0da:	4082      	lsls	r2, r0
 800c0dc:	4313      	orrs	r3, r2
 800c0de:	3401      	adds	r4, #1
 800c0e0:	9304      	str	r3, [sp, #16]
 800c0e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0e6:	4829      	ldr	r0, [pc, #164]	@ (800c18c <_vfiprintf_r+0x220>)
 800c0e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c0ec:	2206      	movs	r2, #6
 800c0ee:	f7f4 f86f 	bl	80001d0 <memchr>
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	d03f      	beq.n	800c176 <_vfiprintf_r+0x20a>
 800c0f6:	4b26      	ldr	r3, [pc, #152]	@ (800c190 <_vfiprintf_r+0x224>)
 800c0f8:	bb1b      	cbnz	r3, 800c142 <_vfiprintf_r+0x1d6>
 800c0fa:	9b03      	ldr	r3, [sp, #12]
 800c0fc:	3307      	adds	r3, #7
 800c0fe:	f023 0307 	bic.w	r3, r3, #7
 800c102:	3308      	adds	r3, #8
 800c104:	9303      	str	r3, [sp, #12]
 800c106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c108:	443b      	add	r3, r7
 800c10a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c10c:	e76a      	b.n	800bfe4 <_vfiprintf_r+0x78>
 800c10e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c112:	460c      	mov	r4, r1
 800c114:	2001      	movs	r0, #1
 800c116:	e7a8      	b.n	800c06a <_vfiprintf_r+0xfe>
 800c118:	2300      	movs	r3, #0
 800c11a:	3401      	adds	r4, #1
 800c11c:	9305      	str	r3, [sp, #20]
 800c11e:	4619      	mov	r1, r3
 800c120:	f04f 0c0a 	mov.w	ip, #10
 800c124:	4620      	mov	r0, r4
 800c126:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c12a:	3a30      	subs	r2, #48	@ 0x30
 800c12c:	2a09      	cmp	r2, #9
 800c12e:	d903      	bls.n	800c138 <_vfiprintf_r+0x1cc>
 800c130:	2b00      	cmp	r3, #0
 800c132:	d0c6      	beq.n	800c0c2 <_vfiprintf_r+0x156>
 800c134:	9105      	str	r1, [sp, #20]
 800c136:	e7c4      	b.n	800c0c2 <_vfiprintf_r+0x156>
 800c138:	fb0c 2101 	mla	r1, ip, r1, r2
 800c13c:	4604      	mov	r4, r0
 800c13e:	2301      	movs	r3, #1
 800c140:	e7f0      	b.n	800c124 <_vfiprintf_r+0x1b8>
 800c142:	ab03      	add	r3, sp, #12
 800c144:	9300      	str	r3, [sp, #0]
 800c146:	462a      	mov	r2, r5
 800c148:	4b12      	ldr	r3, [pc, #72]	@ (800c194 <_vfiprintf_r+0x228>)
 800c14a:	a904      	add	r1, sp, #16
 800c14c:	4630      	mov	r0, r6
 800c14e:	f7fb fe5b 	bl	8007e08 <_printf_float>
 800c152:	4607      	mov	r7, r0
 800c154:	1c78      	adds	r0, r7, #1
 800c156:	d1d6      	bne.n	800c106 <_vfiprintf_r+0x19a>
 800c158:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c15a:	07d9      	lsls	r1, r3, #31
 800c15c:	d405      	bmi.n	800c16a <_vfiprintf_r+0x1fe>
 800c15e:	89ab      	ldrh	r3, [r5, #12]
 800c160:	059a      	lsls	r2, r3, #22
 800c162:	d402      	bmi.n	800c16a <_vfiprintf_r+0x1fe>
 800c164:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c166:	f7fc fe17 	bl	8008d98 <__retarget_lock_release_recursive>
 800c16a:	89ab      	ldrh	r3, [r5, #12]
 800c16c:	065b      	lsls	r3, r3, #25
 800c16e:	f53f af1f 	bmi.w	800bfb0 <_vfiprintf_r+0x44>
 800c172:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c174:	e71e      	b.n	800bfb4 <_vfiprintf_r+0x48>
 800c176:	ab03      	add	r3, sp, #12
 800c178:	9300      	str	r3, [sp, #0]
 800c17a:	462a      	mov	r2, r5
 800c17c:	4b05      	ldr	r3, [pc, #20]	@ (800c194 <_vfiprintf_r+0x228>)
 800c17e:	a904      	add	r1, sp, #16
 800c180:	4630      	mov	r0, r6
 800c182:	f7fc f8d9 	bl	8008338 <_printf_i>
 800c186:	e7e4      	b.n	800c152 <_vfiprintf_r+0x1e6>
 800c188:	0800c6a5 	.word	0x0800c6a5
 800c18c:	0800c6af 	.word	0x0800c6af
 800c190:	08007e09 	.word	0x08007e09
 800c194:	0800bf49 	.word	0x0800bf49
 800c198:	0800c6ab 	.word	0x0800c6ab

0800c19c <__swbuf_r>:
 800c19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c19e:	460e      	mov	r6, r1
 800c1a0:	4614      	mov	r4, r2
 800c1a2:	4605      	mov	r5, r0
 800c1a4:	b118      	cbz	r0, 800c1ae <__swbuf_r+0x12>
 800c1a6:	6a03      	ldr	r3, [r0, #32]
 800c1a8:	b90b      	cbnz	r3, 800c1ae <__swbuf_r+0x12>
 800c1aa:	f7fc fc7d 	bl	8008aa8 <__sinit>
 800c1ae:	69a3      	ldr	r3, [r4, #24]
 800c1b0:	60a3      	str	r3, [r4, #8]
 800c1b2:	89a3      	ldrh	r3, [r4, #12]
 800c1b4:	071a      	lsls	r2, r3, #28
 800c1b6:	d501      	bpl.n	800c1bc <__swbuf_r+0x20>
 800c1b8:	6923      	ldr	r3, [r4, #16]
 800c1ba:	b943      	cbnz	r3, 800c1ce <__swbuf_r+0x32>
 800c1bc:	4621      	mov	r1, r4
 800c1be:	4628      	mov	r0, r5
 800c1c0:	f000 f82a 	bl	800c218 <__swsetup_r>
 800c1c4:	b118      	cbz	r0, 800c1ce <__swbuf_r+0x32>
 800c1c6:	f04f 37ff 	mov.w	r7, #4294967295
 800c1ca:	4638      	mov	r0, r7
 800c1cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1ce:	6823      	ldr	r3, [r4, #0]
 800c1d0:	6922      	ldr	r2, [r4, #16]
 800c1d2:	1a98      	subs	r0, r3, r2
 800c1d4:	6963      	ldr	r3, [r4, #20]
 800c1d6:	b2f6      	uxtb	r6, r6
 800c1d8:	4283      	cmp	r3, r0
 800c1da:	4637      	mov	r7, r6
 800c1dc:	dc05      	bgt.n	800c1ea <__swbuf_r+0x4e>
 800c1de:	4621      	mov	r1, r4
 800c1e0:	4628      	mov	r0, r5
 800c1e2:	f7ff fa53 	bl	800b68c <_fflush_r>
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	d1ed      	bne.n	800c1c6 <__swbuf_r+0x2a>
 800c1ea:	68a3      	ldr	r3, [r4, #8]
 800c1ec:	3b01      	subs	r3, #1
 800c1ee:	60a3      	str	r3, [r4, #8]
 800c1f0:	6823      	ldr	r3, [r4, #0]
 800c1f2:	1c5a      	adds	r2, r3, #1
 800c1f4:	6022      	str	r2, [r4, #0]
 800c1f6:	701e      	strb	r6, [r3, #0]
 800c1f8:	6962      	ldr	r2, [r4, #20]
 800c1fa:	1c43      	adds	r3, r0, #1
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d004      	beq.n	800c20a <__swbuf_r+0x6e>
 800c200:	89a3      	ldrh	r3, [r4, #12]
 800c202:	07db      	lsls	r3, r3, #31
 800c204:	d5e1      	bpl.n	800c1ca <__swbuf_r+0x2e>
 800c206:	2e0a      	cmp	r6, #10
 800c208:	d1df      	bne.n	800c1ca <__swbuf_r+0x2e>
 800c20a:	4621      	mov	r1, r4
 800c20c:	4628      	mov	r0, r5
 800c20e:	f7ff fa3d 	bl	800b68c <_fflush_r>
 800c212:	2800      	cmp	r0, #0
 800c214:	d0d9      	beq.n	800c1ca <__swbuf_r+0x2e>
 800c216:	e7d6      	b.n	800c1c6 <__swbuf_r+0x2a>

0800c218 <__swsetup_r>:
 800c218:	b538      	push	{r3, r4, r5, lr}
 800c21a:	4b29      	ldr	r3, [pc, #164]	@ (800c2c0 <__swsetup_r+0xa8>)
 800c21c:	4605      	mov	r5, r0
 800c21e:	6818      	ldr	r0, [r3, #0]
 800c220:	460c      	mov	r4, r1
 800c222:	b118      	cbz	r0, 800c22c <__swsetup_r+0x14>
 800c224:	6a03      	ldr	r3, [r0, #32]
 800c226:	b90b      	cbnz	r3, 800c22c <__swsetup_r+0x14>
 800c228:	f7fc fc3e 	bl	8008aa8 <__sinit>
 800c22c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c230:	0719      	lsls	r1, r3, #28
 800c232:	d422      	bmi.n	800c27a <__swsetup_r+0x62>
 800c234:	06da      	lsls	r2, r3, #27
 800c236:	d407      	bmi.n	800c248 <__swsetup_r+0x30>
 800c238:	2209      	movs	r2, #9
 800c23a:	602a      	str	r2, [r5, #0]
 800c23c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c240:	81a3      	strh	r3, [r4, #12]
 800c242:	f04f 30ff 	mov.w	r0, #4294967295
 800c246:	e033      	b.n	800c2b0 <__swsetup_r+0x98>
 800c248:	0758      	lsls	r0, r3, #29
 800c24a:	d512      	bpl.n	800c272 <__swsetup_r+0x5a>
 800c24c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c24e:	b141      	cbz	r1, 800c262 <__swsetup_r+0x4a>
 800c250:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c254:	4299      	cmp	r1, r3
 800c256:	d002      	beq.n	800c25e <__swsetup_r+0x46>
 800c258:	4628      	mov	r0, r5
 800c25a:	f7fd fc0d 	bl	8009a78 <_free_r>
 800c25e:	2300      	movs	r3, #0
 800c260:	6363      	str	r3, [r4, #52]	@ 0x34
 800c262:	89a3      	ldrh	r3, [r4, #12]
 800c264:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c268:	81a3      	strh	r3, [r4, #12]
 800c26a:	2300      	movs	r3, #0
 800c26c:	6063      	str	r3, [r4, #4]
 800c26e:	6923      	ldr	r3, [r4, #16]
 800c270:	6023      	str	r3, [r4, #0]
 800c272:	89a3      	ldrh	r3, [r4, #12]
 800c274:	f043 0308 	orr.w	r3, r3, #8
 800c278:	81a3      	strh	r3, [r4, #12]
 800c27a:	6923      	ldr	r3, [r4, #16]
 800c27c:	b94b      	cbnz	r3, 800c292 <__swsetup_r+0x7a>
 800c27e:	89a3      	ldrh	r3, [r4, #12]
 800c280:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c284:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c288:	d003      	beq.n	800c292 <__swsetup_r+0x7a>
 800c28a:	4621      	mov	r1, r4
 800c28c:	4628      	mov	r0, r5
 800c28e:	f000 f883 	bl	800c398 <__smakebuf_r>
 800c292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c296:	f013 0201 	ands.w	r2, r3, #1
 800c29a:	d00a      	beq.n	800c2b2 <__swsetup_r+0x9a>
 800c29c:	2200      	movs	r2, #0
 800c29e:	60a2      	str	r2, [r4, #8]
 800c2a0:	6962      	ldr	r2, [r4, #20]
 800c2a2:	4252      	negs	r2, r2
 800c2a4:	61a2      	str	r2, [r4, #24]
 800c2a6:	6922      	ldr	r2, [r4, #16]
 800c2a8:	b942      	cbnz	r2, 800c2bc <__swsetup_r+0xa4>
 800c2aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c2ae:	d1c5      	bne.n	800c23c <__swsetup_r+0x24>
 800c2b0:	bd38      	pop	{r3, r4, r5, pc}
 800c2b2:	0799      	lsls	r1, r3, #30
 800c2b4:	bf58      	it	pl
 800c2b6:	6962      	ldrpl	r2, [r4, #20]
 800c2b8:	60a2      	str	r2, [r4, #8]
 800c2ba:	e7f4      	b.n	800c2a6 <__swsetup_r+0x8e>
 800c2bc:	2000      	movs	r0, #0
 800c2be:	e7f7      	b.n	800c2b0 <__swsetup_r+0x98>
 800c2c0:	20000020 	.word	0x20000020

0800c2c4 <_raise_r>:
 800c2c4:	291f      	cmp	r1, #31
 800c2c6:	b538      	push	{r3, r4, r5, lr}
 800c2c8:	4605      	mov	r5, r0
 800c2ca:	460c      	mov	r4, r1
 800c2cc:	d904      	bls.n	800c2d8 <_raise_r+0x14>
 800c2ce:	2316      	movs	r3, #22
 800c2d0:	6003      	str	r3, [r0, #0]
 800c2d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c2d6:	bd38      	pop	{r3, r4, r5, pc}
 800c2d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c2da:	b112      	cbz	r2, 800c2e2 <_raise_r+0x1e>
 800c2dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c2e0:	b94b      	cbnz	r3, 800c2f6 <_raise_r+0x32>
 800c2e2:	4628      	mov	r0, r5
 800c2e4:	f000 f830 	bl	800c348 <_getpid_r>
 800c2e8:	4622      	mov	r2, r4
 800c2ea:	4601      	mov	r1, r0
 800c2ec:	4628      	mov	r0, r5
 800c2ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2f2:	f000 b817 	b.w	800c324 <_kill_r>
 800c2f6:	2b01      	cmp	r3, #1
 800c2f8:	d00a      	beq.n	800c310 <_raise_r+0x4c>
 800c2fa:	1c59      	adds	r1, r3, #1
 800c2fc:	d103      	bne.n	800c306 <_raise_r+0x42>
 800c2fe:	2316      	movs	r3, #22
 800c300:	6003      	str	r3, [r0, #0]
 800c302:	2001      	movs	r0, #1
 800c304:	e7e7      	b.n	800c2d6 <_raise_r+0x12>
 800c306:	2100      	movs	r1, #0
 800c308:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c30c:	4620      	mov	r0, r4
 800c30e:	4798      	blx	r3
 800c310:	2000      	movs	r0, #0
 800c312:	e7e0      	b.n	800c2d6 <_raise_r+0x12>

0800c314 <raise>:
 800c314:	4b02      	ldr	r3, [pc, #8]	@ (800c320 <raise+0xc>)
 800c316:	4601      	mov	r1, r0
 800c318:	6818      	ldr	r0, [r3, #0]
 800c31a:	f7ff bfd3 	b.w	800c2c4 <_raise_r>
 800c31e:	bf00      	nop
 800c320:	20000020 	.word	0x20000020

0800c324 <_kill_r>:
 800c324:	b538      	push	{r3, r4, r5, lr}
 800c326:	4d07      	ldr	r5, [pc, #28]	@ (800c344 <_kill_r+0x20>)
 800c328:	2300      	movs	r3, #0
 800c32a:	4604      	mov	r4, r0
 800c32c:	4608      	mov	r0, r1
 800c32e:	4611      	mov	r1, r2
 800c330:	602b      	str	r3, [r5, #0]
 800c332:	f7f5 fd47 	bl	8001dc4 <_kill>
 800c336:	1c43      	adds	r3, r0, #1
 800c338:	d102      	bne.n	800c340 <_kill_r+0x1c>
 800c33a:	682b      	ldr	r3, [r5, #0]
 800c33c:	b103      	cbz	r3, 800c340 <_kill_r+0x1c>
 800c33e:	6023      	str	r3, [r4, #0]
 800c340:	bd38      	pop	{r3, r4, r5, pc}
 800c342:	bf00      	nop
 800c344:	200047f0 	.word	0x200047f0

0800c348 <_getpid_r>:
 800c348:	f7f5 bd34 	b.w	8001db4 <_getpid>

0800c34c <__swhatbuf_r>:
 800c34c:	b570      	push	{r4, r5, r6, lr}
 800c34e:	460c      	mov	r4, r1
 800c350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c354:	2900      	cmp	r1, #0
 800c356:	b096      	sub	sp, #88	@ 0x58
 800c358:	4615      	mov	r5, r2
 800c35a:	461e      	mov	r6, r3
 800c35c:	da0d      	bge.n	800c37a <__swhatbuf_r+0x2e>
 800c35e:	89a3      	ldrh	r3, [r4, #12]
 800c360:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c364:	f04f 0100 	mov.w	r1, #0
 800c368:	bf14      	ite	ne
 800c36a:	2340      	movne	r3, #64	@ 0x40
 800c36c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c370:	2000      	movs	r0, #0
 800c372:	6031      	str	r1, [r6, #0]
 800c374:	602b      	str	r3, [r5, #0]
 800c376:	b016      	add	sp, #88	@ 0x58
 800c378:	bd70      	pop	{r4, r5, r6, pc}
 800c37a:	466a      	mov	r2, sp
 800c37c:	f000 f848 	bl	800c410 <_fstat_r>
 800c380:	2800      	cmp	r0, #0
 800c382:	dbec      	blt.n	800c35e <__swhatbuf_r+0x12>
 800c384:	9901      	ldr	r1, [sp, #4]
 800c386:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c38a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c38e:	4259      	negs	r1, r3
 800c390:	4159      	adcs	r1, r3
 800c392:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c396:	e7eb      	b.n	800c370 <__swhatbuf_r+0x24>

0800c398 <__smakebuf_r>:
 800c398:	898b      	ldrh	r3, [r1, #12]
 800c39a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c39c:	079d      	lsls	r5, r3, #30
 800c39e:	4606      	mov	r6, r0
 800c3a0:	460c      	mov	r4, r1
 800c3a2:	d507      	bpl.n	800c3b4 <__smakebuf_r+0x1c>
 800c3a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c3a8:	6023      	str	r3, [r4, #0]
 800c3aa:	6123      	str	r3, [r4, #16]
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	6163      	str	r3, [r4, #20]
 800c3b0:	b003      	add	sp, #12
 800c3b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3b4:	ab01      	add	r3, sp, #4
 800c3b6:	466a      	mov	r2, sp
 800c3b8:	f7ff ffc8 	bl	800c34c <__swhatbuf_r>
 800c3bc:	9f00      	ldr	r7, [sp, #0]
 800c3be:	4605      	mov	r5, r0
 800c3c0:	4639      	mov	r1, r7
 800c3c2:	4630      	mov	r0, r6
 800c3c4:	f7fd fbcc 	bl	8009b60 <_malloc_r>
 800c3c8:	b948      	cbnz	r0, 800c3de <__smakebuf_r+0x46>
 800c3ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3ce:	059a      	lsls	r2, r3, #22
 800c3d0:	d4ee      	bmi.n	800c3b0 <__smakebuf_r+0x18>
 800c3d2:	f023 0303 	bic.w	r3, r3, #3
 800c3d6:	f043 0302 	orr.w	r3, r3, #2
 800c3da:	81a3      	strh	r3, [r4, #12]
 800c3dc:	e7e2      	b.n	800c3a4 <__smakebuf_r+0xc>
 800c3de:	89a3      	ldrh	r3, [r4, #12]
 800c3e0:	6020      	str	r0, [r4, #0]
 800c3e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3e6:	81a3      	strh	r3, [r4, #12]
 800c3e8:	9b01      	ldr	r3, [sp, #4]
 800c3ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c3ee:	b15b      	cbz	r3, 800c408 <__smakebuf_r+0x70>
 800c3f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	f000 f81d 	bl	800c434 <_isatty_r>
 800c3fa:	b128      	cbz	r0, 800c408 <__smakebuf_r+0x70>
 800c3fc:	89a3      	ldrh	r3, [r4, #12]
 800c3fe:	f023 0303 	bic.w	r3, r3, #3
 800c402:	f043 0301 	orr.w	r3, r3, #1
 800c406:	81a3      	strh	r3, [r4, #12]
 800c408:	89a3      	ldrh	r3, [r4, #12]
 800c40a:	431d      	orrs	r5, r3
 800c40c:	81a5      	strh	r5, [r4, #12]
 800c40e:	e7cf      	b.n	800c3b0 <__smakebuf_r+0x18>

0800c410 <_fstat_r>:
 800c410:	b538      	push	{r3, r4, r5, lr}
 800c412:	4d07      	ldr	r5, [pc, #28]	@ (800c430 <_fstat_r+0x20>)
 800c414:	2300      	movs	r3, #0
 800c416:	4604      	mov	r4, r0
 800c418:	4608      	mov	r0, r1
 800c41a:	4611      	mov	r1, r2
 800c41c:	602b      	str	r3, [r5, #0]
 800c41e:	f7f5 fd31 	bl	8001e84 <_fstat>
 800c422:	1c43      	adds	r3, r0, #1
 800c424:	d102      	bne.n	800c42c <_fstat_r+0x1c>
 800c426:	682b      	ldr	r3, [r5, #0]
 800c428:	b103      	cbz	r3, 800c42c <_fstat_r+0x1c>
 800c42a:	6023      	str	r3, [r4, #0]
 800c42c:	bd38      	pop	{r3, r4, r5, pc}
 800c42e:	bf00      	nop
 800c430:	200047f0 	.word	0x200047f0

0800c434 <_isatty_r>:
 800c434:	b538      	push	{r3, r4, r5, lr}
 800c436:	4d06      	ldr	r5, [pc, #24]	@ (800c450 <_isatty_r+0x1c>)
 800c438:	2300      	movs	r3, #0
 800c43a:	4604      	mov	r4, r0
 800c43c:	4608      	mov	r0, r1
 800c43e:	602b      	str	r3, [r5, #0]
 800c440:	f7f5 fd30 	bl	8001ea4 <_isatty>
 800c444:	1c43      	adds	r3, r0, #1
 800c446:	d102      	bne.n	800c44e <_isatty_r+0x1a>
 800c448:	682b      	ldr	r3, [r5, #0]
 800c44a:	b103      	cbz	r3, 800c44e <_isatty_r+0x1a>
 800c44c:	6023      	str	r3, [r4, #0]
 800c44e:	bd38      	pop	{r3, r4, r5, pc}
 800c450:	200047f0 	.word	0x200047f0

0800c454 <_init>:
 800c454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c456:	bf00      	nop
 800c458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c45a:	bc08      	pop	{r3}
 800c45c:	469e      	mov	lr, r3
 800c45e:	4770      	bx	lr

0800c460 <_fini>:
 800c460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c462:	bf00      	nop
 800c464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c466:	bc08      	pop	{r3}
 800c468:	469e      	mov	lr, r3
 800c46a:	4770      	bx	lr
