// Seed: 1576662463
module module_0;
  assign id_1 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wor id_3
);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  assign id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 - id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_3;
  tri1 id_4 = 1;
  logic [7:0] id_5;
  assign id_5[1] = id_3;
  always @(posedge id_3[1]) id_2 <= 1;
  wire id_6;
endmodule
