
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800200  00001380  00001414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001380  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000d  00800202  00800202  00001416  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001416  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001448  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000220  00000000  00000000  00001488  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002ad9  00000000  00000000  000016a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000017f0  00000000  00000000  00004181  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000141b  00000000  00000000  00005971  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004c4  00000000  00000000  00006d8c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000cd2  00000000  00000000  00007250  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001185  00000000  00000000  00007f22  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  000090a7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d2 c3       	rjmp	.+1956   	; 0x842 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	3f 04       	cpc	r3, r15
      e6:	91 04       	cpc	r9, r1
      e8:	91 04       	cpc	r9, r1
      ea:	91 04       	cpc	r9, r1
      ec:	91 04       	cpc	r9, r1
      ee:	91 04       	cpc	r9, r1
      f0:	91 04       	cpc	r9, r1
      f2:	91 04       	cpc	r9, r1
      f4:	3f 04       	cpc	r3, r15
      f6:	91 04       	cpc	r9, r1
      f8:	91 04       	cpc	r9, r1
      fa:	91 04       	cpc	r9, r1
      fc:	91 04       	cpc	r9, r1
      fe:	91 04       	cpc	r9, r1
     100:	91 04       	cpc	r9, r1
     102:	91 04       	cpc	r9, r1
     104:	41 04       	cpc	r4, r1
     106:	91 04       	cpc	r9, r1
     108:	91 04       	cpc	r9, r1
     10a:	91 04       	cpc	r9, r1
     10c:	91 04       	cpc	r9, r1
     10e:	91 04       	cpc	r9, r1
     110:	91 04       	cpc	r9, r1
     112:	91 04       	cpc	r9, r1
     114:	91 04       	cpc	r9, r1
     116:	91 04       	cpc	r9, r1
     118:	91 04       	cpc	r9, r1
     11a:	91 04       	cpc	r9, r1
     11c:	91 04       	cpc	r9, r1
     11e:	91 04       	cpc	r9, r1
     120:	91 04       	cpc	r9, r1
     122:	91 04       	cpc	r9, r1
     124:	41 04       	cpc	r4, r1
     126:	91 04       	cpc	r9, r1
     128:	91 04       	cpc	r9, r1
     12a:	91 04       	cpc	r9, r1
     12c:	91 04       	cpc	r9, r1
     12e:	91 04       	cpc	r9, r1
     130:	91 04       	cpc	r9, r1
     132:	91 04       	cpc	r9, r1
     134:	91 04       	cpc	r9, r1
     136:	91 04       	cpc	r9, r1
     138:	91 04       	cpc	r9, r1
     13a:	91 04       	cpc	r9, r1
     13c:	91 04       	cpc	r9, r1
     13e:	91 04       	cpc	r9, r1
     140:	91 04       	cpc	r9, r1
     142:	91 04       	cpc	r9, r1
     144:	8d 04       	cpc	r8, r13
     146:	91 04       	cpc	r9, r1
     148:	91 04       	cpc	r9, r1
     14a:	91 04       	cpc	r9, r1
     14c:	91 04       	cpc	r9, r1
     14e:	91 04       	cpc	r9, r1
     150:	91 04       	cpc	r9, r1
     152:	91 04       	cpc	r9, r1
     154:	6a 04       	cpc	r6, r10
     156:	91 04       	cpc	r9, r1
     158:	91 04       	cpc	r9, r1
     15a:	91 04       	cpc	r9, r1
     15c:	91 04       	cpc	r9, r1
     15e:	91 04       	cpc	r9, r1
     160:	91 04       	cpc	r9, r1
     162:	91 04       	cpc	r9, r1
     164:	91 04       	cpc	r9, r1
     166:	91 04       	cpc	r9, r1
     168:	91 04       	cpc	r9, r1
     16a:	91 04       	cpc	r9, r1
     16c:	91 04       	cpc	r9, r1
     16e:	91 04       	cpc	r9, r1
     170:	91 04       	cpc	r9, r1
     172:	91 04       	cpc	r9, r1
     174:	5e 04       	cpc	r5, r14
     176:	91 04       	cpc	r9, r1
     178:	91 04       	cpc	r9, r1
     17a:	91 04       	cpc	r9, r1
     17c:	91 04       	cpc	r9, r1
     17e:	91 04       	cpc	r9, r1
     180:	91 04       	cpc	r9, r1
     182:	91 04       	cpc	r9, r1
     184:	7c 04       	cpc	r7, r12

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 e8       	ldi	r30, 0x80	; 128
     19e:	f3 e1       	ldi	r31, 0x13	; 19
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 30       	cpi	r26, 0x02	; 2
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 e0       	ldi	r26, 0x02	; 2
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 30       	cpi	r26, 0x0F	; 15
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	bb d4       	rcall	.+2422   	; 0xb38 <main>
     1c2:	0c 94 be 09 	jmp	0x137c	; 0x137c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <_set_channel>:

#include "adc.h"
#include <avr/io.h>

void _set_channel(AdcCh_t ch) {
	ADMUX &= ~0x1F;
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	90 81       	ld	r25, Z
     1ce:	90 7e       	andi	r25, 0xE0	; 224
     1d0:	90 83       	st	Z, r25
	ADMUX |= ((int)ch) & 0x1F;
     1d2:	90 81       	ld	r25, Z
     1d4:	28 2f       	mov	r18, r24
     1d6:	2f 71       	andi	r18, 0x1F	; 31
     1d8:	92 2b       	or	r25, r18
     1da:	90 83       	st	Z, r25

	ADCSRB &= ~(1 << MUX5);
     1dc:	eb e7       	ldi	r30, 0x7B	; 123
     1de:	f0 e0       	ldi	r31, 0x00	; 0
     1e0:	90 81       	ld	r25, Z
     1e2:	97 7f       	andi	r25, 0xF7	; 247
     1e4:	90 83       	st	Z, r25
	ADCSRB |= ((int)ch >> 5) << MUX5;
     1e6:	90 81       	ld	r25, Z
     1e8:	82 95       	swap	r24
     1ea:	86 95       	lsr	r24
     1ec:	87 70       	andi	r24, 0x07	; 7
     1ee:	88 0f       	add	r24, r24
     1f0:	88 0f       	add	r24, r24
     1f2:	88 0f       	add	r24, r24
     1f4:	89 2b       	or	r24, r25
     1f6:	80 83       	st	Z, r24
     1f8:	08 95       	ret

000001fa <adc_init>:
}

void adc_init() {
	ADMUX = (1 << REFS0);
     1fa:	80 e4       	ldi	r24, 0x40	; 64
     1fc:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x70007c>
	ADCSRB = (1 << MUX5);
     200:	88 e0       	ldi	r24, 0x08	; 8
     202:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <__TEXT_REGION_LENGTH__+0x70007b>
	//_set_channel(0);

	ADCSRA = (1 << ADEN);
     206:	80 e8       	ldi	r24, 0x80	; 128
     208:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x70007a>
     20c:	08 95       	ret

0000020e <adc_init_channel>:
}

void adc_init_channel(AdcCh_t channel) {
     20e:	cf 93       	push	r28
     210:	df 93       	push	r29
     212:	1f 92       	push	r1
     214:	1f 92       	push	r1
     216:	cd b7       	in	r28, 0x3d	; 61
     218:	de b7       	in	r29, 0x3e	; 62
	volatile int channel_number = (int)channel & 0b000111;
     21a:	28 2f       	mov	r18, r24
     21c:	27 70       	andi	r18, 0x07	; 7
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	3a 83       	std	Y+2, r19	; 0x02
     222:	29 83       	std	Y+1, r18	; 0x01
	channel_number |= (channel >> 2) & 0b001000;
     224:	29 81       	ldd	r18, Y+1	; 0x01
     226:	3a 81       	ldd	r19, Y+2	; 0x02
     228:	86 95       	lsr	r24
     22a:	86 95       	lsr	r24
     22c:	88 70       	andi	r24, 0x08	; 8
     22e:	a9 01       	movw	r20, r18
     230:	48 2b       	or	r20, r24
     232:	ca 01       	movw	r24, r20
     234:	9a 83       	std	Y+2, r25	; 0x02
     236:	89 83       	std	Y+1, r24	; 0x01
	
	if (channel_number < 8) {
     238:	89 81       	ldd	r24, Y+1	; 0x01
     23a:	9a 81       	ldd	r25, Y+2	; 0x02
     23c:	08 97       	sbiw	r24, 0x08	; 8
     23e:	ec f4       	brge	.+58     	; 0x27a <adc_init_channel+0x6c>
		DIDR0 |= (1 << channel_number);
     240:	29 81       	ldd	r18, Y+1	; 0x01
     242:	3a 81       	ldd	r19, Y+2	; 0x02
     244:	ee e7       	ldi	r30, 0x7E	; 126
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	40 81       	ld	r20, Z
     24a:	81 e0       	ldi	r24, 0x01	; 1
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	bc 01       	movw	r22, r24
     250:	02 c0       	rjmp	.+4      	; 0x256 <adc_init_channel+0x48>
     252:	66 0f       	add	r22, r22
     254:	77 1f       	adc	r23, r23
     256:	2a 95       	dec	r18
     258:	e2 f7       	brpl	.-8      	; 0x252 <adc_init_channel+0x44>
     25a:	9b 01       	movw	r18, r22
     25c:	24 2b       	or	r18, r20
     25e:	20 83       	st	Z, r18
		DDRF &= ~(1 << channel_number);
     260:	49 81       	ldd	r20, Y+1	; 0x01
     262:	5a 81       	ldd	r21, Y+2	; 0x02
     264:	20 b3       	in	r18, 0x10	; 16
     266:	02 c0       	rjmp	.+4      	; 0x26c <adc_init_channel+0x5e>
     268:	88 0f       	add	r24, r24
     26a:	99 1f       	adc	r25, r25
     26c:	4a 95       	dec	r20
     26e:	e2 f7       	brpl	.-8      	; 0x268 <adc_init_channel+0x5a>
     270:	80 95       	com	r24
     272:	90 95       	com	r25
     274:	82 23       	and	r24, r18
     276:	80 bb       	out	0x10, r24	; 16
     278:	21 c0       	rjmp	.+66     	; 0x2bc <adc_init_channel+0xae>
	} else {
		DIDR2 |= (1 << (channel_number - 8));
     27a:	49 81       	ldd	r20, Y+1	; 0x01
     27c:	5a 81       	ldd	r21, Y+2	; 0x02
     27e:	ed e7       	ldi	r30, 0x7D	; 125
     280:	f0 e0       	ldi	r31, 0x00	; 0
     282:	60 81       	ld	r22, Z
     284:	48 50       	subi	r20, 0x08	; 8
     286:	51 09       	sbc	r21, r1
     288:	81 e0       	ldi	r24, 0x01	; 1
     28a:	90 e0       	ldi	r25, 0x00	; 0
     28c:	9c 01       	movw	r18, r24
     28e:	02 c0       	rjmp	.+4      	; 0x294 <adc_init_channel+0x86>
     290:	22 0f       	add	r18, r18
     292:	33 1f       	adc	r19, r19
     294:	4a 95       	dec	r20
     296:	e2 f7       	brpl	.-8      	; 0x290 <adc_init_channel+0x82>
     298:	26 2b       	or	r18, r22
     29a:	20 83       	st	Z, r18
		DDRK &= ~(1 << (channel_number - 8));
     29c:	29 81       	ldd	r18, Y+1	; 0x01
     29e:	3a 81       	ldd	r19, Y+2	; 0x02
     2a0:	e7 e0       	ldi	r30, 0x07	; 7
     2a2:	f1 e0       	ldi	r31, 0x01	; 1
     2a4:	40 81       	ld	r20, Z
     2a6:	28 50       	subi	r18, 0x08	; 8
     2a8:	31 09       	sbc	r19, r1
     2aa:	02 c0       	rjmp	.+4      	; 0x2b0 <adc_init_channel+0xa2>
     2ac:	88 0f       	add	r24, r24
     2ae:	99 1f       	adc	r25, r25
     2b0:	2a 95       	dec	r18
     2b2:	e2 f7       	brpl	.-8      	; 0x2ac <adc_init_channel+0x9e>
     2b4:	80 95       	com	r24
     2b6:	90 95       	com	r25
     2b8:	84 23       	and	r24, r20
     2ba:	80 83       	st	Z, r24
	}
}
     2bc:	0f 90       	pop	r0
     2be:	0f 90       	pop	r0
     2c0:	df 91       	pop	r29
     2c2:	cf 91       	pop	r28
     2c4:	08 95       	ret

000002c6 <adc_read>:

uint16_t adc_read(AdcCh_t channel) {
     2c6:	80 df       	rcall	.-256    	; 0x1c8 <_set_channel>
     2c8:	ea e7       	ldi	r30, 0x7A	; 122
     2ca:	f0 e0       	ldi	r31, 0x00	; 0
     2cc:	80 81       	ld	r24, Z
     2ce:	80 64       	ori	r24, 0x40	; 64
     2d0:	80 83       	st	Z, r24
     2d2:	80 81       	ld	r24, Z
     2d4:	84 ff       	sbrs	r24, 4
     2d6:	fd cf       	rjmp	.-6      	; 0x2d2 <adc_read+0xc>
     2d8:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x700078>
     2dc:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     2e0:	08 95       	ret

000002e2 <can_init>:
     2e2:	35 d3       	rcall	.+1642   	; 0x94e <mcp_reset>
     2e4:	60 e8       	ldi	r22, 0x80	; 128
     2e6:	8f e0       	ldi	r24, 0x0F	; 15
     2e8:	5b d3       	rcall	.+1718   	; 0x9a0 <mcp_write>
     2ea:	60 e2       	ldi	r22, 0x20	; 32
     2ec:	8a e2       	ldi	r24, 0x2A	; 42
     2ee:	58 d3       	rcall	.+1712   	; 0x9a0 <mcp_write>
     2f0:	62 e9       	ldi	r22, 0x92	; 146
     2f2:	89 e2       	ldi	r24, 0x29	; 41
     2f4:	55 d3       	rcall	.+1706   	; 0x9a0 <mcp_write>
     2f6:	62 ec       	ldi	r22, 0xC2	; 194
     2f8:	88 e2       	ldi	r24, 0x28	; 40
     2fa:	52 d3       	rcall	.+1700   	; 0x9a0 <mcp_write>
     2fc:	60 e0       	ldi	r22, 0x00	; 0
     2fe:	8b e2       	ldi	r24, 0x2B	; 43
     300:	4f d3       	rcall	.+1694   	; 0x9a0 <mcp_write>
     302:	60 e0       	ldi	r22, 0x00	; 0
     304:	8c e2       	ldi	r24, 0x2C	; 44
     306:	4c d3       	rcall	.+1688   	; 0x9a0 <mcp_write>
     308:	60 e0       	ldi	r22, 0x00	; 0
     30a:	8d e2       	ldi	r24, 0x2D	; 45
     30c:	49 d3       	rcall	.+1682   	; 0x9a0 <mcp_write>
     30e:	60 e0       	ldi	r22, 0x00	; 0
     310:	8c e0       	ldi	r24, 0x0C	; 12
     312:	46 d3       	rcall	.+1676   	; 0x9a0 <mcp_write>
     314:	60 e0       	ldi	r22, 0x00	; 0
     316:	8d e0       	ldi	r24, 0x0D	; 13
     318:	43 d3       	rcall	.+1670   	; 0x9a0 <mcp_write>
     31a:	60 e0       	ldi	r22, 0x00	; 0
     31c:	80 e6       	ldi	r24, 0x60	; 96
     31e:	40 d3       	rcall	.+1664   	; 0x9a0 <mcp_write>
     320:	60 e0       	ldi	r22, 0x00	; 0
     322:	80 e7       	ldi	r24, 0x70	; 112
     324:	3d d3       	rcall	.+1658   	; 0x9a0 <mcp_write>
     326:	60 e0       	ldi	r22, 0x00	; 0
     328:	80 e2       	ldi	r24, 0x20	; 32
     32a:	3a d3       	rcall	.+1652   	; 0x9a0 <mcp_write>
     32c:	60 e0       	ldi	r22, 0x00	; 0
     32e:	81 e2       	ldi	r24, 0x21	; 33
     330:	37 d3       	rcall	.+1646   	; 0x9a0 <mcp_write>
     332:	60 e0       	ldi	r22, 0x00	; 0
     334:	82 e2       	ldi	r24, 0x22	; 34
     336:	34 d3       	rcall	.+1640   	; 0x9a0 <mcp_write>
     338:	60 e0       	ldi	r22, 0x00	; 0
     33a:	83 e2       	ldi	r24, 0x23	; 35
     33c:	31 d3       	rcall	.+1634   	; 0x9a0 <mcp_write>
     33e:	64 e0       	ldi	r22, 0x04	; 4
     340:	8f e0       	ldi	r24, 0x0F	; 15
     342:	2e c3       	rjmp	.+1628   	; 0x9a0 <mcp_write>
     344:	08 95       	ret

00000346 <can_tx_message>:
     346:	cf 92       	push	r12
     348:	df 92       	push	r13
     34a:	ef 92       	push	r14
     34c:	ff 92       	push	r15
     34e:	1f 93       	push	r17
     350:	cf 93       	push	r28
     352:	df 93       	push	r29
     354:	6c 01       	movw	r12, r24
     356:	63 e0       	ldi	r22, 0x03	; 3
     358:	80 e3       	ldi	r24, 0x30	; 48
     35a:	22 d3       	rcall	.+1604   	; 0x9a0 <mcp_write>
     35c:	f6 01       	movw	r30, r12
     35e:	60 81       	ld	r22, Z
     360:	71 81       	ldd	r23, Z+1	; 0x01
     362:	76 95       	lsr	r23
     364:	67 95       	ror	r22
     366:	76 95       	lsr	r23
     368:	67 95       	ror	r22
     36a:	76 95       	lsr	r23
     36c:	67 95       	ror	r22
     36e:	81 e3       	ldi	r24, 0x31	; 49
     370:	17 d3       	rcall	.+1582   	; 0x9a0 <mcp_write>
     372:	f6 01       	movw	r30, r12
     374:	60 81       	ld	r22, Z
     376:	62 95       	swap	r22
     378:	66 0f       	add	r22, r22
     37a:	60 7e       	andi	r22, 0xE0	; 224
     37c:	82 e3       	ldi	r24, 0x32	; 50
     37e:	10 d3       	rcall	.+1568   	; 0x9a0 <mcp_write>
     380:	f6 01       	movw	r30, r12
     382:	62 81       	ldd	r22, Z+2	; 0x02
     384:	85 e3       	ldi	r24, 0x35	; 53
     386:	0c d3       	rcall	.+1560   	; 0x9a0 <mcp_write>
     388:	f6 01       	movw	r30, r12
     38a:	82 81       	ldd	r24, Z+2	; 0x02
     38c:	88 23       	and	r24, r24
     38e:	a1 f0       	breq	.+40     	; 0x3b8 <can_tx_message+0x72>
     390:	76 01       	movw	r14, r12
     392:	f3 e0       	ldi	r31, 0x03	; 3
     394:	ef 0e       	add	r14, r31
     396:	f1 1c       	adc	r15, r1
     398:	16 e3       	ldi	r17, 0x36	; 54
     39a:	c0 e0       	ldi	r28, 0x00	; 0
     39c:	d0 e0       	ldi	r29, 0x00	; 0
     39e:	f7 01       	movw	r30, r14
     3a0:	61 91       	ld	r22, Z+
     3a2:	7f 01       	movw	r14, r30
     3a4:	81 2f       	mov	r24, r17
     3a6:	fc d2       	rcall	.+1528   	; 0x9a0 <mcp_write>
     3a8:	21 96       	adiw	r28, 0x01	; 1
     3aa:	1f 5f       	subi	r17, 0xFF	; 255
     3ac:	f6 01       	movw	r30, r12
     3ae:	82 81       	ldd	r24, Z+2	; 0x02
     3b0:	90 e0       	ldi	r25, 0x00	; 0
     3b2:	c8 17       	cp	r28, r24
     3b4:	d9 07       	cpc	r29, r25
     3b6:	9c f3       	brlt	.-26     	; 0x39e <can_tx_message+0x58>
     3b8:	40 e0       	ldi	r20, 0x00	; 0
     3ba:	60 e0       	ldi	r22, 0x00	; 0
     3bc:	81 e0       	ldi	r24, 0x01	; 1
     3be:	1f d3       	rcall	.+1598   	; 0x9fe <mcp_request_to_send>
     3c0:	df 91       	pop	r29
     3c2:	cf 91       	pop	r28
     3c4:	1f 91       	pop	r17
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	08 95       	ret

000003d0 <can_rx_message>:
     3d0:	ff 92       	push	r15
     3d2:	0f 93       	push	r16
     3d4:	1f 93       	push	r17
     3d6:	cf 93       	push	r28
     3d8:	df 93       	push	r29
     3da:	8c 01       	movw	r16, r24
     3dc:	2a d3       	rcall	.+1620   	; 0xa32 <mcp_read_status>
     3de:	80 ff       	sbrs	r24, 0
     3e0:	3b c0       	rjmp	.+118    	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     3e2:	81 e6       	ldi	r24, 0x61	; 97
     3e4:	c6 d2       	rcall	.+1420   	; 0x972 <mcp_read>
     3e6:	28 e0       	ldi	r18, 0x08	; 8
     3e8:	82 9f       	mul	r24, r18
     3ea:	c0 01       	movw	r24, r0
     3ec:	11 24       	eor	r1, r1
     3ee:	f8 01       	movw	r30, r16
     3f0:	91 83       	std	Z+1, r25	; 0x01
     3f2:	80 83       	st	Z, r24
     3f4:	82 e6       	ldi	r24, 0x62	; 98
     3f6:	bd d2       	rcall	.+1402   	; 0x972 <mcp_read>
     3f8:	f8 01       	movw	r30, r16
     3fa:	20 81       	ld	r18, Z
     3fc:	31 81       	ldd	r19, Z+1	; 0x01
     3fe:	82 95       	swap	r24
     400:	86 95       	lsr	r24
     402:	87 70       	andi	r24, 0x07	; 7
     404:	28 2b       	or	r18, r24
     406:	31 83       	std	Z+1, r19	; 0x01
     408:	20 83       	st	Z, r18
     40a:	85 e6       	ldi	r24, 0x65	; 101
     40c:	b2 d2       	rcall	.+1380   	; 0x972 <mcp_read>
     40e:	f8 01       	movw	r30, r16
     410:	82 83       	std	Z+2, r24	; 0x02
     412:	82 81       	ldd	r24, Z+2	; 0x02
     414:	89 30       	cpi	r24, 0x09	; 9
     416:	10 f0       	brcs	.+4      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     418:	88 e0       	ldi	r24, 0x08	; 8
     41a:	82 83       	std	Z+2, r24	; 0x02
     41c:	f8 01       	movw	r30, r16
     41e:	82 81       	ldd	r24, Z+2	; 0x02
     420:	88 23       	and	r24, r24
     422:	a1 f0       	breq	.+40     	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     424:	0f 2e       	mov	r0, r31
     426:	f6 e6       	ldi	r31, 0x66	; 102
     428:	ff 2e       	mov	r15, r31
     42a:	f0 2d       	mov	r31, r0
     42c:	c0 e0       	ldi	r28, 0x00	; 0
     42e:	d0 e0       	ldi	r29, 0x00	; 0
     430:	8f 2d       	mov	r24, r15
     432:	9f d2       	rcall	.+1342   	; 0x972 <mcp_read>
     434:	f8 01       	movw	r30, r16
     436:	ec 0f       	add	r30, r28
     438:	fd 1f       	adc	r31, r29
     43a:	83 83       	std	Z+3, r24	; 0x03
     43c:	21 96       	adiw	r28, 0x01	; 1
     43e:	f8 01       	movw	r30, r16
     440:	82 81       	ldd	r24, Z+2	; 0x02
     442:	f3 94       	inc	r15
     444:	90 e0       	ldi	r25, 0x00	; 0
     446:	c8 17       	cp	r28, r24
     448:	d9 07       	cpc	r29, r25
     44a:	94 f3       	brlt	.-28     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
     44c:	40 e0       	ldi	r20, 0x00	; 0
     44e:	61 e0       	ldi	r22, 0x01	; 1
     450:	8c e2       	ldi	r24, 0x2C	; 44
     452:	bc d2       	rcall	.+1400   	; 0x9cc <mcp_modify_bit>
     454:	81 e0       	ldi	r24, 0x01	; 1
     456:	01 c0       	rjmp	.+2      	; 0x45a <__LOCK_REGION_LENGTH__+0x5a>
     458:	80 e0       	ldi	r24, 0x00	; 0
     45a:	df 91       	pop	r29
     45c:	cf 91       	pop	r28
     45e:	1f 91       	pop	r17
     460:	0f 91       	pop	r16
     462:	ff 90       	pop	r15
     464:	08 95       	ret

00000466 <motor_disable>:
	motor_disable();
}


void motor_disable() {
	MOTOR_PORT &= ~(1 << EN_PIN);
     466:	e2 e0       	ldi	r30, 0x02	; 2
     468:	f1 e0       	ldi	r31, 0x01	; 1
     46a:	80 81       	ld	r24, Z
     46c:	8f 7e       	andi	r24, 0xEF	; 239
     46e:	80 83       	st	Z, r24
     470:	08 95       	ret

00000472 <motor_init>:
#define ENCODER_NOE_PIN 5
#define ENCODER_SEL_PIN 3
#define ENCODER_RST_PIN 6


void motor_init() {
     472:	cf 93       	push	r28
     474:	df 93       	push	r29
	ENCODER_DDR |= (1 << ENCODER_NOE_PIN);
     476:	c1 e0       	ldi	r28, 0x01	; 1
     478:	d1 e0       	ldi	r29, 0x01	; 1
     47a:	88 81       	ld	r24, Y
     47c:	80 62       	ori	r24, 0x20	; 32
     47e:	88 83       	st	Y, r24
	ENCODER_DDR |= (1 << ENCODER_SEL_PIN);
     480:	88 81       	ld	r24, Y
     482:	88 60       	ori	r24, 0x08	; 8
     484:	88 83       	st	Y, r24
	ENCODER_DDR |= (1 << ENCODER_RST_PIN);
     486:	88 81       	ld	r24, Y
     488:	80 64       	ori	r24, 0x40	; 64
     48a:	88 83       	st	Y, r24
	ENCODER_PORT |= (1 << ENCODER_NOE_PIN);
     48c:	e2 e0       	ldi	r30, 0x02	; 2
     48e:	f1 e0       	ldi	r31, 0x01	; 1
     490:	80 81       	ld	r24, Z
     492:	80 62       	ori	r24, 0x20	; 32
     494:	80 83       	st	Z, r24
	ENCODER_PORT &= ~(1 << ENCODER_SEL_PIN);
     496:	80 81       	ld	r24, Z
     498:	87 7f       	andi	r24, 0xF7	; 247
     49a:	80 83       	st	Z, r24
	ENCODER_PORT |= (1 << ENCODER_RST_PIN);
     49c:	80 81       	ld	r24, Z
     49e:	80 64       	ori	r24, 0x40	; 64

	TWI_Master_Initialise();
     4a0:	80 83       	st	Z, r24
	
	MOTOR_DDR |= (1 << EN_PIN);
     4a2:	98 d1       	rcall	.+816    	; 0x7d4 <TWI_Master_Initialise>
     4a4:	88 81       	ld	r24, Y
     4a6:	80 61       	ori	r24, 0x10	; 16
	MOTOR_DDR |= (1 << DIR_PIN);
     4a8:	88 83       	st	Y, r24
     4aa:	88 81       	ld	r24, Y

	motor_disable();
     4ac:	82 60       	ori	r24, 0x02	; 2
     4ae:	88 83       	st	Y, r24
}
     4b0:	da df       	rcall	.-76     	; 0x466 <motor_disable>
     4b2:	df 91       	pop	r29
     4b4:	cf 91       	pop	r28
     4b6:	08 95       	ret

000004b8 <motor_enable>:
void motor_disable() {
	MOTOR_PORT &= ~(1 << EN_PIN);
}

void motor_enable() {
	MOTOR_PORT |= (1 << EN_PIN);
     4b8:	e2 e0       	ldi	r30, 0x02	; 2
     4ba:	f1 e0       	ldi	r31, 0x01	; 1
     4bc:	80 81       	ld	r24, Z
     4be:	80 61       	ori	r24, 0x10	; 16
     4c0:	80 83       	st	Z, r24
     4c2:	08 95       	ret

000004c4 <motor_set>:
}

void motor_set(uint8_t speed, motor_direction_t direction) {
     4c4:	cf 93       	push	r28
     4c6:	df 93       	push	r29
     4c8:	cd b7       	in	r28, 0x3d	; 61
     4ca:	de b7       	in	r29, 0x3e	; 62
     4cc:	29 97       	sbiw	r28, 0x09	; 9
     4ce:	0f b6       	in	r0, 0x3f	; 63
     4d0:	f8 94       	cli
     4d2:	de bf       	out	0x3e, r29	; 62
     4d4:	0f be       	out	0x3f, r0	; 63
     4d6:	cd bf       	out	0x3d, r28	; 61
	// Set direction pin
	if (direction == DIR_RIGHT) {
     4d8:	61 30       	cpi	r22, 0x01	; 1
     4da:	31 f4       	brne	.+12     	; 0x4e8 <motor_set+0x24>
		MOTOR_PORT |= (1 << DIR_PIN);
     4dc:	e2 e0       	ldi	r30, 0x02	; 2
     4de:	f1 e0       	ldi	r31, 0x01	; 1
     4e0:	90 81       	ld	r25, Z
     4e2:	92 60       	ori	r25, 0x02	; 2
     4e4:	90 83       	st	Z, r25
     4e6:	05 c0       	rjmp	.+10     	; 0x4f2 <motor_set+0x2e>
	} else {
		MOTOR_PORT &= ~(1 << DIR_PIN);
     4e8:	e2 e0       	ldi	r30, 0x02	; 2
     4ea:	f1 e0       	ldi	r31, 0x01	; 1
     4ec:	90 81       	ld	r25, Z
     4ee:	9d 7f       	andi	r25, 0xFD	; 253
     4f0:	90 83       	st	Z, r25
	}

	// Write speed
	uint8_t buffer[] = {0x50, 0x00, speed, 0x01, 0x00, 0x02, 0x00, 0x03, 0x00};
     4f2:	90 e5       	ldi	r25, 0x50	; 80
     4f4:	99 83       	std	Y+1, r25	; 0x01
     4f6:	1a 82       	std	Y+2, r1	; 0x02
     4f8:	8b 83       	std	Y+3, r24	; 0x03
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	8c 83       	std	Y+4, r24	; 0x04
     4fe:	1d 82       	std	Y+5, r1	; 0x05
     500:	82 e0       	ldi	r24, 0x02	; 2
     502:	8e 83       	std	Y+6, r24	; 0x06
     504:	1f 82       	std	Y+7, r1	; 0x07
     506:	83 e0       	ldi	r24, 0x03	; 3
     508:	88 87       	std	Y+8, r24	; 0x08
     50a:	19 86       	std	Y+9, r1	; 0x09
	TWI_Start_Transceiver_With_Data(buffer, 9);
     50c:	69 e0       	ldi	r22, 0x09	; 9
     50e:	ce 01       	movw	r24, r28
     510:	01 96       	adiw	r24, 0x01	; 1
     512:	6a d1       	rcall	.+724    	; 0x7e8 <TWI_Start_Transceiver_With_Data>
}
     514:	29 96       	adiw	r28, 0x09	; 9
     516:	0f b6       	in	r0, 0x3f	; 63
     518:	f8 94       	cli
     51a:	de bf       	out	0x3e, r29	; 62
     51c:	0f be       	out	0x3f, r0	; 63
     51e:	cd bf       	out	0x3d, r28	; 61
     520:	df 91       	pop	r29
     522:	cf 91       	pop	r28
     524:	08 95       	ret

00000526 <motor_reset_encoder>:

void motor_reset_encoder() {
	// Pulse !reset pin
	ENCODER_PORT &= ~(1 << ENCODER_RST_PIN);
     526:	e2 e0       	ldi	r30, 0x02	; 2
     528:	f1 e0       	ldi	r31, 0x01	; 1
     52a:	80 81       	ld	r24, Z
     52c:	8f 7b       	andi	r24, 0xBF	; 191
     52e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     530:	85 e3       	ldi	r24, 0x35	; 53
     532:	8a 95       	dec	r24
     534:	f1 f7       	brne	.-4      	; 0x532 <motor_reset_encoder+0xc>
     536:	00 00       	nop
	_delay_us(10);
	ENCODER_PORT |= (1 << ENCODER_RST_PIN);
     538:	80 81       	ld	r24, Z
     53a:	80 64       	ori	r24, 0x40	; 64
     53c:	80 83       	st	Z, r24
     53e:	08 95       	ret

00000540 <motor_read_encoder>:
}

int16_t motor_read_encoder() {
	// Enable output
	ENCODER_PORT &= ~(1 << ENCODER_NOE_PIN);
     540:	e2 e0       	ldi	r30, 0x02	; 2
     542:	f1 e0       	ldi	r31, 0x01	; 1
     544:	80 81       	ld	r24, Z
     546:	8f 7d       	andi	r24, 0xDF	; 223
     548:	80 83       	st	Z, r24
	
	// Select MSB
	ENCODER_PORT &= ~(1 << ENCODER_SEL_PIN);
     54a:	80 81       	ld	r24, Z
     54c:	87 7f       	andi	r24, 0xF7	; 247
     54e:	80 83       	st	Z, r24
     550:	8a e6       	ldi	r24, 0x6A	; 106
     552:	8a 95       	dec	r24
     554:	f1 f7       	brne	.-4      	; 0x552 <motor_read_encoder+0x12>
     556:	00 c0       	rjmp	.+0      	; 0x558 <motor_read_encoder+0x18>

	_delay_us(20);

	int8_t msb = ENCODER_DATA;
     558:	a6 e0       	ldi	r26, 0x06	; 6
     55a:	b1 e0       	ldi	r27, 0x01	; 1
     55c:	8c 91       	ld	r24, X
	
	// Select LSB
	ENCODER_PORT |= (1 << ENCODER_SEL_PIN);
     55e:	90 81       	ld	r25, Z
     560:	98 60       	ori	r25, 0x08	; 8
     562:	90 83       	st	Z, r25
     564:	9a e6       	ldi	r25, 0x6A	; 106
     566:	9a 95       	dec	r25
     568:	f1 f7       	brne	.-4      	; 0x566 <motor_read_encoder+0x26>
     56a:	00 c0       	rjmp	.+0      	; 0x56c <motor_read_encoder+0x2c>
	
	_delay_us(20);

	uint8_t lsb = ENCODER_DATA;
     56c:	2c 91       	ld	r18, X

	// Disable output
	ENCODER_PORT |= (1 << ENCODER_NOE_PIN);
     56e:	90 81       	ld	r25, Z
     570:	90 62       	ori	r25, 0x20	; 32
     572:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
     574:	08 2e       	mov	r0, r24
     576:	00 0c       	add	r0, r0
     578:	99 0b       	sbc	r25, r25
     57a:	98 2f       	mov	r25, r24
     57c:	88 27       	eor	r24, r24
}
     57e:	82 2b       	or	r24, r18
     580:	08 95       	ret

00000582 <shooter_init>:
#define SHOOTER_PORT PORTF
#define SHOOTER_PIN 1


void shooter_init() {
	SHOOTER_DDR |= (1 << SHOOTER_PIN);
     582:	81 9a       	sbi	0x10, 1	; 16
	SHOOTER_PORT &= ~(1 << SHOOTER_PIN);
     584:	89 98       	cbi	0x11, 1	; 17
     586:	08 95       	ret

00000588 <shooter_shoot>:
}

void shooter_shoot() {
	SHOOTER_PORT |= (1 << SHOOTER_PIN);
     588:	89 9a       	sbi	0x11, 1	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     58a:	2f ef       	ldi	r18, 0xFF	; 255
     58c:	81 ee       	ldi	r24, 0xE1	; 225
     58e:	94 e0       	ldi	r25, 0x04	; 4
     590:	21 50       	subi	r18, 0x01	; 1
     592:	80 40       	sbci	r24, 0x00	; 0
     594:	90 40       	sbci	r25, 0x00	; 0
     596:	e1 f7       	brne	.-8      	; 0x590 <shooter_shoot+0x8>
     598:	00 c0       	rjmp	.+0      	; 0x59a <shooter_shoot+0x12>
     59a:	00 00       	nop
	_delay_ms(SHOOTER_PULSE_DURATION_MS);
	SHOOTER_PORT &= ~(1 << SHOOTER_PIN);
     59c:	89 98       	cbi	0x11, 1	; 17
     59e:	08 95       	ret

000005a0 <delay_var_us>:
#include "motor.h"

#include "song.h"


void delay_var_us(int us) {
     5a0:	cf 93       	push	r28
     5a2:	df 93       	push	r29
     5a4:	1f 92       	push	r1
     5a6:	1f 92       	push	r1
     5a8:	cd b7       	in	r28, 0x3d	; 61
     5aa:	de b7       	in	r29, 0x3e	; 62
	for(volatile int i = 0; i < us; i++) {
     5ac:	1a 82       	std	Y+2, r1	; 0x02
     5ae:	19 82       	std	Y+1, r1	; 0x01
     5b0:	29 81       	ldd	r18, Y+1	; 0x01
     5b2:	3a 81       	ldd	r19, Y+2	; 0x02
     5b4:	28 17       	cp	r18, r24
     5b6:	39 07       	cpc	r19, r25
     5b8:	7c f4       	brge	.+30     	; 0x5d8 <delay_var_us+0x38>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ba:	25 e0       	ldi	r18, 0x05	; 5
     5bc:	2a 95       	dec	r18
     5be:	f1 f7       	brne	.-4      	; 0x5bc <delay_var_us+0x1c>
     5c0:	00 00       	nop
     5c2:	29 81       	ldd	r18, Y+1	; 0x01
     5c4:	3a 81       	ldd	r19, Y+2	; 0x02
     5c6:	2f 5f       	subi	r18, 0xFF	; 255
     5c8:	3f 4f       	sbci	r19, 0xFF	; 255
     5ca:	3a 83       	std	Y+2, r19	; 0x02
     5cc:	29 83       	std	Y+1, r18	; 0x01
     5ce:	29 81       	ldd	r18, Y+1	; 0x01
     5d0:	3a 81       	ldd	r19, Y+2	; 0x02
     5d2:	28 17       	cp	r18, r24
     5d4:	39 07       	cpc	r19, r25
     5d6:	8c f3       	brlt	.-30     	; 0x5ba <delay_var_us+0x1a>
		_delay_us(1);
	}
}
     5d8:	0f 90       	pop	r0
     5da:	0f 90       	pop	r0
     5dc:	df 91       	pop	r29
     5de:	cf 91       	pop	r28
     5e0:	08 95       	ret

000005e2 <buzz>:

const int motor_amplitude = 200;


void buzz(long frequency, long length) {
     5e2:	8f 92       	push	r8
     5e4:	9f 92       	push	r9
     5e6:	af 92       	push	r10
     5e8:	bf 92       	push	r11
     5ea:	cf 92       	push	r12
     5ec:	df 92       	push	r13
     5ee:	ef 92       	push	r14
     5f0:	ff 92       	push	r15
     5f2:	1f 93       	push	r17
     5f4:	cf 93       	push	r28
     5f6:	df 93       	push	r29
     5f8:	cd b7       	in	r28, 0x3d	; 61
     5fa:	de b7       	in	r29, 0x3e	; 62
     5fc:	28 97       	sbiw	r28, 0x08	; 8
     5fe:	0f b6       	in	r0, 0x3f	; 63
     600:	f8 94       	cli
     602:	de bf       	out	0x3e, r29	; 62
     604:	0f be       	out	0x3f, r0	; 63
     606:	cd bf       	out	0x3d, r28	; 61
     608:	4b 01       	movw	r8, r22
     60a:	5c 01       	movw	r10, r24
     60c:	69 01       	movw	r12, r18
     60e:	7a 01       	movw	r14, r20
	volatile long delayValue = 1000000 / frequency / 2;
     610:	60 e2       	ldi	r22, 0x20	; 32
     612:	71 ea       	ldi	r23, 0xA1	; 161
     614:	87 e0       	ldi	r24, 0x07	; 7
     616:	90 e0       	ldi	r25, 0x00	; 0
     618:	a5 01       	movw	r20, r10
     61a:	94 01       	movw	r18, r8
     61c:	5e d6       	rcall	.+3260   	; 0x12da <__divmodsi4>
     61e:	29 83       	std	Y+1, r18	; 0x01
     620:	3a 83       	std	Y+2, r19	; 0x02
     622:	4b 83       	std	Y+3, r20	; 0x03
     624:	5c 83       	std	Y+4, r21	; 0x04
	volatile long numCycles = frequency * length / 1000;
     626:	a5 01       	movw	r20, r10
     628:	94 01       	movw	r18, r8
     62a:	c7 01       	movw	r24, r14
     62c:	b6 01       	movw	r22, r12
     62e:	11 d6       	rcall	.+3106   	; 0x1252 <__mulsi3>
     630:	28 ee       	ldi	r18, 0xE8	; 232
     632:	33 e0       	ldi	r19, 0x03	; 3
     634:	40 e0       	ldi	r20, 0x00	; 0
     636:	50 e0       	ldi	r21, 0x00	; 0
     638:	50 d6       	rcall	.+3232   	; 0x12da <__divmodsi4>
     63a:	2d 83       	std	Y+5, r18	; 0x05
     63c:	3e 83       	std	Y+6, r19	; 0x06
     63e:	4f 83       	std	Y+7, r20	; 0x07
     640:	58 87       	std	Y+8, r21	; 0x08

	for (long i = 0; i < numCycles; i++) {
     642:	8d 81       	ldd	r24, Y+5	; 0x05
     644:	9e 81       	ldd	r25, Y+6	; 0x06
     646:	af 81       	ldd	r26, Y+7	; 0x07
     648:	b8 85       	ldd	r27, Y+8	; 0x08
     64a:	18 16       	cp	r1, r24
     64c:	19 06       	cpc	r1, r25
     64e:	1a 06       	cpc	r1, r26
     650:	1b 06       	cpc	r1, r27
     652:	4c f5       	brge	.+82     	; 0x6a6 <buzz+0xc4>
     654:	8f ef       	ldi	r24, 0xFF	; 255
     656:	88 16       	cp	r8, r24
     658:	98 06       	cpc	r9, r24
     65a:	a8 06       	cpc	r10, r24
     65c:	b8 06       	cpc	r11, r24
     65e:	11 f0       	breq	.+4      	; 0x664 <buzz+0x82>
     660:	18 ec       	ldi	r17, 0xC8	; 200
     662:	01 c0       	rjmp	.+2      	; 0x666 <buzz+0x84>
     664:	10 e0       	ldi	r17, 0x00	; 0
     666:	c1 2c       	mov	r12, r1
     668:	d1 2c       	mov	r13, r1
     66a:	76 01       	movw	r14, r12
		motor_set((frequency != -1) ? motor_amplitude : 0, DIR_LEFT);
     66c:	8f ef       	ldi	r24, 0xFF	; 255
     66e:	88 16       	cp	r8, r24
     670:	98 06       	cpc	r9, r24
     672:	a8 06       	cpc	r10, r24
     674:	b8 06       	cpc	r11, r24
     676:	d9 f4       	brne	.+54     	; 0x6ae <buzz+0xcc>
		delay_var_us(delayValue);
		motor_set((frequency != -1) ? motor_amplitude : 0, DIR_RIGHT);
     678:	23 c0       	rjmp	.+70     	; 0x6c0 <buzz+0xde>
     67a:	61 e0       	ldi	r22, 0x01	; 1
     67c:	81 2f       	mov	r24, r17
		delay_var_us(delayValue);
     67e:	22 df       	rcall	.-444    	; 0x4c4 <motor_set>
     680:	89 81       	ldd	r24, Y+1	; 0x01
     682:	9a 81       	ldd	r25, Y+2	; 0x02
     684:	ab 81       	ldd	r26, Y+3	; 0x03
     686:	bc 81       	ldd	r27, Y+4	; 0x04

void buzz(long frequency, long length) {
	volatile long delayValue = 1000000 / frequency / 2;
	volatile long numCycles = frequency * length / 1000;

	for (long i = 0; i < numCycles; i++) {
     688:	8b df       	rcall	.-234    	; 0x5a0 <delay_var_us>
     68a:	8f ef       	ldi	r24, 0xFF	; 255
     68c:	c8 1a       	sub	r12, r24
     68e:	d8 0a       	sbc	r13, r24
     690:	e8 0a       	sbc	r14, r24
     692:	f8 0a       	sbc	r15, r24
     694:	8d 81       	ldd	r24, Y+5	; 0x05
     696:	9e 81       	ldd	r25, Y+6	; 0x06
     698:	af 81       	ldd	r26, Y+7	; 0x07
     69a:	b8 85       	ldd	r27, Y+8	; 0x08
     69c:	c8 16       	cp	r12, r24
     69e:	d9 06       	cpc	r13, r25
     6a0:	ea 06       	cpc	r14, r26
		delay_var_us(delayValue);
		motor_set((frequency != -1) ? motor_amplitude : 0, DIR_RIGHT);
		delay_var_us(delayValue);
	}
	
	motor_set(0, DIR_RIGHT);
     6a2:	fb 06       	cpc	r15, r27
     6a4:	1c f3       	brlt	.-58     	; 0x66c <buzz+0x8a>
     6a6:	61 e0       	ldi	r22, 0x01	; 1
}
     6a8:	80 e0       	ldi	r24, 0x00	; 0
void buzz(long frequency, long length) {
	volatile long delayValue = 1000000 / frequency / 2;
	volatile long numCycles = frequency * length / 1000;

	for (long i = 0; i < numCycles; i++) {
		motor_set((frequency != -1) ? motor_amplitude : 0, DIR_LEFT);
     6aa:	0c df       	rcall	.-488    	; 0x4c4 <motor_set>
     6ac:	12 c0       	rjmp	.+36     	; 0x6d2 <buzz+0xf0>
     6ae:	60 e0       	ldi	r22, 0x00	; 0
		delay_var_us(delayValue);
     6b0:	88 ec       	ldi	r24, 0xC8	; 200
     6b2:	08 df       	rcall	.-496    	; 0x4c4 <motor_set>
     6b4:	89 81       	ldd	r24, Y+1	; 0x01
     6b6:	9a 81       	ldd	r25, Y+2	; 0x02
     6b8:	ab 81       	ldd	r26, Y+3	; 0x03
void buzz(long frequency, long length) {
	volatile long delayValue = 1000000 / frequency / 2;
	volatile long numCycles = frequency * length / 1000;

	for (long i = 0; i < numCycles; i++) {
		motor_set((frequency != -1) ? motor_amplitude : 0, DIR_LEFT);
     6ba:	bc 81       	ldd	r27, Y+4	; 0x04
     6bc:	71 df       	rcall	.-286    	; 0x5a0 <delay_var_us>
     6be:	dd cf       	rjmp	.-70     	; 0x67a <buzz+0x98>
     6c0:	60 e0       	ldi	r22, 0x00	; 0
		delay_var_us(delayValue);
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	ff de       	rcall	.-514    	; 0x4c4 <motor_set>
     6c6:	89 81       	ldd	r24, Y+1	; 0x01
     6c8:	9a 81       	ldd	r25, Y+2	; 0x02
     6ca:	ab 81       	ldd	r26, Y+3	; 0x03
     6cc:	bc 81       	ldd	r27, Y+4	; 0x04
     6ce:	68 df       	rcall	.-304    	; 0x5a0 <delay_var_us>
		motor_set((frequency != -1) ? motor_amplitude : 0, DIR_RIGHT);
		delay_var_us(delayValue);
	}
	
	motor_set(0, DIR_RIGHT);
}
     6d0:	d4 cf       	rjmp	.-88     	; 0x67a <buzz+0x98>
     6d2:	28 96       	adiw	r28, 0x08	; 8
     6d4:	0f b6       	in	r0, 0x3f	; 63
     6d6:	f8 94       	cli
     6d8:	de bf       	out	0x3e, r29	; 62
     6da:	0f be       	out	0x3f, r0	; 63
     6dc:	cd bf       	out	0x3d, r28	; 61
     6de:	df 91       	pop	r29
     6e0:	cf 91       	pop	r28
     6e2:	1f 91       	pop	r17
     6e4:	ff 90       	pop	r15
     6e6:	ef 90       	pop	r14
     6e8:	df 90       	pop	r13
     6ea:	cf 90       	pop	r12
     6ec:	bf 90       	pop	r11
     6ee:	af 90       	pop	r10
     6f0:	9f 90       	pop	r9
     6f2:	8f 90       	pop	r8
     6f4:	08 95       	ret

000006f6 <song_play>:

void song_play(SoundSong_t song) {
     6f6:	8f 92       	push	r8
     6f8:	9f 92       	push	r9
     6fa:	af 92       	push	r10
     6fc:	bf 92       	push	r11
     6fe:	cf 92       	push	r12
     700:	df 92       	push	r13
     702:	ef 92       	push	r14
     704:	ff 92       	push	r15
	uint32_t i;
	switch(song) {
     706:	81 30       	cpi	r24, 0x01	; 1
     708:	b9 f0       	breq	.+46     	; 0x738 <song_play+0x42>
     70a:	18 f0       	brcs	.+6      	; 0x712 <song_play+0x1c>
     70c:	82 30       	cpi	r24, 0x02	; 2
     70e:	81 f1       	breq	.+96     	; 0x770 <song_play+0x7a>
     710:	58 c0       	rjmp	.+176    	; 0x7c2 <song_play+0xcc>
		case SONG_END:
			buzz(1000, 120);
     712:	28 e7       	ldi	r18, 0x78	; 120
     714:	30 e0       	ldi	r19, 0x00	; 0
     716:	40 e0       	ldi	r20, 0x00	; 0
     718:	50 e0       	ldi	r21, 0x00	; 0
     71a:	68 ee       	ldi	r22, 0xE8	; 232
     71c:	73 e0       	ldi	r23, 0x03	; 3
     71e:	80 e0       	ldi	r24, 0x00	; 0
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	5f df       	rcall	.-322    	; 0x5e2 <buzz>
			buzz(800, 120);
     724:	28 e7       	ldi	r18, 0x78	; 120
     726:	30 e0       	ldi	r19, 0x00	; 0
     728:	40 e0       	ldi	r20, 0x00	; 0
     72a:	50 e0       	ldi	r21, 0x00	; 0
     72c:	60 e2       	ldi	r22, 0x20	; 32
     72e:	73 e0       	ldi	r23, 0x03	; 3
     730:	80 e0       	ldi	r24, 0x00	; 0
     732:	90 e0       	ldi	r25, 0x00	; 0
     734:	56 df       	rcall	.-340    	; 0x5e2 <buzz>
			break;
     736:	45 c0       	rjmp	.+138    	; 0x7c2 <song_play+0xcc>
		case SONG_START:
			buzz(2000, 50);
     738:	22 e3       	ldi	r18, 0x32	; 50
     73a:	30 e0       	ldi	r19, 0x00	; 0
     73c:	40 e0       	ldi	r20, 0x00	; 0
     73e:	50 e0       	ldi	r21, 0x00	; 0
     740:	60 ed       	ldi	r22, 0xD0	; 208
     742:	77 e0       	ldi	r23, 0x07	; 7
     744:	80 e0       	ldi	r24, 0x00	; 0
     746:	90 e0       	ldi	r25, 0x00	; 0
     748:	4c df       	rcall	.-360    	; 0x5e2 <buzz>
			buzz(3000, 50);
     74a:	22 e3       	ldi	r18, 0x32	; 50
     74c:	30 e0       	ldi	r19, 0x00	; 0
     74e:	40 e0       	ldi	r20, 0x00	; 0
     750:	50 e0       	ldi	r21, 0x00	; 0
     752:	68 eb       	ldi	r22, 0xB8	; 184
     754:	7b e0       	ldi	r23, 0x0B	; 11
     756:	80 e0       	ldi	r24, 0x00	; 0
     758:	90 e0       	ldi	r25, 0x00	; 0
     75a:	43 df       	rcall	.-378    	; 0x5e2 <buzz>
			buzz(4000, 50);
     75c:	22 e3       	ldi	r18, 0x32	; 50
     75e:	30 e0       	ldi	r19, 0x00	; 0
     760:	40 e0       	ldi	r20, 0x00	; 0
     762:	50 e0       	ldi	r21, 0x00	; 0
     764:	60 ea       	ldi	r22, 0xA0	; 160
     766:	7f e0       	ldi	r23, 0x0F	; 15
     768:	80 e0       	ldi	r24, 0x00	; 0
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	3a df       	rcall	.-396    	; 0x5e2 <buzz>
			break;
     76e:	29 c0       	rjmp	.+82     	; 0x7c2 <song_play+0xcc>
	motor_set(0, DIR_RIGHT);
}

void song_play(SoundSong_t song) {
	uint32_t i;
	switch(song) {
     770:	c1 2c       	mov	r12, r1
     772:	d1 2c       	mov	r13, r1
     774:	76 01       	movw	r14, r12
			buzz(3000, 50);
			buzz(4000, 50);
			break;
		case SONG_LOADING:
			for(i = 0; i < 120; i++) {
				buzz(i * i * i / 120, 6);
     776:	0f 2e       	mov	r0, r31
     778:	f8 e7       	ldi	r31, 0x78	; 120
     77a:	8f 2e       	mov	r8, r31
     77c:	91 2c       	mov	r9, r1
     77e:	a1 2c       	mov	r10, r1
     780:	b1 2c       	mov	r11, r1
     782:	f0 2d       	mov	r31, r0
     784:	a7 01       	movw	r20, r14
     786:	96 01       	movw	r18, r12
     788:	c7 01       	movw	r24, r14
     78a:	b6 01       	movw	r22, r12
     78c:	62 d5       	rcall	.+2756   	; 0x1252 <__mulsi3>
     78e:	9b 01       	movw	r18, r22
     790:	ac 01       	movw	r20, r24
     792:	c7 01       	movw	r24, r14
     794:	b6 01       	movw	r22, r12
     796:	5d d5       	rcall	.+2746   	; 0x1252 <__mulsi3>
     798:	a5 01       	movw	r20, r10
     79a:	94 01       	movw	r18, r8
     79c:	7c d5       	rcall	.+2808   	; 0x1296 <__udivmodsi4>
     79e:	ca 01       	movw	r24, r20
     7a0:	b9 01       	movw	r22, r18
     7a2:	26 e0       	ldi	r18, 0x06	; 6
     7a4:	30 e0       	ldi	r19, 0x00	; 0
     7a6:	40 e0       	ldi	r20, 0x00	; 0
     7a8:	50 e0       	ldi	r21, 0x00	; 0
     7aa:	1b df       	rcall	.-458    	; 0x5e2 <buzz>
			buzz(2000, 50);
			buzz(3000, 50);
			buzz(4000, 50);
			break;
		case SONG_LOADING:
			for(i = 0; i < 120; i++) {
     7ac:	8f ef       	ldi	r24, 0xFF	; 255
     7ae:	c8 1a       	sub	r12, r24
     7b0:	d8 0a       	sbc	r13, r24
     7b2:	e8 0a       	sbc	r14, r24
     7b4:	f8 0a       	sbc	r15, r24
     7b6:	88 e7       	ldi	r24, 0x78	; 120
     7b8:	c8 16       	cp	r12, r24
     7ba:	d1 04       	cpc	r13, r1
     7bc:	e1 04       	cpc	r14, r1
     7be:	f1 04       	cpc	r15, r1
     7c0:	09 f7       	brne	.-62     	; 0x784 <song_play+0x8e>
				buzz(i * i * i / 120, 6);
			}
			break;
	}
}
     7c2:	ff 90       	pop	r15
     7c4:	ef 90       	pop	r14
     7c6:	df 90       	pop	r13
     7c8:	cf 90       	pop	r12
     7ca:	bf 90       	pop	r11
     7cc:	af 90       	pop	r10
     7ce:	9f 90       	pop	r9
     7d0:	8f 90       	pop	r8
     7d2:	08 95       	ret

000007d4 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     7d4:	8c e0       	ldi	r24, 0x0C	; 12
     7d6:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     7da:	8f ef       	ldi	r24, 0xFF	; 255
     7dc:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     7e0:	84 e0       	ldi	r24, 0x04	; 4
     7e2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     7e6:	08 95       	ret

000007e8 <TWI_Start_Transceiver_With_Data>:
     7e8:	cf 93       	push	r28
     7ea:	df 93       	push	r29
     7ec:	ec 01       	movw	r28, r24
     7ee:	ec eb       	ldi	r30, 0xBC	; 188
     7f0:	f0 e0       	ldi	r31, 0x00	; 0
     7f2:	90 81       	ld	r25, Z
     7f4:	90 fd       	sbrc	r25, 0
     7f6:	fd cf       	rjmp	.-6      	; 0x7f2 <TWI_Start_Transceiver_With_Data+0xa>
     7f8:	60 93 04 02 	sts	0x0204, r22	; 0x800204 <TWI_msgSize>
     7fc:	88 81       	ld	r24, Y
     7fe:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <TWI_buf>
     802:	80 fd       	sbrc	r24, 0
     804:	13 c0       	rjmp	.+38     	; 0x82c <TWI_Start_Transceiver_With_Data+0x44>
     806:	62 30       	cpi	r22, 0x02	; 2
     808:	88 f0       	brcs	.+34     	; 0x82c <TWI_Start_Transceiver_With_Data+0x44>
     80a:	fe 01       	movw	r30, r28
     80c:	31 96       	adiw	r30, 0x01	; 1
     80e:	a6 e0       	ldi	r26, 0x06	; 6
     810:	b2 e0       	ldi	r27, 0x02	; 2
     812:	62 50       	subi	r22, 0x02	; 2
     814:	26 2f       	mov	r18, r22
     816:	30 e0       	ldi	r19, 0x00	; 0
     818:	2e 5f       	subi	r18, 0xFE	; 254
     81a:	3f 4f       	sbci	r19, 0xFF	; 255
     81c:	ce 01       	movw	r24, r28
     81e:	82 0f       	add	r24, r18
     820:	93 1f       	adc	r25, r19
     822:	21 91       	ld	r18, Z+
     824:	2d 93       	st	X+, r18
     826:	e8 17       	cp	r30, r24
     828:	f9 07       	cpc	r31, r25
     82a:	d9 f7       	brne	.-10     	; 0x822 <TWI_Start_Transceiver_With_Data+0x3a>
     82c:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <TWI_statusReg>
     830:	88 ef       	ldi	r24, 0xF8	; 248
     832:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
     836:	85 ea       	ldi	r24, 0xA5	; 165
     838:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     83c:	df 91       	pop	r29
     83e:	cf 91       	pop	r28
     840:	08 95       	ret

00000842 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
     842:	1f 92       	push	r1
     844:	0f 92       	push	r0
     846:	0f b6       	in	r0, 0x3f	; 63
     848:	0f 92       	push	r0
     84a:	11 24       	eor	r1, r1
     84c:	0b b6       	in	r0, 0x3b	; 59
     84e:	0f 92       	push	r0
     850:	2f 93       	push	r18
     852:	3f 93       	push	r19
     854:	8f 93       	push	r24
     856:	9f 93       	push	r25
     858:	af 93       	push	r26
     85a:	bf 93       	push	r27
     85c:	ef 93       	push	r30
     85e:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     860:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     864:	8e 2f       	mov	r24, r30
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	fc 01       	movw	r30, r24
     86a:	38 97       	sbiw	r30, 0x08	; 8
     86c:	e1 35       	cpi	r30, 0x51	; 81
     86e:	f1 05       	cpc	r31, r1
     870:	08 f0       	brcs	.+2      	; 0x874 <__vector_39+0x32>
     872:	57 c0       	rjmp	.+174    	; 0x922 <__vector_39+0xe0>
     874:	88 27       	eor	r24, r24
     876:	ee 58       	subi	r30, 0x8E	; 142
     878:	ff 4f       	sbci	r31, 0xFF	; 255
     87a:	8f 4f       	sbci	r24, 0xFF	; 255
     87c:	4a c5       	rjmp	.+2708   	; 0x1312 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     87e:	10 92 02 02 	sts	0x0202, r1	; 0x800202 <__data_end>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     882:	e0 91 02 02 	lds	r30, 0x0202	; 0x800202 <__data_end>
     886:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <TWI_msgSize>
     88a:	e8 17       	cp	r30, r24
     88c:	70 f4       	brcc	.+28     	; 0x8aa <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     88e:	81 e0       	ldi	r24, 0x01	; 1
     890:	8e 0f       	add	r24, r30
     892:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <__data_end>
     896:	f0 e0       	ldi	r31, 0x00	; 0
     898:	eb 5f       	subi	r30, 0xFB	; 251
     89a:	fd 4f       	sbci	r31, 0xFD	; 253
     89c:	80 81       	ld	r24, Z
     89e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8a2:	85 e8       	ldi	r24, 0x85	; 133
     8a4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8a8:	43 c0       	rjmp	.+134    	; 0x930 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8aa:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <TWI_statusReg>
     8ae:	81 60       	ori	r24, 0x01	; 1
     8b0:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8b4:	84 e9       	ldi	r24, 0x94	; 148
     8b6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8ba:	3a c0       	rjmp	.+116    	; 0x930 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     8bc:	e0 91 02 02 	lds	r30, 0x0202	; 0x800202 <__data_end>
     8c0:	81 e0       	ldi	r24, 0x01	; 1
     8c2:	8e 0f       	add	r24, r30
     8c4:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <__data_end>
     8c8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     8cc:	f0 e0       	ldi	r31, 0x00	; 0
     8ce:	eb 5f       	subi	r30, 0xFB	; 251
     8d0:	fd 4f       	sbci	r31, 0xFD	; 253
     8d2:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     8d4:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__data_end>
     8d8:	30 e0       	ldi	r19, 0x00	; 0
     8da:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <TWI_msgSize>
     8de:	90 e0       	ldi	r25, 0x00	; 0
     8e0:	01 97       	sbiw	r24, 0x01	; 1
     8e2:	28 17       	cp	r18, r24
     8e4:	39 07       	cpc	r19, r25
     8e6:	24 f4       	brge	.+8      	; 0x8f0 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8e8:	85 ec       	ldi	r24, 0xC5	; 197
     8ea:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8ee:	20 c0       	rjmp	.+64     	; 0x930 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8f0:	85 e8       	ldi	r24, 0x85	; 133
     8f2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8f6:	1c c0       	rjmp	.+56     	; 0x930 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     8f8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     8fc:	e0 91 02 02 	lds	r30, 0x0202	; 0x800202 <__data_end>
     900:	f0 e0       	ldi	r31, 0x00	; 0
     902:	eb 5f       	subi	r30, 0xFB	; 251
     904:	fd 4f       	sbci	r31, 0xFD	; 253
     906:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     908:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <TWI_statusReg>
     90c:	81 60       	ori	r24, 0x01	; 1
     90e:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     912:	84 e9       	ldi	r24, 0x94	; 148
     914:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     918:	0b c0       	rjmp	.+22     	; 0x930 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     91a:	85 ea       	ldi	r24, 0xA5	; 165
     91c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     920:	07 c0       	rjmp	.+14     	; 0x930 <__vector_39+0xee>
    case TWI_MTX_ADR_NACK:      // SLA+W has been tramsmitted and NACK received
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     922:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     926:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     92a:	84 e0       	ldi	r24, 0x04	; 4
     92c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     930:	ff 91       	pop	r31
     932:	ef 91       	pop	r30
     934:	bf 91       	pop	r27
     936:	af 91       	pop	r26
     938:	9f 91       	pop	r25
     93a:	8f 91       	pop	r24
     93c:	3f 91       	pop	r19
     93e:	2f 91       	pop	r18
     940:	0f 90       	pop	r0
     942:	0b be       	out	0x3b, r0	; 59
     944:	0f 90       	pop	r0
     946:	0f be       	out	0x3f, r0	; 63
     948:	0f 90       	pop	r0
     94a:	1f 90       	pop	r1
     94c:	18 95       	reti

0000094e <mcp_reset>:
	MCP_CMD_REQ_SEND_base = 0x80,
	MCP_CMD_READ_STATUS = 0xA0,
	MCP_CMD_RESET = 0xC0
} McpCommand_t;

void mcp_reset() {
     94e:	cf 93       	push	r28
     950:	df 93       	push	r29
     952:	1f 92       	push	r1
     954:	cd b7       	in	r28, 0x3d	; 61
     956:	de b7       	in	r29, 0x3e	; 62
	uint8_t buffer[] = {MCP_CMD_RESET};
     958:	80 ec       	ldi	r24, 0xC0	; 192
     95a:	89 83       	std	Y+1, r24	; 0x01
	spi_trancieve(buffer, NULL, 1);
     95c:	41 e0       	ldi	r20, 0x01	; 1
     95e:	50 e0       	ldi	r21, 0x00	; 0
     960:	60 e0       	ldi	r22, 0x00	; 0
     962:	70 e0       	ldi	r23, 0x00	; 0
     964:	ce 01       	movw	r24, r28
     966:	01 96       	adiw	r24, 0x01	; 1
     968:	cf d0       	rcall	.+414    	; 0xb08 <spi_trancieve>
}
     96a:	0f 90       	pop	r0
     96c:	df 91       	pop	r29
     96e:	cf 91       	pop	r28
     970:	08 95       	ret

00000972 <mcp_read>:

uint8_t mcp_read(uint8_t addr) {
     972:	cf 93       	push	r28
     974:	df 93       	push	r29
     976:	00 d0       	rcall	.+0      	; 0x978 <mcp_read+0x6>
     978:	cd b7       	in	r28, 0x3d	; 61
     97a:	de b7       	in	r29, 0x3e	; 62
	uint8_t buffer[] = {MCP_CMD_READ, addr, 0x00};
     97c:	93 e0       	ldi	r25, 0x03	; 3
     97e:	99 83       	std	Y+1, r25	; 0x01
     980:	8a 83       	std	Y+2, r24	; 0x02
     982:	1b 82       	std	Y+3, r1	; 0x03
	spi_trancieve(buffer, buffer, 3);
     984:	43 e0       	ldi	r20, 0x03	; 3
     986:	50 e0       	ldi	r21, 0x00	; 0
     988:	be 01       	movw	r22, r28
     98a:	6f 5f       	subi	r22, 0xFF	; 255
     98c:	7f 4f       	sbci	r23, 0xFF	; 255
     98e:	cb 01       	movw	r24, r22
     990:	bb d0       	rcall	.+374    	; 0xb08 <spi_trancieve>
	return buffer[2];
}
     992:	8b 81       	ldd	r24, Y+3	; 0x03
     994:	0f 90       	pop	r0
     996:	0f 90       	pop	r0
     998:	0f 90       	pop	r0
     99a:	df 91       	pop	r29
     99c:	cf 91       	pop	r28
     99e:	08 95       	ret

000009a0 <mcp_write>:


void mcp_write(uint8_t addr, uint8_t value) {
     9a0:	cf 93       	push	r28
     9a2:	df 93       	push	r29
     9a4:	00 d0       	rcall	.+0      	; 0x9a6 <mcp_write+0x6>
     9a6:	cd b7       	in	r28, 0x3d	; 61
     9a8:	de b7       	in	r29, 0x3e	; 62
	uint8_t buffer[] = {MCP_CMD_WRITE, addr, value};
     9aa:	92 e0       	ldi	r25, 0x02	; 2
     9ac:	99 83       	std	Y+1, r25	; 0x01
     9ae:	8a 83       	std	Y+2, r24	; 0x02
     9b0:	6b 83       	std	Y+3, r22	; 0x03
	spi_trancieve(buffer, NULL, 3);
     9b2:	43 e0       	ldi	r20, 0x03	; 3
     9b4:	50 e0       	ldi	r21, 0x00	; 0
     9b6:	60 e0       	ldi	r22, 0x00	; 0
     9b8:	70 e0       	ldi	r23, 0x00	; 0
     9ba:	ce 01       	movw	r24, r28
     9bc:	01 96       	adiw	r24, 0x01	; 1
     9be:	a4 d0       	rcall	.+328    	; 0xb08 <spi_trancieve>
}
     9c0:	0f 90       	pop	r0
     9c2:	0f 90       	pop	r0
     9c4:	0f 90       	pop	r0
     9c6:	df 91       	pop	r29
     9c8:	cf 91       	pop	r28
     9ca:	08 95       	ret

000009cc <mcp_modify_bit>:

void mcp_modify_bit(uint8_t addr, uint8_t mask, uint8_t value) {
     9cc:	cf 93       	push	r28
     9ce:	df 93       	push	r29
     9d0:	00 d0       	rcall	.+0      	; 0x9d2 <mcp_modify_bit+0x6>
     9d2:	1f 92       	push	r1
     9d4:	cd b7       	in	r28, 0x3d	; 61
     9d6:	de b7       	in	r29, 0x3e	; 62
	uint8_t buffer[] = {MCP_CMD_BIT_MODIFY, addr, mask, value};
     9d8:	95 e0       	ldi	r25, 0x05	; 5
     9da:	99 83       	std	Y+1, r25	; 0x01
     9dc:	8a 83       	std	Y+2, r24	; 0x02
     9de:	6b 83       	std	Y+3, r22	; 0x03
     9e0:	4c 83       	std	Y+4, r20	; 0x04
	spi_trancieve(buffer, NULL, 4);
     9e2:	44 e0       	ldi	r20, 0x04	; 4
     9e4:	50 e0       	ldi	r21, 0x00	; 0
     9e6:	60 e0       	ldi	r22, 0x00	; 0
     9e8:	70 e0       	ldi	r23, 0x00	; 0
     9ea:	ce 01       	movw	r24, r28
     9ec:	01 96       	adiw	r24, 0x01	; 1
     9ee:	8c d0       	rcall	.+280    	; 0xb08 <spi_trancieve>
}
     9f0:	0f 90       	pop	r0
     9f2:	0f 90       	pop	r0
     9f4:	0f 90       	pop	r0
     9f6:	0f 90       	pop	r0
     9f8:	df 91       	pop	r29
     9fa:	cf 91       	pop	r28
     9fc:	08 95       	ret

000009fe <mcp_request_to_send>:

void mcp_request_to_send(bool buffer0, bool buffer1, bool buffer2) {
     9fe:	cf 93       	push	r28
     a00:	df 93       	push	r29
     a02:	1f 92       	push	r1
     a04:	cd b7       	in	r28, 0x3d	; 61
     a06:	de b7       	in	r29, 0x3e	; 62
	uint8_t cmd = MCP_CMD_REQ_SEND_base;
	if (buffer0) cmd |= (1 << 0);
     a08:	88 23       	and	r24, r24
     a0a:	11 f0       	breq	.+4      	; 0xa10 <mcp_request_to_send+0x12>
     a0c:	81 e8       	ldi	r24, 0x81	; 129
     a0e:	01 c0       	rjmp	.+2      	; 0xa12 <mcp_request_to_send+0x14>
	uint8_t buffer[] = {MCP_CMD_BIT_MODIFY, addr, mask, value};
	spi_trancieve(buffer, NULL, 4);
}

void mcp_request_to_send(bool buffer0, bool buffer1, bool buffer2) {
	uint8_t cmd = MCP_CMD_REQ_SEND_base;
     a10:	80 e8       	ldi	r24, 0x80	; 128
	if (buffer0) cmd |= (1 << 0);
	if (buffer1) cmd |= (1 << 1);
     a12:	61 11       	cpse	r22, r1
     a14:	82 60       	ori	r24, 0x02	; 2
	if (buffer2) cmd |= (1 << 2);
     a16:	41 11       	cpse	r20, r1
     a18:	84 60       	ori	r24, 0x04	; 4

	uint8_t buffer[] = {cmd};
     a1a:	89 83       	std	Y+1, r24	; 0x01

	spi_trancieve(buffer, NULL, 1);
     a1c:	41 e0       	ldi	r20, 0x01	; 1
     a1e:	50 e0       	ldi	r21, 0x00	; 0
     a20:	60 e0       	ldi	r22, 0x00	; 0
     a22:	70 e0       	ldi	r23, 0x00	; 0
     a24:	ce 01       	movw	r24, r28
     a26:	01 96       	adiw	r24, 0x01	; 1
     a28:	6f d0       	rcall	.+222    	; 0xb08 <spi_trancieve>
}
     a2a:	0f 90       	pop	r0
     a2c:	df 91       	pop	r29
     a2e:	cf 91       	pop	r28
     a30:	08 95       	ret

00000a32 <mcp_read_status>:

McpStatus_t mcp_read_status() {
     a32:	1f 93       	push	r17
     a34:	cf 93       	push	r28
     a36:	df 93       	push	r29
     a38:	00 d0       	rcall	.+0      	; 0xa3a <mcp_read_status+0x8>
     a3a:	cd b7       	in	r28, 0x3d	; 61
     a3c:	de b7       	in	r29, 0x3e	; 62
	// Retry until read succeeds
	while (true) {
		uint8_t buffer[] = {MCP_CMD_READ_STATUS, 0x00, 0x00};
     a3e:	10 ea       	ldi	r17, 0xA0	; 160
     a40:	19 83       	std	Y+1, r17	; 0x01
     a42:	1a 82       	std	Y+2, r1	; 0x02
     a44:	1b 82       	std	Y+3, r1	; 0x03
		spi_trancieve(buffer, buffer, 3);
     a46:	43 e0       	ldi	r20, 0x03	; 3
     a48:	50 e0       	ldi	r21, 0x00	; 0
     a4a:	be 01       	movw	r22, r28
     a4c:	6f 5f       	subi	r22, 0xFF	; 255
     a4e:	7f 4f       	sbci	r23, 0xFF	; 255
     a50:	cb 01       	movw	r24, r22
     a52:	5a d0       	rcall	.+180    	; 0xb08 <spi_trancieve>

		if (buffer[1] == buffer[2]) {
     a54:	9a 81       	ldd	r25, Y+2	; 0x02
     a56:	8b 81       	ldd	r24, Y+3	; 0x03
     a58:	98 13       	cpse	r25, r24
     a5a:	f2 cf       	rjmp	.-28     	; 0xa40 <mcp_read_status+0xe>
			return *((McpStatus_t*)(buffer + 1));
		}
	}
}
     a5c:	89 2f       	mov	r24, r25
     a5e:	0f 90       	pop	r0
     a60:	0f 90       	pop	r0
     a62:	0f 90       	pop	r0
     a64:	df 91       	pop	r29
     a66:	cf 91       	pop	r28
     a68:	1f 91       	pop	r17
     a6a:	08 95       	ret

00000a6c <pwm_init>:
	TCCR1A = (1 << WGM11) | (0 << WGM10) | (1 << COM1B1) | (0 << COM1B0);
	TCCR1B = (1 << WGM13) | (1 << WGM12) | (1 << CS11);
}

void pwm_set_duty_cycle(uint8_t duty_cycle) {
	OCR1B = (uint16_t)((uint32_t)duty_cycle * TC_TOP / 100);
     a6c:	80 e4       	ldi	r24, 0x40	; 64
     a6e:	9c e9       	ldi	r25, 0x9C	; 156
     a70:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     a74:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
     a78:	26 9a       	sbi	0x04, 6	; 4
     a7a:	80 e2       	ldi	r24, 0x20	; 32
     a7c:	9e e4       	ldi	r25, 0x4E	; 78
     a7e:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     a82:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     a86:	82 e2       	ldi	r24, 0x22	; 34
     a88:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
     a8c:	8a e1       	ldi	r24, 0x1A	; 26
     a8e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
     a92:	08 95       	ret

00000a94 <pwm_set_pulse_width>:


uint16_t prev_pulse_width;

void pwm_set_pulse_width(uint16_t pulse_width_us) {
	if (pulse_width_us < 900) {
     a94:	84 38       	cpi	r24, 0x84	; 132
     a96:	23 e0       	ldi	r18, 0x03	; 3
     a98:	92 07       	cpc	r25, r18
     a9a:	38 f4       	brcc	.+14     	; 0xaaa <pwm_set_pulse_width+0x16>
		OCR1B = 2 * 900;
     a9c:	88 e0       	ldi	r24, 0x08	; 8
     a9e:	97 e0       	ldi	r25, 0x07	; 7
     aa0:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     aa4:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     aa8:	08 95       	ret
	} else if (pulse_width_us > 2100) {
     aaa:	85 33       	cpi	r24, 0x35	; 53
     aac:	28 e0       	ldi	r18, 0x08	; 8
     aae:	92 07       	cpc	r25, r18
     ab0:	38 f0       	brcs	.+14     	; 0xac0 <pwm_set_pulse_width+0x2c>
		OCR1B = 2 * 2100;
     ab2:	88 e6       	ldi	r24, 0x68	; 104
     ab4:	90 e1       	ldi	r25, 0x10	; 16
     ab6:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     aba:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     abe:	08 95       	ret
	} else {
		OCR1B = (pulse_width_us * 2);
     ac0:	88 0f       	add	r24, r24
     ac2:	99 1f       	adc	r25, r25
     ac4:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     ac8:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     acc:	08 95       	ret

00000ace <pwm_set_servo_deflection>:
void pwm_set_servo_deflection(uint8_t deflection) {
	const int min_pulse_us = 900;
	const int max_pulse_us = 2100;
	const int max_deflection = 100;
	
	pwm_set_pulse_width(min_pulse_us + 
     ace:	28 2f       	mov	r18, r24
     ad0:	30 e0       	ldi	r19, 0x00	; 0
     ad2:	a0 eb       	ldi	r26, 0xB0	; 176
     ad4:	b4 e0       	ldi	r27, 0x04	; 4
     ad6:	25 d4       	rcall	.+2122   	; 0x1322 <__umulhisi3>
     ad8:	24 e6       	ldi	r18, 0x64	; 100
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	40 e0       	ldi	r20, 0x00	; 0
     ade:	50 e0       	ldi	r21, 0x00	; 0
     ae0:	da d3       	rcall	.+1972   	; 0x1296 <__udivmodsi4>
     ae2:	c9 01       	movw	r24, r18
     ae4:	8c 57       	subi	r24, 0x7C	; 124
     ae6:	9c 4f       	sbci	r25, 0xFC	; 252
     ae8:	d5 cf       	rjmp	.-86     	; 0xa94 <pwm_set_pulse_width>
     aea:	08 95       	ret

00000aec <spi_init>:
#define MOSI_PIN 2
#define MISO_PIN 3
#define SCK_PIN 1

void spi_init() {
	SPI_DDR |= (1 << SPI_SS_PIN) | (1 << SS_PIN) | (1 << MOSI_PIN) | (1 << SCK_PIN);
     aec:	84 b1       	in	r24, 0x04	; 4
     aee:	87 68       	ori	r24, 0x87	; 135
     af0:	84 b9       	out	0x04, r24	; 4
	SPI_DDR &= ~(1 << MISO_PIN);
     af2:	23 98       	cbi	0x04, 3	; 4
	SPI_PORT |= (1 << SPI_SS_PIN);
     af4:	28 9a       	sbi	0x05, 0	; 5
	SPI_PORT |= (1 << SS_PIN);
     af6:	2f 9a       	sbi	0x05, 7	; 5

	PRR0 &= ~(1 << PRSPI);
     af8:	e4 e6       	ldi	r30, 0x64	; 100
     afa:	f0 e0       	ldi	r31, 0x00	; 0
     afc:	80 81       	ld	r24, Z
     afe:	8b 7f       	andi	r24, 0xFB	; 251
     b00:	80 83       	st	Z, r24

	SPCR = (1 << MSTR) | (1<< CPHA) | (1 << CPOL) | (1 << SPE) | (1 << SPR0);
     b02:	8d e5       	ldi	r24, 0x5D	; 93
     b04:	8c bd       	out	0x2c, r24	; 44
     b06:	08 95       	ret

00000b08 <spi_trancieve>:
}

void spi_trancieve(uint8_t* tx_buffer, uint8_t* rx_buffer, int length) {
	SPI_PORT &= ~(1 << SS_PIN);
     b08:	2f 98       	cbi	0x05, 7	; 5
	
	for(int i = 0; i < length; i++) {
     b0a:	14 16       	cp	r1, r20
     b0c:	15 06       	cpc	r1, r21
     b0e:	94 f4       	brge	.+36     	; 0xb34 <spi_trancieve+0x2c>
     b10:	fc 01       	movw	r30, r24
     b12:	db 01       	movw	r26, r22
     b14:	48 0f       	add	r20, r24
     b16:	59 1f       	adc	r21, r25
		SPDR = tx_buffer[i];
     b18:	91 91       	ld	r25, Z+
     b1a:	9e bd       	out	0x2e, r25	; 46
		
		// Wait for word transmission to complete
		while (!(SPSR & (1 << SPIF))) { };
     b1c:	0d b4       	in	r0, 0x2d	; 45
     b1e:	07 fe       	sbrs	r0, 7
     b20:	fd cf       	rjmp	.-6      	; 0xb1c <spi_trancieve+0x14>

		if (rx_buffer != NULL) {
     b22:	61 15       	cp	r22, r1
     b24:	71 05       	cpc	r23, r1
     b26:	11 f0       	breq	.+4      	; 0xb2c <spi_trancieve+0x24>
			rx_buffer[i] = SPDR;
     b28:	9e b5       	in	r25, 0x2e	; 46
     b2a:	9c 93       	st	X, r25
     b2c:	11 96       	adiw	r26, 0x01	; 1
}

void spi_trancieve(uint8_t* tx_buffer, uint8_t* rx_buffer, int length) {
	SPI_PORT &= ~(1 << SS_PIN);
	
	for(int i = 0; i < length; i++) {
     b2e:	e4 17       	cp	r30, r20
     b30:	f5 07       	cpc	r31, r21
     b32:	91 f7       	brne	.-28     	; 0xb18 <spi_trancieve+0x10>
		if (rx_buffer != NULL) {
			rx_buffer[i] = SPDR;
		}
	}

	SPI_PORT |= (1 << SS_PIN);
     b34:	2f 9a       	sbi	0x05, 7	; 5
     b36:	08 95       	ret

00000b38 <main>:
#include "drivers/motor.h"
#include "drivers/shooter.h"
#include "drivers/song.h"

int main(void)
{
     b38:	cf 93       	push	r28
     b3a:	df 93       	push	r29
     b3c:	cd b7       	in	r28, 0x3d	; 61
     b3e:	de b7       	in	r29, 0x3e	; 62
     b40:	6b 97       	sbiw	r28, 0x1b	; 27
     b42:	0f b6       	in	r0, 0x3f	; 63
     b44:	f8 94       	cli
     b46:	de bf       	out	0x3e, r29	; 62
     b48:	0f be       	out	0x3f, r0	; 63
	spi_init();
	can_init();
	pwm_init();
	adc_init();
	adc_init_channel(AdcCh_CH0);
     b4a:	cd bf       	out	0x3d, r28	; 61
	motor_init();
     b4c:	cf df       	rcall	.-98     	; 0xaec <spi_init>
	shooter_init();
     b4e:	c9 db       	rcall	.-2158   	; 0x2e2 <can_init>
	sei();
     b50:	8d df       	rcall	.-230    	; 0xa6c <pwm_init>

	pwm_set_servo_deflection(50);
     b52:	53 db       	rcall	.-2394   	; 0x1fa <adc_init>
     b54:	80 e0       	ldi	r24, 0x00	; 0
     b56:	5b db       	rcall	.-2378   	; 0x20e <adc_init_channel>
	

	// Home the motor to the left edge
	motor_enable();
     b58:	8c dc       	rcall	.-1768   	; 0x472 <motor_init>
     b5a:	13 dd       	rcall	.-1498   	; 0x582 <shooter_init>
	motor_set(100, DIR_LEFT);
     b5c:	78 94       	sei
     b5e:	82 e3       	ldi	r24, 0x32	; 50
     b60:	b6 df       	rcall	.-148    	; 0xace <pwm_set_servo_deflection>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b62:	aa dc       	rcall	.-1708   	; 0x4b8 <motor_enable>
     b64:	60 e0       	ldi	r22, 0x00	; 0
     b66:	84 e6       	ldi	r24, 0x64	; 100
     b68:	ad dc       	rcall	.-1702   	; 0x4c4 <motor_set>
     b6a:	2f ef       	ldi	r18, 0xFF	; 255
     b6c:	33 ec       	ldi	r19, 0xC3	; 195
     b6e:	49 e0       	ldi	r20, 0x09	; 9
     b70:	21 50       	subi	r18, 0x01	; 1

	_delay_ms(200);
	motor_reset_encoder();
     b72:	30 40       	sbci	r19, 0x00	; 0
     b74:	40 40       	sbci	r20, 0x00	; 0
	
	int consecutive_same = 0;
	int16_t stationary_value = 0;
     b76:	e1 f7       	brne	.-8      	; 0xb70 <main+0x38>
     b78:	00 c0       	rjmp	.+0      	; 0xb7a <main+0x42>
	motor_set(100, DIR_LEFT);

	_delay_ms(200);
	motor_reset_encoder();
	
	int consecutive_same = 0;
     b7a:	00 00       	nop
     b7c:	d4 dc       	rcall	.-1624   	; 0x526 <motor_reset_encoder>
	int16_t stationary_value = 0;
	while(consecutive_same < 10) {
		int16_t encoder_reading = motor_read_encoder();
     b7e:	e1 2c       	mov	r14, r1
     b80:	f1 2c       	mov	r15, r1
		if (encoder_reading == stationary_value) {
     b82:	00 e0       	ldi	r16, 0x00	; 0
     b84:	10 e0       	ldi	r17, 0x00	; 0
     b86:	dc dc       	rcall	.-1608   	; 0x540 <motor_read_encoder>
			consecutive_same++;
     b88:	8e 15       	cp	r24, r14
     b8a:	9f 05       	cpc	r25, r15
     b8c:	11 f4       	brne	.+4      	; 0xb92 <main+0x5a>
     b8e:	0f 5f       	subi	r16, 0xFF	; 255
     b90:	1f 4f       	sbci	r17, 0xFF	; 255
     b92:	af ef       	ldi	r26, 0xFF	; 255
     b94:	b9 ef       	ldi	r27, 0xF9	; 249
     b96:	20 e0       	ldi	r18, 0x00	; 0
     b98:	a1 50       	subi	r26, 0x01	; 1
     b9a:	b0 40       	sbci	r27, 0x00	; 0
	_delay_ms(200);
	motor_reset_encoder();
	
	int consecutive_same = 0;
	int16_t stationary_value = 0;
	while(consecutive_same < 10) {
     b9c:	20 40       	sbci	r18, 0x00	; 0
     b9e:	e1 f7       	brne	.-8      	; 0xb98 <main+0x60>
     ba0:	00 c0       	rjmp	.+0      	; 0xba2 <main+0x6a>
			stationary_value = encoder_reading;
		}
		_delay_ms(20);
	}
	
	motor_set(0, DIR_LEFT);
     ba2:	00 00       	nop
     ba4:	7c 01       	movw	r14, r24
     ba6:	0a 30       	cpi	r16, 0x0A	; 10
     ba8:	11 05       	cpc	r17, r1

	motor_reset_encoder();
     baa:	6c f3       	brlt	.-38     	; 0xb86 <main+0x4e>
     bac:	60 e0       	ldi	r22, 0x00	; 0
	
	// Define constants and variable for the regulator
	float position_reference = 0;
	float integrated_error = 0;
	float prev_position_error = 0;
	float velocity = 0.0;
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	89 dc       	rcall	.-1774   	; 0x4c4 <motor_set>
     bb2:	b9 dc       	rcall	.-1678   	; 0x526 <motor_reset_encoder>
     bb4:	18 8a       	std	Y+16, r1	; 0x10
	motor_reset_encoder();
	
	// Define constants and variable for the regulator
	float position_reference = 0;
	float integrated_error = 0;
	float prev_position_error = 0;
     bb6:	19 8a       	std	Y+17, r1	; 0x11
     bb8:	1a 8a       	std	Y+18, r1	; 0x12

	motor_reset_encoder();
	
	// Define constants and variable for the regulator
	float position_reference = 0;
	float integrated_error = 0;
     bba:	1b 8a       	std	Y+19, r1	; 0x13
     bbc:	41 2c       	mov	r4, r1
     bbe:	31 2c       	mov	r3, r1
	motor_set(0, DIR_LEFT);

	motor_reset_encoder();
	
	// Define constants and variable for the regulator
	float position_reference = 0;
     bc0:	21 2c       	mov	r2, r1
     bc2:	1c 86       	std	Y+12, r1	; 0x0c
     bc4:	1d 86       	std	Y+13, r1	; 0x0d

		if (voltage > 200) {
			voltage = 200;
		}

		motor_set((uint8_t)voltage, voltage_negative ? DIR_LEFT : DIR_RIGHT);
     bc6:	1e 86       	std	Y+14, r1	; 0x0e
     bc8:	1f 86       	std	Y+15, r1	; 0x0f
     bca:	18 8e       	std	Y+24, r1	; 0x18
	const uint8_t deadband = 20;

	while (1)
	{
		// Run regulator
		float enc_pos = motor_read_encoder();
     bcc:	19 8e       	std	Y+25, r1	; 0x19
		float position = 255.0 * enc_pos / -8657.0;
     bce:	1a 8e       	std	Y+26, r1	; 0x1a
     bd0:	1b 8e       	std	Y+27, r1	; 0x1b
     bd2:	ff 24       	eor	r15, r15
     bd4:	f3 94       	inc	r15
     bd6:	14 2d       	mov	r17, r4
     bd8:	72 2c       	mov	r7, r2
     bda:	b2 dc       	rcall	.-1692   	; 0x540 <motor_read_encoder>
     bdc:	bc 01       	movw	r22, r24
     bde:	99 0f       	add	r25, r25
     be0:	88 0b       	sbc	r24, r24
     be2:	99 0b       	sbc	r25, r25
     be4:	1f d2       	rcall	.+1086   	; 0x1024 <__floatsisf>
     be6:	20 e0       	ldi	r18, 0x00	; 0
     be8:	30 e0       	ldi	r19, 0x00	; 0
     bea:	4f e7       	ldi	r20, 0x7F	; 127
     bec:	53 e4       	ldi	r21, 0x43	; 67
     bee:	ce d2       	rcall	.+1436   	; 0x118c <__mulsf3>
     bf0:	20 e0       	ldi	r18, 0x00	; 0
     bf2:	34 e4       	ldi	r19, 0x44	; 68
     bf4:	47 e0       	ldi	r20, 0x07	; 7
     bf6:	56 ec       	ldi	r21, 0xC6	; 198
		float position_error = position_reference - position;
     bf8:	7f d1       	rcall	.+766    	; 0xef8 <__divsf3>
     bfa:	6c 8b       	std	Y+20, r22	; 0x14
     bfc:	7d 8b       	std	Y+21, r23	; 0x15
     bfe:	8e 8b       	std	Y+22, r24	; 0x16
     c00:	9f 8b       	std	Y+23, r25	; 0x17
     c02:	9b 01       	movw	r18, r22
     c04:	ac 01       	movw	r20, r24
     c06:	68 8d       	ldd	r22, Y+24	; 0x18
     c08:	79 8d       	ldd	r23, Y+25	; 0x19
     c0a:	8a 8d       	ldd	r24, Y+26	; 0x1a
     c0c:	9b 8d       	ldd	r25, Y+27	; 0x1b
		
		integrated_error += position_error;
     c0e:	0b d1       	rcall	.+534    	; 0xe26 <__subsf3>
     c10:	c6 2e       	mov	r12, r22
     c12:	07 2f       	mov	r16, r23
     c14:	e8 2e       	mov	r14, r24
     c16:	d9 2e       	mov	r13, r25
     c18:	26 2f       	mov	r18, r22
     c1a:	37 2f       	mov	r19, r23
     c1c:	48 2f       	mov	r20, r24
     c1e:	59 2f       	mov	r21, r25
     c20:	6c 85       	ldd	r22, Y+12	; 0x0c
     c22:	7d 85       	ldd	r23, Y+13	; 0x0d
     c24:	8e 85       	ldd	r24, Y+14	; 0x0e
		velocity = 0.95 * velocity + 0.05 * (position_error - prev_position_error);
     c26:	9f 85       	ldd	r25, Y+15	; 0x0f
     c28:	ff d0       	rcall	.+510    	; 0xe28 <__addsf3>
     c2a:	6c 87       	std	Y+12, r22	; 0x0c
     c2c:	7d 87       	std	Y+13, r23	; 0x0d
     c2e:	8e 87       	std	Y+14, r24	; 0x0e
     c30:	9f 87       	std	Y+15, r25	; 0x0f
     c32:	23 e3       	ldi	r18, 0x33	; 51
     c34:	33 e3       	ldi	r19, 0x33	; 51
     c36:	43 e7       	ldi	r20, 0x73	; 115
     c38:	5f e3       	ldi	r21, 0x3F	; 63
     c3a:	68 89       	ldd	r22, Y+16	; 0x10
     c3c:	79 89       	ldd	r23, Y+17	; 0x11
     c3e:	8a 89       	ldd	r24, Y+18	; 0x12
     c40:	9b 89       	ldd	r25, Y+19	; 0x13
     c42:	a4 d2       	rcall	.+1352   	; 0x118c <__mulsf3>
     c44:	4b 01       	movw	r8, r22
     c46:	5c 01       	movw	r10, r24
     c48:	23 2d       	mov	r18, r3
     c4a:	31 2f       	mov	r19, r17
     c4c:	42 2d       	mov	r20, r2
     c4e:	57 2d       	mov	r21, r7
     c50:	6c 2d       	mov	r22, r12
     c52:	70 2f       	mov	r23, r16
     c54:	8e 2d       	mov	r24, r14
     c56:	9d 2d       	mov	r25, r13
     c58:	e6 d0       	rcall	.+460    	; 0xe26 <__subsf3>
     c5a:	2d ec       	ldi	r18, 0xCD	; 205
     c5c:	3c ec       	ldi	r19, 0xCC	; 204
     c5e:	4c e4       	ldi	r20, 0x4C	; 76
     c60:	5d e3       	ldi	r21, 0x3D	; 61
     c62:	94 d2       	rcall	.+1320   	; 0x118c <__mulsf3>

		float voltage = Ki * integrated_error + Kp * position_error + Kd * velocity;
     c64:	a5 01       	movw	r20, r10
     c66:	94 01       	movw	r18, r8
     c68:	df d0       	rcall	.+446    	; 0xe28 <__addsf3>
     c6a:	68 8b       	std	Y+16, r22	; 0x10
     c6c:	79 8b       	std	Y+17, r23	; 0x11
     c6e:	8a 8b       	std	Y+18, r24	; 0x12
     c70:	9b 8b       	std	Y+19, r25	; 0x13
     c72:	2e ed       	ldi	r18, 0xDE	; 222
     c74:	3d e6       	ldi	r19, 0x6D	; 109
     c76:	4e ed       	ldi	r20, 0xDE	; 222
     c78:	5b e3       	ldi	r21, 0x3B	; 59
     c7a:	6c 85       	ldd	r22, Y+12	; 0x0c
     c7c:	7d 85       	ldd	r23, Y+13	; 0x0d
     c7e:	8e 85       	ldd	r24, Y+14	; 0x0e
     c80:	9f 85       	ldd	r25, Y+15	; 0x0f
     c82:	84 d2       	rcall	.+1288   	; 0x118c <__mulsf3>
     c84:	4b 01       	movw	r8, r22
     c86:	5c 01       	movw	r10, r24
     c88:	2b e4       	ldi	r18, 0x4B	; 75
     c8a:	37 e3       	ldi	r19, 0x37	; 55
     c8c:	49 e5       	ldi	r20, 0x59	; 89
     c8e:	50 e4       	ldi	r21, 0x40	; 64
     c90:	6c 2d       	mov	r22, r12
     c92:	70 2f       	mov	r23, r16
     c94:	8e 2d       	mov	r24, r14
     c96:	9d 2d       	mov	r25, r13
     c98:	79 d2       	rcall	.+1266   	; 0x118c <__mulsf3>
     c9a:	9b 01       	movw	r18, r22
     c9c:	ac 01       	movw	r20, r24
     c9e:	c5 01       	movw	r24, r10
     ca0:	b4 01       	movw	r22, r8
     ca2:	c2 d0       	rcall	.+388    	; 0xe28 <__addsf3>
     ca4:	4b 01       	movw	r8, r22
     ca6:	5c 01       	movw	r10, r24
     ca8:	2f e8       	ldi	r18, 0x8F	; 143
     caa:	32 ec       	ldi	r19, 0xC2	; 194
     cac:	47 e0       	ldi	r20, 0x07	; 7
     cae:	52 e4       	ldi	r21, 0x42	; 66
     cb0:	68 89       	ldd	r22, Y+16	; 0x10
     cb2:	79 89       	ldd	r23, Y+17	; 0x11
     cb4:	8a 89       	ldd	r24, Y+18	; 0x12
     cb6:	9b 89       	ldd	r25, Y+19	; 0x13

		prev_position_error = position_error;

		bool voltage_negative = (voltage < 0);

		if (voltage_negative) {
     cb8:	69 d2       	rcall	.+1234   	; 0x118c <__mulsf3>
     cba:	9b 01       	movw	r18, r22
     cbc:	ac 01       	movw	r20, r24
     cbe:	c5 01       	movw	r24, r10
     cc0:	b4 01       	movw	r22, r8
     cc2:	b2 d0       	rcall	.+356    	; 0xe28 <__addsf3>
     cc4:	2b 01       	movw	r4, r22
			voltage = -voltage;
     cc6:	3c 01       	movw	r6, r24
     cc8:	20 e0       	ldi	r18, 0x00	; 0
     cca:	30 e0       	ldi	r19, 0x00	; 0
		float position_error = position_reference - position;
		
		integrated_error += position_error;
		velocity = 0.95 * velocity + 0.05 * (position_error - prev_position_error);

		float voltage = Ki * integrated_error + Kp * position_error + Kd * velocity;
     ccc:	a9 01       	movw	r20, r18
     cce:	10 d1       	rcall	.+544    	; 0xef0 <__cmpsf2>

		if (voltage_negative) {
			voltage = -voltage;
		}

		voltage += deadband;
     cd0:	88 23       	and	r24, r24
     cd2:	24 f4       	brge	.+8      	; 0xcdc <main+0x1a4>
     cd4:	c3 01       	movw	r24, r6
     cd6:	b2 01       	movw	r22, r4
     cd8:	90 58       	subi	r25, 0x80	; 128
     cda:	02 c0       	rjmp	.+4      	; 0xce0 <main+0x1a8>

		if (voltage > 200) {
     cdc:	c3 01       	movw	r24, r6
     cde:	b2 01       	movw	r22, r4
     ce0:	20 e0       	ldi	r18, 0x00	; 0
     ce2:	30 e0       	ldi	r19, 0x00	; 0
     ce4:	40 ea       	ldi	r20, 0xA0	; 160
     ce6:	51 e4       	ldi	r21, 0x41	; 65
			voltage = 200;
     ce8:	9f d0       	rcall	.+318    	; 0xe28 <__addsf3>
     cea:	4b 01       	movw	r8, r22
     cec:	5c 01       	movw	r10, r24
     cee:	20 e0       	ldi	r18, 0x00	; 0
     cf0:	30 e0       	ldi	r19, 0x00	; 0
     cf2:	48 e4       	ldi	r20, 0x48	; 72
		}

		motor_set((uint8_t)voltage, voltage_negative ? DIR_LEFT : DIR_RIGHT);
     cf4:	53 e4       	ldi	r21, 0x43	; 67
     cf6:	46 d2       	rcall	.+1164   	; 0x1184 <__gesf2>
     cf8:	18 16       	cp	r1, r24
     cfa:	44 f4       	brge	.+16     	; 0xd0c <main+0x1d4>
     cfc:	0f 2e       	mov	r0, r31
     cfe:	81 2c       	mov	r8, r1
     d00:	91 2c       	mov	r9, r1
     d02:	f8 e4       	ldi	r31, 0x48	; 72
     d04:	af 2e       	mov	r10, r31
     d06:	f3 e4       	ldi	r31, 0x43	; 67
     d08:	bf 2e       	mov	r11, r31
     d0a:	f0 2d       	mov	r31, r0
     d0c:	20 e0       	ldi	r18, 0x00	; 0
     d0e:	30 e0       	ldi	r19, 0x00	; 0
     d10:	a9 01       	movw	r20, r18
     d12:	c3 01       	movw	r24, r6
     d14:	b2 01       	movw	r22, r4
     d16:	ec d0       	rcall	.+472    	; 0xef0 <__cmpsf2>

		
		// Receive a can message
		CanFrame_t frame;
		if (can_rx_message(&frame)) {
     d18:	88 0f       	add	r24, r24
     d1a:	88 0b       	sbc	r24, r24
     d1c:	18 2f       	mov	r17, r24
     d1e:	1f 21       	and	r17, r15
     d20:	1f 25       	eor	r17, r15
     d22:	c5 01       	movw	r24, r10
			if (frame.data.u8[3] == 1) {
     d24:	b4 01       	movw	r22, r8
     d26:	50 d1       	rcall	.+672    	; 0xfc8 <__fixunssfsi>
     d28:	86 2f       	mov	r24, r22
				song_play(SONG_END);
     d2a:	61 2f       	mov	r22, r17
     d2c:	cb db       	rcall	.-2154   	; 0x4c4 <motor_set>
     d2e:	ce 01       	movw	r24, r28
			} else if (frame.data.u8[3] == 2) {
     d30:	01 96       	adiw	r24, 0x01	; 1
				song_play(SONG_START);
     d32:	4e db       	rcall	.-2404   	; 0x3d0 <can_rx_message>
     d34:	88 23       	and	r24, r24
     d36:	09 f4       	brne	.+2      	; 0xd3a <main+0x202>
			} else if (frame.data.u8[3] == 3) {
     d38:	6b c0       	rjmp	.+214    	; 0xe10 <main+0x2d8>
				song_play(SONG_LOADING);
     d3a:	8f 81       	ldd	r24, Y+7	; 0x07
     d3c:	81 30       	cpi	r24, 0x01	; 1
     d3e:	19 f4       	brne	.+6      	; 0xd46 <main+0x20e>
     d40:	80 e0       	ldi	r24, 0x00	; 0
			} else {
				// Exctract values from can message
				int8_t joystick_x = frame.data.i8[0];
				uint8_t slider = frame.data.u8[1];
     d42:	d9 dc       	rcall	.-1614   	; 0x6f6 <song_play>
				uint8_t should_shoot = frame.data.u8[2];
     d44:	65 c0       	rjmp	.+202    	; 0xe10 <main+0x2d8>


				// Set servo deflection
				int16_t servo_defl = 100 * (joystick_x - 40 + 127) / 255;
     d46:	82 30       	cpi	r24, 0x02	; 2
     d48:	19 f4       	brne	.+6      	; 0xd50 <main+0x218>
     d4a:	8f 2d       	mov	r24, r15
     d4c:	d4 dc       	rcall	.-1624   	; 0x6f6 <song_play>
     d4e:	60 c0       	rjmp	.+192    	; 0xe10 <main+0x2d8>
     d50:	83 30       	cpi	r24, 0x03	; 3
     d52:	19 f4       	brne	.+6      	; 0xd5a <main+0x222>
     d54:	82 e0       	ldi	r24, 0x02	; 2
     d56:	cf dc       	rcall	.-1634   	; 0x6f6 <song_play>
     d58:	5b c0       	rjmp	.+182    	; 0xe10 <main+0x2d8>
     d5a:	1d 81       	ldd	r17, Y+5	; 0x05
     d5c:	3e 80       	ldd	r3, Y+6	; 0x06
     d5e:	2c 81       	ldd	r18, Y+4	; 0x04
     d60:	02 2e       	mov	r0, r18
     d62:	00 0c       	add	r0, r0
     d64:	33 0b       	sbc	r19, r19
     d66:	29 5a       	subi	r18, 0xA9	; 169
     d68:	3f 4f       	sbci	r19, 0xFF	; 255
     d6a:	44 e6       	ldi	r20, 0x64	; 100
			
				if (servo_defl > 100) servo_defl = 100;
				if (servo_defl < 0) servo_defl = 0;

				pwm_set_servo_deflection(servo_defl);
     d6c:	42 9f       	mul	r20, r18
     d6e:	c0 01       	movw	r24, r0
     d70:	43 9f       	mul	r20, r19
     d72:	90 0d       	add	r25, r0
     d74:	11 24       	eor	r1, r1
     d76:	6f ef       	ldi	r22, 0xFF	; 255
			

				// Shoot if needed
				if (should_shoot) {
     d78:	70 e0       	ldi	r23, 0x00	; 0
					shooter_shoot();
     d7a:	7a d2       	rcall	.+1268   	; 0x1270 <__divmodhi4>
     d7c:	65 36       	cpi	r22, 0x65	; 101
				}
			

				// Set the position reference for the motor
				position_reference = slider;
     d7e:	71 05       	cpc	r23, r1
     d80:	14 f0       	brlt	.+4      	; 0xd86 <main+0x24e>
     d82:	64 e6       	ldi	r22, 0x64	; 100
     d84:	70 e0       	ldi	r23, 0x00	; 0
     d86:	cb 01       	movw	r24, r22
     d88:	99 23       	and	r25, r25
     d8a:	0c f4       	brge	.+2      	; 0xd8e <main+0x256>
     d8c:	80 e0       	ldi	r24, 0x00	; 0
     d8e:	9f de       	rcall	.-706    	; 0xace <pwm_set_servo_deflection>
				if (position_reference < 5) position_reference = 5;
     d90:	31 10       	cpse	r3, r1
     d92:	fa db       	rcall	.-2060   	; 0x588 <shooter_shoot>
     d94:	61 2f       	mov	r22, r17
     d96:	70 e0       	ldi	r23, 0x00	; 0
     d98:	80 e0       	ldi	r24, 0x00	; 0
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	41 d1       	rcall	.+642    	; 0x1020 <__floatunsisf>
				if (position_reference > 250) position_reference = 250;
     d9e:	68 8f       	std	Y+24, r22	; 0x18
     da0:	79 8f       	std	Y+25, r23	; 0x19
     da2:	8a 8f       	std	Y+26, r24	; 0x1a
     da4:	9b 8f       	std	Y+27, r25	; 0x1b
     da6:	20 e0       	ldi	r18, 0x00	; 0
     da8:	30 e0       	ldi	r19, 0x00	; 0
     daa:	40 ea       	ldi	r20, 0xA0	; 160
     dac:	50 e4       	ldi	r21, 0x40	; 64
     dae:	a0 d0       	rcall	.+320    	; 0xef0 <__cmpsf2>
     db0:	88 23       	and	r24, r24
     db2:	a4 f0       	brlt	.+40     	; 0xddc <main+0x2a4>
     db4:	20 e0       	ldi	r18, 0x00	; 0
     db6:	30 e0       	ldi	r19, 0x00	; 0
     db8:	4a e7       	ldi	r20, 0x7A	; 122
     dba:	53 e4       	ldi	r21, 0x43	; 67
     dbc:	68 8d       	ldd	r22, Y+24	; 0x18
     dbe:	79 8d       	ldd	r23, Y+25	; 0x19
     dc0:	8a 8d       	ldd	r24, Y+26	; 0x1a
     dc2:	9b 8d       	ldd	r25, Y+27	; 0x1b
     dc4:	df d1       	rcall	.+958    	; 0x1184 <__gesf2>
				}
			

				// Set the position reference for the motor
				position_reference = slider;
				if (position_reference < 5) position_reference = 5;
     dc6:	18 16       	cp	r1, r24
     dc8:	8c f4       	brge	.+34     	; 0xdec <main+0x2b4>
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	aa e7       	ldi	r26, 0x7A	; 122
     dd0:	b3 e4       	ldi	r27, 0x43	; 67
     dd2:	88 8f       	std	Y+24, r24	; 0x18
     dd4:	99 8f       	std	Y+25, r25	; 0x19
				if (position_reference > 250) position_reference = 250;

			
				// Send the return message
				frame.id = 0x120;
     dd6:	aa 8f       	std	Y+26, r26	; 0x1a
     dd8:	bb 8f       	std	Y+27, r27	; 0x1b
     dda:	08 c0       	rjmp	.+16     	; 0xdec <main+0x2b4>
     ddc:	80 e0       	ldi	r24, 0x00	; 0
				frame.length = 0x2;
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	a0 ea       	ldi	r26, 0xA0	; 160
			
				frame.data.u8[0] = adc_read(AdcCh_CH0);
     de2:	b0 e4       	ldi	r27, 0x40	; 64
     de4:	88 8f       	std	Y+24, r24	; 0x18
     de6:	99 8f       	std	Y+25, r25	; 0x19
     de8:	aa 8f       	std	Y+26, r26	; 0x1a
				frame.data.u8[1] = position;
     dea:	bb 8f       	std	Y+27, r27	; 0x1b
     dec:	a0 e2       	ldi	r26, 0x20	; 32
     dee:	b1 e0       	ldi	r27, 0x01	; 1
     df0:	ba 83       	std	Y+2, r27	; 0x02
     df2:	a9 83       	std	Y+1, r26	; 0x01
     df4:	b2 e0       	ldi	r27, 0x02	; 2
     df6:	bb 83       	std	Y+3, r27	; 0x03

				can_tx_message(&frame);
     df8:	80 e0       	ldi	r24, 0x00	; 0
     dfa:	65 da       	rcall	.-2870   	; 0x2c6 <adc_read>
     dfc:	8c 83       	std	Y+4, r24	; 0x04
     dfe:	6c 89       	ldd	r22, Y+20	; 0x14
     e00:	7d 89       	ldd	r23, Y+21	; 0x15
     e02:	8e 89       	ldd	r24, Y+22	; 0x16
     e04:	9f 89       	ldd	r25, Y+23	; 0x17
     e06:	e0 d0       	rcall	.+448    	; 0xfc8 <__fixunssfsi>
     e08:	6d 83       	std	Y+5, r22	; 0x05
     e0a:	ce 01       	movw	r24, r28
		integrated_error += position_error;
		velocity = 0.95 * velocity + 0.05 * (position_error - prev_position_error);

		float voltage = Ki * integrated_error + Kp * position_error + Kd * velocity;

		prev_position_error = position_error;
     e0c:	01 96       	adiw	r24, 0x01	; 1
     e0e:	9b da       	rcall	.-2762   	; 0x346 <can_tx_message>
     e10:	8f e3       	ldi	r24, 0x3F	; 63
     e12:	9c e9       	ldi	r25, 0x9C	; 156
				can_tx_message(&frame);
			}
		}
		
		_delay_ms(10);
    }
     e14:	01 97       	sbiw	r24, 0x01	; 1
     e16:	f1 f7       	brne	.-4      	; 0xe14 <main+0x2dc>
     e18:	00 c0       	rjmp	.+0      	; 0xe1a <main+0x2e2>
     e1a:	00 00       	nop
     e1c:	3c 2c       	mov	r3, r12
     e1e:	10 2f       	mov	r17, r16
     e20:	2e 2c       	mov	r2, r14
     e22:	7d 2c       	mov	r7, r13
     e24:	da ce       	rjmp	.-588    	; 0xbda <main+0xa2>

00000e26 <__subsf3>:
     e26:	50 58       	subi	r21, 0x80	; 128

00000e28 <__addsf3>:
     e28:	bb 27       	eor	r27, r27
     e2a:	aa 27       	eor	r26, r26
     e2c:	0e d0       	rcall	.+28     	; 0xe4a <__addsf3x>
     e2e:	70 c1       	rjmp	.+736    	; 0x1110 <__fp_round>
     e30:	61 d1       	rcall	.+706    	; 0x10f4 <__fp_pscA>
     e32:	30 f0       	brcs	.+12     	; 0xe40 <__addsf3+0x18>
     e34:	66 d1       	rcall	.+716    	; 0x1102 <__fp_pscB>
     e36:	20 f0       	brcs	.+8      	; 0xe40 <__addsf3+0x18>
     e38:	31 f4       	brne	.+12     	; 0xe46 <__addsf3+0x1e>
     e3a:	9f 3f       	cpi	r25, 0xFF	; 255
     e3c:	11 f4       	brne	.+4      	; 0xe42 <__addsf3+0x1a>
     e3e:	1e f4       	brtc	.+6      	; 0xe46 <__addsf3+0x1e>
     e40:	56 c1       	rjmp	.+684    	; 0x10ee <__fp_nan>
     e42:	0e f4       	brtc	.+2      	; 0xe46 <__addsf3+0x1e>
     e44:	e0 95       	com	r30
     e46:	e7 fb       	bst	r30, 7
     e48:	4c c1       	rjmp	.+664    	; 0x10e2 <__fp_inf>

00000e4a <__addsf3x>:
     e4a:	e9 2f       	mov	r30, r25
     e4c:	72 d1       	rcall	.+740    	; 0x1132 <__fp_split3>
     e4e:	80 f3       	brcs	.-32     	; 0xe30 <__addsf3+0x8>
     e50:	ba 17       	cp	r27, r26
     e52:	62 07       	cpc	r22, r18
     e54:	73 07       	cpc	r23, r19
     e56:	84 07       	cpc	r24, r20
     e58:	95 07       	cpc	r25, r21
     e5a:	18 f0       	brcs	.+6      	; 0xe62 <__addsf3x+0x18>
     e5c:	71 f4       	brne	.+28     	; 0xe7a <__addsf3x+0x30>
     e5e:	9e f5       	brtc	.+102    	; 0xec6 <__addsf3x+0x7c>
     e60:	8a c1       	rjmp	.+788    	; 0x1176 <__fp_zero>
     e62:	0e f4       	brtc	.+2      	; 0xe66 <__addsf3x+0x1c>
     e64:	e0 95       	com	r30
     e66:	0b 2e       	mov	r0, r27
     e68:	ba 2f       	mov	r27, r26
     e6a:	a0 2d       	mov	r26, r0
     e6c:	0b 01       	movw	r0, r22
     e6e:	b9 01       	movw	r22, r18
     e70:	90 01       	movw	r18, r0
     e72:	0c 01       	movw	r0, r24
     e74:	ca 01       	movw	r24, r20
     e76:	a0 01       	movw	r20, r0
     e78:	11 24       	eor	r1, r1
     e7a:	ff 27       	eor	r31, r31
     e7c:	59 1b       	sub	r21, r25
     e7e:	99 f0       	breq	.+38     	; 0xea6 <__addsf3x+0x5c>
     e80:	59 3f       	cpi	r21, 0xF9	; 249
     e82:	50 f4       	brcc	.+20     	; 0xe98 <__addsf3x+0x4e>
     e84:	50 3e       	cpi	r21, 0xE0	; 224
     e86:	68 f1       	brcs	.+90     	; 0xee2 <__addsf3x+0x98>
     e88:	1a 16       	cp	r1, r26
     e8a:	f0 40       	sbci	r31, 0x00	; 0
     e8c:	a2 2f       	mov	r26, r18
     e8e:	23 2f       	mov	r18, r19
     e90:	34 2f       	mov	r19, r20
     e92:	44 27       	eor	r20, r20
     e94:	58 5f       	subi	r21, 0xF8	; 248
     e96:	f3 cf       	rjmp	.-26     	; 0xe7e <__addsf3x+0x34>
     e98:	46 95       	lsr	r20
     e9a:	37 95       	ror	r19
     e9c:	27 95       	ror	r18
     e9e:	a7 95       	ror	r26
     ea0:	f0 40       	sbci	r31, 0x00	; 0
     ea2:	53 95       	inc	r21
     ea4:	c9 f7       	brne	.-14     	; 0xe98 <__addsf3x+0x4e>
     ea6:	7e f4       	brtc	.+30     	; 0xec6 <__addsf3x+0x7c>
     ea8:	1f 16       	cp	r1, r31
     eaa:	ba 0b       	sbc	r27, r26
     eac:	62 0b       	sbc	r22, r18
     eae:	73 0b       	sbc	r23, r19
     eb0:	84 0b       	sbc	r24, r20
     eb2:	ba f0       	brmi	.+46     	; 0xee2 <__addsf3x+0x98>
     eb4:	91 50       	subi	r25, 0x01	; 1
     eb6:	a1 f0       	breq	.+40     	; 0xee0 <__addsf3x+0x96>
     eb8:	ff 0f       	add	r31, r31
     eba:	bb 1f       	adc	r27, r27
     ebc:	66 1f       	adc	r22, r22
     ebe:	77 1f       	adc	r23, r23
     ec0:	88 1f       	adc	r24, r24
     ec2:	c2 f7       	brpl	.-16     	; 0xeb4 <__addsf3x+0x6a>
     ec4:	0e c0       	rjmp	.+28     	; 0xee2 <__addsf3x+0x98>
     ec6:	ba 0f       	add	r27, r26
     ec8:	62 1f       	adc	r22, r18
     eca:	73 1f       	adc	r23, r19
     ecc:	84 1f       	adc	r24, r20
     ece:	48 f4       	brcc	.+18     	; 0xee2 <__addsf3x+0x98>
     ed0:	87 95       	ror	r24
     ed2:	77 95       	ror	r23
     ed4:	67 95       	ror	r22
     ed6:	b7 95       	ror	r27
     ed8:	f7 95       	ror	r31
     eda:	9e 3f       	cpi	r25, 0xFE	; 254
     edc:	08 f0       	brcs	.+2      	; 0xee0 <__addsf3x+0x96>
     ede:	b3 cf       	rjmp	.-154    	; 0xe46 <__addsf3+0x1e>
     ee0:	93 95       	inc	r25
     ee2:	88 0f       	add	r24, r24
     ee4:	08 f0       	brcs	.+2      	; 0xee8 <__addsf3x+0x9e>
     ee6:	99 27       	eor	r25, r25
     ee8:	ee 0f       	add	r30, r30
     eea:	97 95       	ror	r25
     eec:	87 95       	ror	r24
     eee:	08 95       	ret

00000ef0 <__cmpsf2>:
     ef0:	d4 d0       	rcall	.+424    	; 0x109a <__fp_cmp>
     ef2:	08 f4       	brcc	.+2      	; 0xef6 <__cmpsf2+0x6>
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	08 95       	ret

00000ef8 <__divsf3>:
     ef8:	0c d0       	rcall	.+24     	; 0xf12 <__divsf3x>
     efa:	0a c1       	rjmp	.+532    	; 0x1110 <__fp_round>
     efc:	02 d1       	rcall	.+516    	; 0x1102 <__fp_pscB>
     efe:	40 f0       	brcs	.+16     	; 0xf10 <__divsf3+0x18>
     f00:	f9 d0       	rcall	.+498    	; 0x10f4 <__fp_pscA>
     f02:	30 f0       	brcs	.+12     	; 0xf10 <__divsf3+0x18>
     f04:	21 f4       	brne	.+8      	; 0xf0e <__divsf3+0x16>
     f06:	5f 3f       	cpi	r21, 0xFF	; 255
     f08:	19 f0       	breq	.+6      	; 0xf10 <__divsf3+0x18>
     f0a:	eb c0       	rjmp	.+470    	; 0x10e2 <__fp_inf>
     f0c:	51 11       	cpse	r21, r1
     f0e:	34 c1       	rjmp	.+616    	; 0x1178 <__fp_szero>
     f10:	ee c0       	rjmp	.+476    	; 0x10ee <__fp_nan>

00000f12 <__divsf3x>:
     f12:	0f d1       	rcall	.+542    	; 0x1132 <__fp_split3>
     f14:	98 f3       	brcs	.-26     	; 0xefc <__divsf3+0x4>

00000f16 <__divsf3_pse>:
     f16:	99 23       	and	r25, r25
     f18:	c9 f3       	breq	.-14     	; 0xf0c <__divsf3+0x14>
     f1a:	55 23       	and	r21, r21
     f1c:	b1 f3       	breq	.-20     	; 0xf0a <__divsf3+0x12>
     f1e:	95 1b       	sub	r25, r21
     f20:	55 0b       	sbc	r21, r21
     f22:	bb 27       	eor	r27, r27
     f24:	aa 27       	eor	r26, r26
     f26:	62 17       	cp	r22, r18
     f28:	73 07       	cpc	r23, r19
     f2a:	84 07       	cpc	r24, r20
     f2c:	38 f0       	brcs	.+14     	; 0xf3c <__divsf3_pse+0x26>
     f2e:	9f 5f       	subi	r25, 0xFF	; 255
     f30:	5f 4f       	sbci	r21, 0xFF	; 255
     f32:	22 0f       	add	r18, r18
     f34:	33 1f       	adc	r19, r19
     f36:	44 1f       	adc	r20, r20
     f38:	aa 1f       	adc	r26, r26
     f3a:	a9 f3       	breq	.-22     	; 0xf26 <__divsf3_pse+0x10>
     f3c:	33 d0       	rcall	.+102    	; 0xfa4 <__divsf3_pse+0x8e>
     f3e:	0e 2e       	mov	r0, r30
     f40:	3a f0       	brmi	.+14     	; 0xf50 <__divsf3_pse+0x3a>
     f42:	e0 e8       	ldi	r30, 0x80	; 128
     f44:	30 d0       	rcall	.+96     	; 0xfa6 <__divsf3_pse+0x90>
     f46:	91 50       	subi	r25, 0x01	; 1
     f48:	50 40       	sbci	r21, 0x00	; 0
     f4a:	e6 95       	lsr	r30
     f4c:	00 1c       	adc	r0, r0
     f4e:	ca f7       	brpl	.-14     	; 0xf42 <__divsf3_pse+0x2c>
     f50:	29 d0       	rcall	.+82     	; 0xfa4 <__divsf3_pse+0x8e>
     f52:	fe 2f       	mov	r31, r30
     f54:	27 d0       	rcall	.+78     	; 0xfa4 <__divsf3_pse+0x8e>
     f56:	66 0f       	add	r22, r22
     f58:	77 1f       	adc	r23, r23
     f5a:	88 1f       	adc	r24, r24
     f5c:	bb 1f       	adc	r27, r27
     f5e:	26 17       	cp	r18, r22
     f60:	37 07       	cpc	r19, r23
     f62:	48 07       	cpc	r20, r24
     f64:	ab 07       	cpc	r26, r27
     f66:	b0 e8       	ldi	r27, 0x80	; 128
     f68:	09 f0       	breq	.+2      	; 0xf6c <__divsf3_pse+0x56>
     f6a:	bb 0b       	sbc	r27, r27
     f6c:	80 2d       	mov	r24, r0
     f6e:	bf 01       	movw	r22, r30
     f70:	ff 27       	eor	r31, r31
     f72:	93 58       	subi	r25, 0x83	; 131
     f74:	5f 4f       	sbci	r21, 0xFF	; 255
     f76:	2a f0       	brmi	.+10     	; 0xf82 <__divsf3_pse+0x6c>
     f78:	9e 3f       	cpi	r25, 0xFE	; 254
     f7a:	51 05       	cpc	r21, r1
     f7c:	68 f0       	brcs	.+26     	; 0xf98 <__divsf3_pse+0x82>
     f7e:	b1 c0       	rjmp	.+354    	; 0x10e2 <__fp_inf>
     f80:	fb c0       	rjmp	.+502    	; 0x1178 <__fp_szero>
     f82:	5f 3f       	cpi	r21, 0xFF	; 255
     f84:	ec f3       	brlt	.-6      	; 0xf80 <__divsf3_pse+0x6a>
     f86:	98 3e       	cpi	r25, 0xE8	; 232
     f88:	dc f3       	brlt	.-10     	; 0xf80 <__divsf3_pse+0x6a>
     f8a:	86 95       	lsr	r24
     f8c:	77 95       	ror	r23
     f8e:	67 95       	ror	r22
     f90:	b7 95       	ror	r27
     f92:	f7 95       	ror	r31
     f94:	9f 5f       	subi	r25, 0xFF	; 255
     f96:	c9 f7       	brne	.-14     	; 0xf8a <__divsf3_pse+0x74>
     f98:	88 0f       	add	r24, r24
     f9a:	91 1d       	adc	r25, r1
     f9c:	96 95       	lsr	r25
     f9e:	87 95       	ror	r24
     fa0:	97 f9       	bld	r25, 7
     fa2:	08 95       	ret
     fa4:	e1 e0       	ldi	r30, 0x01	; 1
     fa6:	66 0f       	add	r22, r22
     fa8:	77 1f       	adc	r23, r23
     faa:	88 1f       	adc	r24, r24
     fac:	bb 1f       	adc	r27, r27
     fae:	62 17       	cp	r22, r18
     fb0:	73 07       	cpc	r23, r19
     fb2:	84 07       	cpc	r24, r20
     fb4:	ba 07       	cpc	r27, r26
     fb6:	20 f0       	brcs	.+8      	; 0xfc0 <__divsf3_pse+0xaa>
     fb8:	62 1b       	sub	r22, r18
     fba:	73 0b       	sbc	r23, r19
     fbc:	84 0b       	sbc	r24, r20
     fbe:	ba 0b       	sbc	r27, r26
     fc0:	ee 1f       	adc	r30, r30
     fc2:	88 f7       	brcc	.-30     	; 0xfa6 <__divsf3_pse+0x90>
     fc4:	e0 95       	com	r30
     fc6:	08 95       	ret

00000fc8 <__fixunssfsi>:
     fc8:	bc d0       	rcall	.+376    	; 0x1142 <__fp_splitA>
     fca:	88 f0       	brcs	.+34     	; 0xfee <__fixunssfsi+0x26>
     fcc:	9f 57       	subi	r25, 0x7F	; 127
     fce:	90 f0       	brcs	.+36     	; 0xff4 <__fixunssfsi+0x2c>
     fd0:	b9 2f       	mov	r27, r25
     fd2:	99 27       	eor	r25, r25
     fd4:	b7 51       	subi	r27, 0x17	; 23
     fd6:	a0 f0       	brcs	.+40     	; 0x1000 <__fixunssfsi+0x38>
     fd8:	d1 f0       	breq	.+52     	; 0x100e <__fixunssfsi+0x46>
     fda:	66 0f       	add	r22, r22
     fdc:	77 1f       	adc	r23, r23
     fde:	88 1f       	adc	r24, r24
     fe0:	99 1f       	adc	r25, r25
     fe2:	1a f0       	brmi	.+6      	; 0xfea <__fixunssfsi+0x22>
     fe4:	ba 95       	dec	r27
     fe6:	c9 f7       	brne	.-14     	; 0xfda <__fixunssfsi+0x12>
     fe8:	12 c0       	rjmp	.+36     	; 0x100e <__fixunssfsi+0x46>
     fea:	b1 30       	cpi	r27, 0x01	; 1
     fec:	81 f0       	breq	.+32     	; 0x100e <__fixunssfsi+0x46>
     fee:	c3 d0       	rcall	.+390    	; 0x1176 <__fp_zero>
     ff0:	b1 e0       	ldi	r27, 0x01	; 1
     ff2:	08 95       	ret
     ff4:	c0 c0       	rjmp	.+384    	; 0x1176 <__fp_zero>
     ff6:	67 2f       	mov	r22, r23
     ff8:	78 2f       	mov	r23, r24
     ffa:	88 27       	eor	r24, r24
     ffc:	b8 5f       	subi	r27, 0xF8	; 248
     ffe:	39 f0       	breq	.+14     	; 0x100e <__fixunssfsi+0x46>
    1000:	b9 3f       	cpi	r27, 0xF9	; 249
    1002:	cc f3       	brlt	.-14     	; 0xff6 <__fixunssfsi+0x2e>
    1004:	86 95       	lsr	r24
    1006:	77 95       	ror	r23
    1008:	67 95       	ror	r22
    100a:	b3 95       	inc	r27
    100c:	d9 f7       	brne	.-10     	; 0x1004 <__fixunssfsi+0x3c>
    100e:	3e f4       	brtc	.+14     	; 0x101e <__fixunssfsi+0x56>
    1010:	90 95       	com	r25
    1012:	80 95       	com	r24
    1014:	70 95       	com	r23
    1016:	61 95       	neg	r22
    1018:	7f 4f       	sbci	r23, 0xFF	; 255
    101a:	8f 4f       	sbci	r24, 0xFF	; 255
    101c:	9f 4f       	sbci	r25, 0xFF	; 255
    101e:	08 95       	ret

00001020 <__floatunsisf>:
    1020:	e8 94       	clt
    1022:	09 c0       	rjmp	.+18     	; 0x1036 <__floatsisf+0x12>

00001024 <__floatsisf>:
    1024:	97 fb       	bst	r25, 7
    1026:	3e f4       	brtc	.+14     	; 0x1036 <__floatsisf+0x12>
    1028:	90 95       	com	r25
    102a:	80 95       	com	r24
    102c:	70 95       	com	r23
    102e:	61 95       	neg	r22
    1030:	7f 4f       	sbci	r23, 0xFF	; 255
    1032:	8f 4f       	sbci	r24, 0xFF	; 255
    1034:	9f 4f       	sbci	r25, 0xFF	; 255
    1036:	99 23       	and	r25, r25
    1038:	a9 f0       	breq	.+42     	; 0x1064 <__floatsisf+0x40>
    103a:	f9 2f       	mov	r31, r25
    103c:	96 e9       	ldi	r25, 0x96	; 150
    103e:	bb 27       	eor	r27, r27
    1040:	93 95       	inc	r25
    1042:	f6 95       	lsr	r31
    1044:	87 95       	ror	r24
    1046:	77 95       	ror	r23
    1048:	67 95       	ror	r22
    104a:	b7 95       	ror	r27
    104c:	f1 11       	cpse	r31, r1
    104e:	f8 cf       	rjmp	.-16     	; 0x1040 <__floatsisf+0x1c>
    1050:	fa f4       	brpl	.+62     	; 0x1090 <__floatsisf+0x6c>
    1052:	bb 0f       	add	r27, r27
    1054:	11 f4       	brne	.+4      	; 0x105a <__floatsisf+0x36>
    1056:	60 ff       	sbrs	r22, 0
    1058:	1b c0       	rjmp	.+54     	; 0x1090 <__floatsisf+0x6c>
    105a:	6f 5f       	subi	r22, 0xFF	; 255
    105c:	7f 4f       	sbci	r23, 0xFF	; 255
    105e:	8f 4f       	sbci	r24, 0xFF	; 255
    1060:	9f 4f       	sbci	r25, 0xFF	; 255
    1062:	16 c0       	rjmp	.+44     	; 0x1090 <__floatsisf+0x6c>
    1064:	88 23       	and	r24, r24
    1066:	11 f0       	breq	.+4      	; 0x106c <__floatsisf+0x48>
    1068:	96 e9       	ldi	r25, 0x96	; 150
    106a:	11 c0       	rjmp	.+34     	; 0x108e <__floatsisf+0x6a>
    106c:	77 23       	and	r23, r23
    106e:	21 f0       	breq	.+8      	; 0x1078 <__floatsisf+0x54>
    1070:	9e e8       	ldi	r25, 0x8E	; 142
    1072:	87 2f       	mov	r24, r23
    1074:	76 2f       	mov	r23, r22
    1076:	05 c0       	rjmp	.+10     	; 0x1082 <__floatsisf+0x5e>
    1078:	66 23       	and	r22, r22
    107a:	71 f0       	breq	.+28     	; 0x1098 <__floatsisf+0x74>
    107c:	96 e8       	ldi	r25, 0x86	; 134
    107e:	86 2f       	mov	r24, r22
    1080:	70 e0       	ldi	r23, 0x00	; 0
    1082:	60 e0       	ldi	r22, 0x00	; 0
    1084:	2a f0       	brmi	.+10     	; 0x1090 <__floatsisf+0x6c>
    1086:	9a 95       	dec	r25
    1088:	66 0f       	add	r22, r22
    108a:	77 1f       	adc	r23, r23
    108c:	88 1f       	adc	r24, r24
    108e:	da f7       	brpl	.-10     	; 0x1086 <__floatsisf+0x62>
    1090:	88 0f       	add	r24, r24
    1092:	96 95       	lsr	r25
    1094:	87 95       	ror	r24
    1096:	97 f9       	bld	r25, 7
    1098:	08 95       	ret

0000109a <__fp_cmp>:
    109a:	99 0f       	add	r25, r25
    109c:	00 08       	sbc	r0, r0
    109e:	55 0f       	add	r21, r21
    10a0:	aa 0b       	sbc	r26, r26
    10a2:	e0 e8       	ldi	r30, 0x80	; 128
    10a4:	fe ef       	ldi	r31, 0xFE	; 254
    10a6:	16 16       	cp	r1, r22
    10a8:	17 06       	cpc	r1, r23
    10aa:	e8 07       	cpc	r30, r24
    10ac:	f9 07       	cpc	r31, r25
    10ae:	c0 f0       	brcs	.+48     	; 0x10e0 <__fp_cmp+0x46>
    10b0:	12 16       	cp	r1, r18
    10b2:	13 06       	cpc	r1, r19
    10b4:	e4 07       	cpc	r30, r20
    10b6:	f5 07       	cpc	r31, r21
    10b8:	98 f0       	brcs	.+38     	; 0x10e0 <__fp_cmp+0x46>
    10ba:	62 1b       	sub	r22, r18
    10bc:	73 0b       	sbc	r23, r19
    10be:	84 0b       	sbc	r24, r20
    10c0:	95 0b       	sbc	r25, r21
    10c2:	39 f4       	brne	.+14     	; 0x10d2 <__fp_cmp+0x38>
    10c4:	0a 26       	eor	r0, r26
    10c6:	61 f0       	breq	.+24     	; 0x10e0 <__fp_cmp+0x46>
    10c8:	23 2b       	or	r18, r19
    10ca:	24 2b       	or	r18, r20
    10cc:	25 2b       	or	r18, r21
    10ce:	21 f4       	brne	.+8      	; 0x10d8 <__fp_cmp+0x3e>
    10d0:	08 95       	ret
    10d2:	0a 26       	eor	r0, r26
    10d4:	09 f4       	brne	.+2      	; 0x10d8 <__fp_cmp+0x3e>
    10d6:	a1 40       	sbci	r26, 0x01	; 1
    10d8:	a6 95       	lsr	r26
    10da:	8f ef       	ldi	r24, 0xFF	; 255
    10dc:	81 1d       	adc	r24, r1
    10de:	81 1d       	adc	r24, r1
    10e0:	08 95       	ret

000010e2 <__fp_inf>:
    10e2:	97 f9       	bld	r25, 7
    10e4:	9f 67       	ori	r25, 0x7F	; 127
    10e6:	80 e8       	ldi	r24, 0x80	; 128
    10e8:	70 e0       	ldi	r23, 0x00	; 0
    10ea:	60 e0       	ldi	r22, 0x00	; 0
    10ec:	08 95       	ret

000010ee <__fp_nan>:
    10ee:	9f ef       	ldi	r25, 0xFF	; 255
    10f0:	80 ec       	ldi	r24, 0xC0	; 192
    10f2:	08 95       	ret

000010f4 <__fp_pscA>:
    10f4:	00 24       	eor	r0, r0
    10f6:	0a 94       	dec	r0
    10f8:	16 16       	cp	r1, r22
    10fa:	17 06       	cpc	r1, r23
    10fc:	18 06       	cpc	r1, r24
    10fe:	09 06       	cpc	r0, r25
    1100:	08 95       	ret

00001102 <__fp_pscB>:
    1102:	00 24       	eor	r0, r0
    1104:	0a 94       	dec	r0
    1106:	12 16       	cp	r1, r18
    1108:	13 06       	cpc	r1, r19
    110a:	14 06       	cpc	r1, r20
    110c:	05 06       	cpc	r0, r21
    110e:	08 95       	ret

00001110 <__fp_round>:
    1110:	09 2e       	mov	r0, r25
    1112:	03 94       	inc	r0
    1114:	00 0c       	add	r0, r0
    1116:	11 f4       	brne	.+4      	; 0x111c <__fp_round+0xc>
    1118:	88 23       	and	r24, r24
    111a:	52 f0       	brmi	.+20     	; 0x1130 <__fp_round+0x20>
    111c:	bb 0f       	add	r27, r27
    111e:	40 f4       	brcc	.+16     	; 0x1130 <__fp_round+0x20>
    1120:	bf 2b       	or	r27, r31
    1122:	11 f4       	brne	.+4      	; 0x1128 <__fp_round+0x18>
    1124:	60 ff       	sbrs	r22, 0
    1126:	04 c0       	rjmp	.+8      	; 0x1130 <__fp_round+0x20>
    1128:	6f 5f       	subi	r22, 0xFF	; 255
    112a:	7f 4f       	sbci	r23, 0xFF	; 255
    112c:	8f 4f       	sbci	r24, 0xFF	; 255
    112e:	9f 4f       	sbci	r25, 0xFF	; 255
    1130:	08 95       	ret

00001132 <__fp_split3>:
    1132:	57 fd       	sbrc	r21, 7
    1134:	90 58       	subi	r25, 0x80	; 128
    1136:	44 0f       	add	r20, r20
    1138:	55 1f       	adc	r21, r21
    113a:	59 f0       	breq	.+22     	; 0x1152 <__fp_splitA+0x10>
    113c:	5f 3f       	cpi	r21, 0xFF	; 255
    113e:	71 f0       	breq	.+28     	; 0x115c <__fp_splitA+0x1a>
    1140:	47 95       	ror	r20

00001142 <__fp_splitA>:
    1142:	88 0f       	add	r24, r24
    1144:	97 fb       	bst	r25, 7
    1146:	99 1f       	adc	r25, r25
    1148:	61 f0       	breq	.+24     	; 0x1162 <__fp_splitA+0x20>
    114a:	9f 3f       	cpi	r25, 0xFF	; 255
    114c:	79 f0       	breq	.+30     	; 0x116c <__fp_splitA+0x2a>
    114e:	87 95       	ror	r24
    1150:	08 95       	ret
    1152:	12 16       	cp	r1, r18
    1154:	13 06       	cpc	r1, r19
    1156:	14 06       	cpc	r1, r20
    1158:	55 1f       	adc	r21, r21
    115a:	f2 cf       	rjmp	.-28     	; 0x1140 <__fp_split3+0xe>
    115c:	46 95       	lsr	r20
    115e:	f1 df       	rcall	.-30     	; 0x1142 <__fp_splitA>
    1160:	08 c0       	rjmp	.+16     	; 0x1172 <__fp_splitA+0x30>
    1162:	16 16       	cp	r1, r22
    1164:	17 06       	cpc	r1, r23
    1166:	18 06       	cpc	r1, r24
    1168:	99 1f       	adc	r25, r25
    116a:	f1 cf       	rjmp	.-30     	; 0x114e <__fp_splitA+0xc>
    116c:	86 95       	lsr	r24
    116e:	71 05       	cpc	r23, r1
    1170:	61 05       	cpc	r22, r1
    1172:	08 94       	sec
    1174:	08 95       	ret

00001176 <__fp_zero>:
    1176:	e8 94       	clt

00001178 <__fp_szero>:
    1178:	bb 27       	eor	r27, r27
    117a:	66 27       	eor	r22, r22
    117c:	77 27       	eor	r23, r23
    117e:	cb 01       	movw	r24, r22
    1180:	97 f9       	bld	r25, 7
    1182:	08 95       	ret

00001184 <__gesf2>:
    1184:	8a df       	rcall	.-236    	; 0x109a <__fp_cmp>
    1186:	08 f4       	brcc	.+2      	; 0x118a <__gesf2+0x6>
    1188:	8f ef       	ldi	r24, 0xFF	; 255
    118a:	08 95       	ret

0000118c <__mulsf3>:
    118c:	0b d0       	rcall	.+22     	; 0x11a4 <__mulsf3x>
    118e:	c0 cf       	rjmp	.-128    	; 0x1110 <__fp_round>
    1190:	b1 df       	rcall	.-158    	; 0x10f4 <__fp_pscA>
    1192:	28 f0       	brcs	.+10     	; 0x119e <__mulsf3+0x12>
    1194:	b6 df       	rcall	.-148    	; 0x1102 <__fp_pscB>
    1196:	18 f0       	brcs	.+6      	; 0x119e <__mulsf3+0x12>
    1198:	95 23       	and	r25, r21
    119a:	09 f0       	breq	.+2      	; 0x119e <__mulsf3+0x12>
    119c:	a2 cf       	rjmp	.-188    	; 0x10e2 <__fp_inf>
    119e:	a7 cf       	rjmp	.-178    	; 0x10ee <__fp_nan>
    11a0:	11 24       	eor	r1, r1
    11a2:	ea cf       	rjmp	.-44     	; 0x1178 <__fp_szero>

000011a4 <__mulsf3x>:
    11a4:	c6 df       	rcall	.-116    	; 0x1132 <__fp_split3>
    11a6:	a0 f3       	brcs	.-24     	; 0x1190 <__mulsf3+0x4>

000011a8 <__mulsf3_pse>:
    11a8:	95 9f       	mul	r25, r21
    11aa:	d1 f3       	breq	.-12     	; 0x11a0 <__mulsf3+0x14>
    11ac:	95 0f       	add	r25, r21
    11ae:	50 e0       	ldi	r21, 0x00	; 0
    11b0:	55 1f       	adc	r21, r21
    11b2:	62 9f       	mul	r22, r18
    11b4:	f0 01       	movw	r30, r0
    11b6:	72 9f       	mul	r23, r18
    11b8:	bb 27       	eor	r27, r27
    11ba:	f0 0d       	add	r31, r0
    11bc:	b1 1d       	adc	r27, r1
    11be:	63 9f       	mul	r22, r19
    11c0:	aa 27       	eor	r26, r26
    11c2:	f0 0d       	add	r31, r0
    11c4:	b1 1d       	adc	r27, r1
    11c6:	aa 1f       	adc	r26, r26
    11c8:	64 9f       	mul	r22, r20
    11ca:	66 27       	eor	r22, r22
    11cc:	b0 0d       	add	r27, r0
    11ce:	a1 1d       	adc	r26, r1
    11d0:	66 1f       	adc	r22, r22
    11d2:	82 9f       	mul	r24, r18
    11d4:	22 27       	eor	r18, r18
    11d6:	b0 0d       	add	r27, r0
    11d8:	a1 1d       	adc	r26, r1
    11da:	62 1f       	adc	r22, r18
    11dc:	73 9f       	mul	r23, r19
    11de:	b0 0d       	add	r27, r0
    11e0:	a1 1d       	adc	r26, r1
    11e2:	62 1f       	adc	r22, r18
    11e4:	83 9f       	mul	r24, r19
    11e6:	a0 0d       	add	r26, r0
    11e8:	61 1d       	adc	r22, r1
    11ea:	22 1f       	adc	r18, r18
    11ec:	74 9f       	mul	r23, r20
    11ee:	33 27       	eor	r19, r19
    11f0:	a0 0d       	add	r26, r0
    11f2:	61 1d       	adc	r22, r1
    11f4:	23 1f       	adc	r18, r19
    11f6:	84 9f       	mul	r24, r20
    11f8:	60 0d       	add	r22, r0
    11fa:	21 1d       	adc	r18, r1
    11fc:	82 2f       	mov	r24, r18
    11fe:	76 2f       	mov	r23, r22
    1200:	6a 2f       	mov	r22, r26
    1202:	11 24       	eor	r1, r1
    1204:	9f 57       	subi	r25, 0x7F	; 127
    1206:	50 40       	sbci	r21, 0x00	; 0
    1208:	8a f0       	brmi	.+34     	; 0x122c <__mulsf3_pse+0x84>
    120a:	e1 f0       	breq	.+56     	; 0x1244 <__mulsf3_pse+0x9c>
    120c:	88 23       	and	r24, r24
    120e:	4a f0       	brmi	.+18     	; 0x1222 <__mulsf3_pse+0x7a>
    1210:	ee 0f       	add	r30, r30
    1212:	ff 1f       	adc	r31, r31
    1214:	bb 1f       	adc	r27, r27
    1216:	66 1f       	adc	r22, r22
    1218:	77 1f       	adc	r23, r23
    121a:	88 1f       	adc	r24, r24
    121c:	91 50       	subi	r25, 0x01	; 1
    121e:	50 40       	sbci	r21, 0x00	; 0
    1220:	a9 f7       	brne	.-22     	; 0x120c <__mulsf3_pse+0x64>
    1222:	9e 3f       	cpi	r25, 0xFE	; 254
    1224:	51 05       	cpc	r21, r1
    1226:	70 f0       	brcs	.+28     	; 0x1244 <__mulsf3_pse+0x9c>
    1228:	5c cf       	rjmp	.-328    	; 0x10e2 <__fp_inf>
    122a:	a6 cf       	rjmp	.-180    	; 0x1178 <__fp_szero>
    122c:	5f 3f       	cpi	r21, 0xFF	; 255
    122e:	ec f3       	brlt	.-6      	; 0x122a <__mulsf3_pse+0x82>
    1230:	98 3e       	cpi	r25, 0xE8	; 232
    1232:	dc f3       	brlt	.-10     	; 0x122a <__mulsf3_pse+0x82>
    1234:	86 95       	lsr	r24
    1236:	77 95       	ror	r23
    1238:	67 95       	ror	r22
    123a:	b7 95       	ror	r27
    123c:	f7 95       	ror	r31
    123e:	e7 95       	ror	r30
    1240:	9f 5f       	subi	r25, 0xFF	; 255
    1242:	c1 f7       	brne	.-16     	; 0x1234 <__mulsf3_pse+0x8c>
    1244:	fe 2b       	or	r31, r30
    1246:	88 0f       	add	r24, r24
    1248:	91 1d       	adc	r25, r1
    124a:	96 95       	lsr	r25
    124c:	87 95       	ror	r24
    124e:	97 f9       	bld	r25, 7
    1250:	08 95       	ret

00001252 <__mulsi3>:
    1252:	db 01       	movw	r26, r22
    1254:	8f 93       	push	r24
    1256:	9f 93       	push	r25
    1258:	73 d0       	rcall	.+230    	; 0x1340 <__muluhisi3>
    125a:	bf 91       	pop	r27
    125c:	af 91       	pop	r26
    125e:	a2 9f       	mul	r26, r18
    1260:	80 0d       	add	r24, r0
    1262:	91 1d       	adc	r25, r1
    1264:	a3 9f       	mul	r26, r19
    1266:	90 0d       	add	r25, r0
    1268:	b2 9f       	mul	r27, r18
    126a:	90 0d       	add	r25, r0
    126c:	11 24       	eor	r1, r1
    126e:	08 95       	ret

00001270 <__divmodhi4>:
    1270:	97 fb       	bst	r25, 7
    1272:	07 2e       	mov	r0, r23
    1274:	16 f4       	brtc	.+4      	; 0x127a <__divmodhi4+0xa>
    1276:	00 94       	com	r0
    1278:	06 d0       	rcall	.+12     	; 0x1286 <__divmodhi4_neg1>
    127a:	77 fd       	sbrc	r23, 7
    127c:	08 d0       	rcall	.+16     	; 0x128e <__divmodhi4_neg2>
    127e:	6a d0       	rcall	.+212    	; 0x1354 <__udivmodhi4>
    1280:	07 fc       	sbrc	r0, 7
    1282:	05 d0       	rcall	.+10     	; 0x128e <__divmodhi4_neg2>
    1284:	3e f4       	brtc	.+14     	; 0x1294 <__divmodhi4_exit>

00001286 <__divmodhi4_neg1>:
    1286:	90 95       	com	r25
    1288:	81 95       	neg	r24
    128a:	9f 4f       	sbci	r25, 0xFF	; 255
    128c:	08 95       	ret

0000128e <__divmodhi4_neg2>:
    128e:	70 95       	com	r23
    1290:	61 95       	neg	r22
    1292:	7f 4f       	sbci	r23, 0xFF	; 255

00001294 <__divmodhi4_exit>:
    1294:	08 95       	ret

00001296 <__udivmodsi4>:
    1296:	a1 e2       	ldi	r26, 0x21	; 33
    1298:	1a 2e       	mov	r1, r26
    129a:	aa 1b       	sub	r26, r26
    129c:	bb 1b       	sub	r27, r27
    129e:	fd 01       	movw	r30, r26
    12a0:	0d c0       	rjmp	.+26     	; 0x12bc <__udivmodsi4_ep>

000012a2 <__udivmodsi4_loop>:
    12a2:	aa 1f       	adc	r26, r26
    12a4:	bb 1f       	adc	r27, r27
    12a6:	ee 1f       	adc	r30, r30
    12a8:	ff 1f       	adc	r31, r31
    12aa:	a2 17       	cp	r26, r18
    12ac:	b3 07       	cpc	r27, r19
    12ae:	e4 07       	cpc	r30, r20
    12b0:	f5 07       	cpc	r31, r21
    12b2:	20 f0       	brcs	.+8      	; 0x12bc <__udivmodsi4_ep>
    12b4:	a2 1b       	sub	r26, r18
    12b6:	b3 0b       	sbc	r27, r19
    12b8:	e4 0b       	sbc	r30, r20
    12ba:	f5 0b       	sbc	r31, r21

000012bc <__udivmodsi4_ep>:
    12bc:	66 1f       	adc	r22, r22
    12be:	77 1f       	adc	r23, r23
    12c0:	88 1f       	adc	r24, r24
    12c2:	99 1f       	adc	r25, r25
    12c4:	1a 94       	dec	r1
    12c6:	69 f7       	brne	.-38     	; 0x12a2 <__udivmodsi4_loop>
    12c8:	60 95       	com	r22
    12ca:	70 95       	com	r23
    12cc:	80 95       	com	r24
    12ce:	90 95       	com	r25
    12d0:	9b 01       	movw	r18, r22
    12d2:	ac 01       	movw	r20, r24
    12d4:	bd 01       	movw	r22, r26
    12d6:	cf 01       	movw	r24, r30
    12d8:	08 95       	ret

000012da <__divmodsi4>:
    12da:	05 2e       	mov	r0, r21
    12dc:	97 fb       	bst	r25, 7
    12de:	16 f4       	brtc	.+4      	; 0x12e4 <__divmodsi4+0xa>
    12e0:	00 94       	com	r0
    12e2:	0f d0       	rcall	.+30     	; 0x1302 <__negsi2>
    12e4:	57 fd       	sbrc	r21, 7
    12e6:	05 d0       	rcall	.+10     	; 0x12f2 <__divmodsi4_neg2>
    12e8:	d6 df       	rcall	.-84     	; 0x1296 <__udivmodsi4>
    12ea:	07 fc       	sbrc	r0, 7
    12ec:	02 d0       	rcall	.+4      	; 0x12f2 <__divmodsi4_neg2>
    12ee:	46 f4       	brtc	.+16     	; 0x1300 <__divmodsi4_exit>
    12f0:	08 c0       	rjmp	.+16     	; 0x1302 <__negsi2>

000012f2 <__divmodsi4_neg2>:
    12f2:	50 95       	com	r21
    12f4:	40 95       	com	r20
    12f6:	30 95       	com	r19
    12f8:	21 95       	neg	r18
    12fa:	3f 4f       	sbci	r19, 0xFF	; 255
    12fc:	4f 4f       	sbci	r20, 0xFF	; 255
    12fe:	5f 4f       	sbci	r21, 0xFF	; 255

00001300 <__divmodsi4_exit>:
    1300:	08 95       	ret

00001302 <__negsi2>:
    1302:	90 95       	com	r25
    1304:	80 95       	com	r24
    1306:	70 95       	com	r23
    1308:	61 95       	neg	r22
    130a:	7f 4f       	sbci	r23, 0xFF	; 255
    130c:	8f 4f       	sbci	r24, 0xFF	; 255
    130e:	9f 4f       	sbci	r25, 0xFF	; 255
    1310:	08 95       	ret

00001312 <__tablejump2__>:
    1312:	ee 0f       	add	r30, r30
    1314:	ff 1f       	adc	r31, r31
    1316:	88 1f       	adc	r24, r24
    1318:	8b bf       	out	0x3b, r24	; 59
    131a:	07 90       	elpm	r0, Z+
    131c:	f6 91       	elpm	r31, Z
    131e:	e0 2d       	mov	r30, r0
    1320:	19 94       	eijmp

00001322 <__umulhisi3>:
    1322:	a2 9f       	mul	r26, r18
    1324:	b0 01       	movw	r22, r0
    1326:	b3 9f       	mul	r27, r19
    1328:	c0 01       	movw	r24, r0
    132a:	a3 9f       	mul	r26, r19
    132c:	70 0d       	add	r23, r0
    132e:	81 1d       	adc	r24, r1
    1330:	11 24       	eor	r1, r1
    1332:	91 1d       	adc	r25, r1
    1334:	b2 9f       	mul	r27, r18
    1336:	70 0d       	add	r23, r0
    1338:	81 1d       	adc	r24, r1
    133a:	11 24       	eor	r1, r1
    133c:	91 1d       	adc	r25, r1
    133e:	08 95       	ret

00001340 <__muluhisi3>:
    1340:	f0 df       	rcall	.-32     	; 0x1322 <__umulhisi3>
    1342:	a5 9f       	mul	r26, r21
    1344:	90 0d       	add	r25, r0
    1346:	b4 9f       	mul	r27, r20
    1348:	90 0d       	add	r25, r0
    134a:	a4 9f       	mul	r26, r20
    134c:	80 0d       	add	r24, r0
    134e:	91 1d       	adc	r25, r1
    1350:	11 24       	eor	r1, r1
    1352:	08 95       	ret

00001354 <__udivmodhi4>:
    1354:	aa 1b       	sub	r26, r26
    1356:	bb 1b       	sub	r27, r27
    1358:	51 e1       	ldi	r21, 0x11	; 17
    135a:	07 c0       	rjmp	.+14     	; 0x136a <__udivmodhi4_ep>

0000135c <__udivmodhi4_loop>:
    135c:	aa 1f       	adc	r26, r26
    135e:	bb 1f       	adc	r27, r27
    1360:	a6 17       	cp	r26, r22
    1362:	b7 07       	cpc	r27, r23
    1364:	10 f0       	brcs	.+4      	; 0x136a <__udivmodhi4_ep>
    1366:	a6 1b       	sub	r26, r22
    1368:	b7 0b       	sbc	r27, r23

0000136a <__udivmodhi4_ep>:
    136a:	88 1f       	adc	r24, r24
    136c:	99 1f       	adc	r25, r25
    136e:	5a 95       	dec	r21
    1370:	a9 f7       	brne	.-22     	; 0x135c <__udivmodhi4_loop>
    1372:	80 95       	com	r24
    1374:	90 95       	com	r25
    1376:	bc 01       	movw	r22, r24
    1378:	cd 01       	movw	r24, r26
    137a:	08 95       	ret

0000137c <_exit>:
    137c:	f8 94       	cli

0000137e <__stop_program>:
    137e:	ff cf       	rjmp	.-2      	; 0x137e <__stop_program>
