/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_31z;
  reg [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_10z ? celloutsig_0_12z : celloutsig_0_31z[0];
  assign celloutsig_0_43z = celloutsig_0_9z ? celloutsig_0_15z[14] : celloutsig_0_33z[2];
  assign celloutsig_0_44z = celloutsig_0_34z ? celloutsig_0_28z : celloutsig_0_26z;
  assign celloutsig_1_0z = in_data[161] ? in_data[112] : in_data[164];
  assign celloutsig_0_8z = celloutsig_0_4z[3] ? celloutsig_0_4z[2] : celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_3z ? celloutsig_0_7z[7] : celloutsig_0_0z[2];
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_7z[6] : celloutsig_0_1z;
  assign celloutsig_0_11z = celloutsig_0_7z[7] ? celloutsig_0_6z : celloutsig_0_0z[0];
  assign celloutsig_0_12z = celloutsig_0_8z ? celloutsig_0_6z : celloutsig_0_11z;
  assign celloutsig_0_13z = celloutsig_0_6z ? celloutsig_0_1z : in_data[70];
  assign celloutsig_0_18z = celloutsig_0_3z ? celloutsig_0_16z[2] : celloutsig_0_14z;
  assign celloutsig_0_6z = ~((in_data[92] | celloutsig_0_0z[0]) & (celloutsig_0_1z | celloutsig_0_4z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_11z[3] | celloutsig_1_11z[3]) & (celloutsig_1_13z | celloutsig_1_7z[0]));
  assign celloutsig_0_25z = ~((celloutsig_0_14z | celloutsig_0_10z) & (celloutsig_0_13z | celloutsig_0_20z[7]));
  assign celloutsig_0_26z = ~((celloutsig_0_7z[1] | in_data[59]) & (celloutsig_0_7z[5] | celloutsig_0_3z));
  assign celloutsig_0_0z = in_data[49:43] & in_data[13:7];
  assign celloutsig_0_31z = { celloutsig_0_20z[11:5], celloutsig_0_14z } & celloutsig_0_20z[8:1];
  assign celloutsig_1_1z = in_data[114:103] & in_data[165:154];
  assign celloutsig_1_2z = { celloutsig_1_1z[9], celloutsig_1_1z, celloutsig_1_0z } & { celloutsig_1_1z[11:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = { in_data[72:64], celloutsig_0_9z } & celloutsig_0_15z[12:3];
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z } & { celloutsig_0_16z[5:1], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[6:4], celloutsig_0_1z } % { 1'h1, in_data[17:15] };
  assign celloutsig_1_19z = { celloutsig_1_8z[1:0], celloutsig_1_13z } % { 1'h1, celloutsig_1_1z[10:9] };
  assign celloutsig_0_7z = { celloutsig_0_5z[3:2], celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, in_data[59:51] };
  assign celloutsig_0_20z = { celloutsig_0_16z[1], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_17z } % { 1'h1, celloutsig_0_15z[9:2], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_4z = celloutsig_0_3z ? { celloutsig_0_0z[6:3], 1'h1 } : { in_data[19:16], celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_1z[0] ? in_data[164:155] : { celloutsig_1_3z[6:5], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_4z[3] ? celloutsig_1_3z : { celloutsig_1_4z[6:4], 1'h0, celloutsig_1_4z[2:1], celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_3z[6] ? { celloutsig_1_1z[8:3], celloutsig_1_0z } : { celloutsig_1_7z[8:3], celloutsig_1_10z };
  assign celloutsig_0_15z = celloutsig_0_8z ? { celloutsig_0_0z[2:1], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z } : { celloutsig_0_0z[5:4], 2'h0, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, 1'h0, celloutsig_0_14z };
  assign celloutsig_0_28z = celloutsig_0_17z[5:0] !== { celloutsig_0_16z[3:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_1z[11], celloutsig_1_7z } !== { celloutsig_1_8z[2:0], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_1z[11:7], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_0z } !== { celloutsig_1_2z[9:6], celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[47:45] !== in_data[95:93];
  assign celloutsig_0_14z = celloutsig_0_11z !== celloutsig_0_1z;
  assign celloutsig_0_3z = ~^ in_data[60:57];
  assign celloutsig_1_5z = ~^ celloutsig_1_3z[5:2];
  assign celloutsig_1_3z = celloutsig_1_2z[6:0] ~^ celloutsig_1_1z[8:2];
  assign celloutsig_1_4z = { celloutsig_1_2z[7:2], celloutsig_1_0z } ~^ celloutsig_1_1z[10:4];
  always_latch
    if (!clkin_data[32]) celloutsig_0_33z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_33z = { celloutsig_0_16z[8:5], celloutsig_0_18z, celloutsig_0_25z };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
