
---------- Begin Simulation Statistics ----------
final_tick                               18204110776890                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140618                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498824                       # Number of bytes of host memory used
host_op_rate                                   256737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7108.49                       # Real time elapsed on the host
host_tick_rate                                8130613                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999581608                       # Number of instructions simulated
sim_ops                                    1825011157                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057796                       # Number of seconds simulated
sim_ticks                                 57796399746                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          256                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1776276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3441314                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24507                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu0.num_fp_insts                           19                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          422                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1772304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3434124                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24582                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu1.num_fp_insts                           19                       # number of float instructions
system.cpu1.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu1.num_int_insts                          13                       # number of integer instructions
system.cpu1.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          250                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1781699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22139                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3452776                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22139                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu2.num_fp_insts                           19                       # number of float instructions
system.cpu2.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        26                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1789356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3467060                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21945                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu3.num_fp_insts                           19                       # number of float instructions
system.cpu3.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu3.num_int_insts                          13                       # number of integer instructions
system.cpu3.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        26                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4725837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9468687                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       886756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1849666                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193081125                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110329494                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249846018                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456163772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.694679                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.694679                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309298791                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225676402                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 515285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619621                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34838139                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.827515                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107674226                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30537433                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       22529363                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77021467                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2128                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32702441                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    499964841                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77136793                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038493                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490751290                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        170080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      6434421                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724563                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      6657003                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10876                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       392906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536465624                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487353996                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600139                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321954083                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.807942                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489239967                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419783349                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182802639                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.439514                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.439514                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1571096      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222822456     45.22%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11432      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68809255     13.96%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242158      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714963      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841542      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652189      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18088987      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720743      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062118      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016267      0.21%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033912      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987064      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60545383     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22670218      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492789783                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272109992                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541748871                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266605506                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294627492                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4769177                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009678                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1328371     27.85%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94227      1.98%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        191657      4.02%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26724      0.56%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89699      1.88%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            3      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141107      2.96%     39.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14836      0.31%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        92505      1.94%     41.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1008      0.02%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        398835      8.36%     49.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650568     13.64%     63.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1106765     23.21%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       632872     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223877872                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    621898252                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220748490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249149077                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499837525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492789783                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43801069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250934                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36353850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    173047446                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.847715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.028848                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     74369233     42.98%     42.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8723252      5.04%     48.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9869536      5.70%     53.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11285524      6.52%     60.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11576684      6.69%     66.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12352460      7.14%     74.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11886632      6.87%     80.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12790941      7.39%     88.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20193184     11.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    173047446                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.839260                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3517889                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3242832                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77021467                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32702441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194563950                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               173562731                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193062134                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110314391                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249817205                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456116741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.694759                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.694759                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309291828                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225665195                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 534077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619362                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34835082                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.827326                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107663619                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30528707                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       22359172                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77022469                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2118                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32697202                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    499942804                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77134912                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2039665                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490718432                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6290652                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724368                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6510327                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10892                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536417303                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487322245                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600163                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321937758                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.807759                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489208299                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419747539                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182794028                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.439348                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.439348                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1570815      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222807194     45.22%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11403      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68801708     13.96%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242525      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715461      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841321      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652237      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089261      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720672      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062480      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016346      0.21%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036340      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988479      1.62%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60541447     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22660408      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492758097                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272090758                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541709055                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266584686                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294617939                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4770682                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009682                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1329361     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94342      1.98%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        193564      4.06%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26849      0.56%     34.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89699      1.88%     36.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            2      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140191      2.94%     39.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14415      0.30%     39.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        93900      1.97%     41.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1018      0.02%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399929      8.38%     49.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       648936     13.60%     63.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1105444     23.17%     86.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       633032     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223867206                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    621857129                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220737559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249161513                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499815518                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492758097                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43826036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250654                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36396264                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    173028654                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.847841                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.028907                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     74374624     42.98%     42.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8708797      5.03%     48.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9875391      5.71%     53.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11267772      6.51%     60.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11539636      6.67%     66.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12370912      7.15%     74.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11938144      6.90%     80.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12773790      7.38%     88.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20179588     11.66%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    173028654                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.839078                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3507440                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3307006                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77022469                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32697202                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194548410                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               173562731                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193129293                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110372805                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249918325                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456291942                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.694478                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.694478                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309323759                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225726915                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 502372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619068                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34846516                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.828218                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107715554                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30561438                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       22438488                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77035938                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2132                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32725646                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500076094                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77154116                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2038579                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    490873212                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        167885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      6592581                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        723943                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      6812259                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10645                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       226001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536508566                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487475954                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600165                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        321993894                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.808644                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489361746                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       419922310                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182842227                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.439931                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.439931                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570405      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222870061     45.21%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11431      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68842858     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242081      1.87%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5715007      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841568      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652185      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088903      3.67%     71.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720864      1.16%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062291      5.49%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016303      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032158      3.46%     81.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986262      1.62%     83.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60564522     12.29%     95.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22694892      4.60%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     492911791                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272189659                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    541905791                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266680350                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294696482                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4772014                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009681                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1328841     27.85%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94119      1.97%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        193020      4.04%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26668      0.56%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89605      1.88%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            3      0.00%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140181      2.94%     39.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14638      0.31%     39.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        93772      1.97%     41.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1012      0.02%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399425      8.37%     49.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650032     13.62%     63.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1107823     23.21%     86.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       632875     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223923741                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    622000969                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220795604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249174181                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         499948770                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        492911791                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127324                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43784152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250805                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114460                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36316754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    173060359                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.848207                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.028866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     74377510     42.98%     42.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8704916      5.03%     48.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9875586      5.71%     53.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11281760      6.52%     60.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11541434      6.67%     66.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12372431      7.15%     74.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11948589      6.90%     80.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12774066      7.38%     88.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20184067     11.66%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    173060359                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.839963                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3509911                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3327057                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77035938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32725646                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194620238                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               173562731                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193184764                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110426042                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456438598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.694251                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.694251                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309350389                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225791080                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 475882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619292                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34857415                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.829203                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107772943                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30590708                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       22337961                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77065514                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32760609                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500263440                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77182235                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041404                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491044222                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        168310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      6900444                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724182                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7121503                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10720                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       225980                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536662361                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487643584                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600156                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322081288                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.809610                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489529393                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       420116982                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182905124                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.440401                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.440401                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570345      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222940413     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11471      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68887384     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242263      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715365      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23840873      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652219      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089288      3.67%     71.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720632      1.16%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062626      5.49%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016378      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036405      3.46%     81.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988345      1.62%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60588945     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22722676      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     493085628                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272289044                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    542101751                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266772216                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294802605                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4771075                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009676                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1329079     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94425      1.98%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        194083      4.07%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26910      0.56%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89632      1.88%     36.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            2      0.00%     36.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140133      2.94%     39.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        14375      0.30%     39.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        92390      1.94%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1007      0.02%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400293      8.39%     49.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       645183     13.52%     63.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1109223     23.25%     86.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       634340     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223997314                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    622179114                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220871368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249296018                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500136119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        493085628                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43824721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251687                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36387034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    173086849                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.848776                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.028966                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     74374555     42.97%     42.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8709383      5.03%     48.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9867085      5.70%     53.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11287483      6.52%     60.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11550510      6.67%     66.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12372673      7.15%     74.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11952416      6.91%     80.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12782227      7.38%     88.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20190517     11.66%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    173086849                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.840965                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3511241                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3432712                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77065514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32760609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194700713                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               173562731                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93352784                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93352785                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94147086                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94147087                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3357139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3357145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3493425                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3493431                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 145592312849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 145592312849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 145592312849                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 145592312849                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96709923                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96709930                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97640511                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97640518                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034713                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034714                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035778                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035778                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43367.972803                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43367.895295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 41676.095193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41676.023614                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6890                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2238187                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1563                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6969                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.408189                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   321.163295                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1633245                       # number of writebacks
system.cpu0.dcache.writebacks::total          1633245                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1707354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1707354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1707354                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1707354                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1649785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1649785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1744597                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1744597                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55746633131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55746633131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  59561988956                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59561988956                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017059                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017059                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017868                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017868                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 33790.241232                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33790.241232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 34140.829633                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34140.829633                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1633245                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67840927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67840928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2668682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2668687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 129368650185                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 129368650185                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70509609                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70509615                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037848                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037849                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 48476.607623                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48476.516798                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1702038                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1702038                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       966644                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       966644                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  39956584086                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39956584086                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013709                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013709                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 41335.366573                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41335.366573                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25511857                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25511857                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       688457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       688458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16223662664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16223662664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26200314                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26200315                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 23565.251953                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23565.217724                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       683141                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       683141                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  15790049045                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15790049045                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 23113.894562                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23113.894562                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794302                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794302                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136286                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136286                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930588                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930588                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146451                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146451                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   3815355825                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3815355825                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101884                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101884                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 40241.275630                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40241.275630                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.877721                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95927330                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1633757                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.715788                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.005053                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.872668                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999751                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999761                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782757901                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782757901                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36769220                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36769238                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36769220                       # number of overall hits
system.cpu0.icache.overall_hits::total       36769238                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34950                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34952                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34950                       # number of overall misses
system.cpu0.icache.overall_misses::total        34952                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    614301750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    614301750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    614301750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    614301750                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36804170                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36804190                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36804170                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36804190                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17576.587983                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17575.582227                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17576.587983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17575.582227                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30756                       # number of writebacks
system.cpu0.icache.writebacks::total            30756                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3684                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3684                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3684                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3684                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31266                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31266                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31266                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31266                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    540527598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    540527598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    540527598                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    540527598                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17288.031664                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17288.031664                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17288.031664                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17288.031664                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30756                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36769220                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36769238                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34950                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34952                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    614301750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    614301750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36804170                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36804190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17576.587983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17575.582227                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3684                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3684                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31266                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31266                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    540527598                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    540527598                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17288.031664                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17288.031664                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.655765                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36800506                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31268                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1176.938276                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.029085                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.626679                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993411                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993468                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294464788                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294464788                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1092725                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2057532                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       812969                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112255                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112255                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        572301                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       572300                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1092725                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93292                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5125270                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5218562                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3969536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209088128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213057664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1206500                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77216000                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2983793                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008299                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090721                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2959030     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24763      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2983793                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2254187532                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31395422                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1669544644                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12946                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       466924                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         479870                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12946                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       466924                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        479870                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18320                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1166828                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1185156                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18320                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1166828                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1185156                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    467143721                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  56038844053                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  56505987774                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    467143721                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  56038844053                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  56505987774                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31266                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1633752                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1665026                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31266                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1633752                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1665026                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.585940                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714201                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.711794                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.585940                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714201                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.711794                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 25499.111408                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 48026.653502                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 47678.101258                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 25499.111408                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 48026.653502                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 47678.101258                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1206500                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1206500                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18320                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1166828                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1185148                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18320                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1166828                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1185148                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    461043161                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  55650290662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  56111333823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    461043161                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  55650290662                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  56111333823                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.585940                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714201                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.711789                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.585940                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714201                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.711789                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 25166.111408                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 47693.653788                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 47345.423376                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 25166.111408                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 47693.653788                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 47345.423376                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1206500                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1104816                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1104816                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1104816                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1104816                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       558897                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       558897                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       558897                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       558897                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112235                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112235                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112255                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112255                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       359973                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       359973                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 17998.650000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17998.650000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69792                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69792                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       502508                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       502509                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14618348684                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14618348684                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       572300                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       572301                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878050                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878050                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 29090.778025                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 29090.720134                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       502508                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       502508                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14451013853                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14451013853                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878050                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878048                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28757.778688                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28757.778688                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12946                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397132                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410078                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18320                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       664320                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       682647                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    467143721                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  41420495369                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  41887639090                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31266                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1061452                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1092725                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.585940                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.625860                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.624720                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 25499.111408                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 62350.215813                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61360.614036                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18320                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       664320                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       682640                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    461043161                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  41199276809                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  41660319970                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.585940                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.625860                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624713                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 25166.111408                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 62017.215813                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61028.243247                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2424.729483                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3440975                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1209236                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.845578                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    34.683742                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005147                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.040348                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   359.133215                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2030.867030                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008468                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.087679                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.495817                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.591975                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2736                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1890                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56265652                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56265652                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  57796389423                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31732.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31732.numOps                      0                       # Number of Ops committed
system.cpu0.thread31732.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93348064                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93348065                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94143042                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94143043                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3350548                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3350554                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3486212                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3486218                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 145878665539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 145878665539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 145878665539                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 145878665539                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96698612                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96698619                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97629254                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97629261                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035709                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035709                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43538.748151                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43538.670184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41844.461995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41844.389978                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7135                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2680063                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1591                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6903                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.484601                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   388.246125                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1630024                       # number of writebacks
system.cpu1.dcache.writebacks::total          1630024                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1704761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1704761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1704761                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1704761                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1645787                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1645787                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1740603                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1740603                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  52257174412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52257174412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  56150237452                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  56150237452                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017020                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017020                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017829                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017829                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 31752.088461                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31752.088461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 32259.071972                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32259.071972                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1630024                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67844994                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67844995                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2663402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2663407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 129670793073                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 129670793073                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70508396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70508402                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037774                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037774                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48686.151423                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48686.060025                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1699415                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1699415                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       963987                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       963987                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  36489719754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  36489719754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 37852.916848                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37852.916848                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25503070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25503070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       687146                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       687147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16207872466                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16207872466                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26190216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26190217                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026237                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026237                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 23587.232504                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23587.198177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5346                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5346                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       681800                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       681800                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  15767454658                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15767454658                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 23126.216864                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23126.216864                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794978                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794978                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       135664                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       135664                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930642                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930642                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.145775                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.145775                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94816                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94816                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   3893063040                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3893063040                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101882                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101882                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 41059.136011                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 41059.136011                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.877924                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95919151                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1630536                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.826761                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005051                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.872873                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782664624                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782664624                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36766733                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36766751                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36766733                       # number of overall hits
system.cpu1.icache.overall_hits::total       36766751                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34325                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34327                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34325                       # number of overall misses
system.cpu1.icache.overall_misses::total        34327                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    604225170                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    604225170                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    604225170                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    604225170                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36801058                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36801078                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36801058                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36801078                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 17603.063948                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17602.038337                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 17603.063948                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17602.038337                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30755                       # number of writebacks
system.cpu1.icache.writebacks::total            30755                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3060                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3060                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3060                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3060                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31265                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31265                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31265                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31265                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    544327461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    544327461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    544327461                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    544327461                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 17410.121893                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17410.121893                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 17410.121893                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17410.121893                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30755                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36766733                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36766751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34325                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34327                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    604225170                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    604225170                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36801058                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36801078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 17603.063948                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17602.038337                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3060                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3060                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31265                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31265                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    544327461                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    544327461                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 17410.121893                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17410.121893                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.658721                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36798018                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31267                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1176.896344                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.029090                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.629631                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000057                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993474                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294439891                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294439891                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1090070                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2051892                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       812423                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       111502                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       111502                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        571734                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       571733                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1090073                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93289                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5114104                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5207393                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3969408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    208675840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           212645248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1203536                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77026304                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2976858                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008399                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091263                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2951854     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25004      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2976858                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2249649402                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31393427                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1666076116                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13716                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       465899                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479615                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13716                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       465899                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479615                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17549                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1164635                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1182192                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17549                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1164635                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1182192                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    467668861                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  52637955010                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  53105623871                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    467668861                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  52637955010                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  53105623871                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31265                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1630534                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1661807                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31265                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1630534                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1661807                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561299                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714266                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.711389                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561299                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714266                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.711389                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 26649.316827                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 45196.954419                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 44921.318932                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 26649.316827                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 45196.954419                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 44921.318932                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1203536                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1203536                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17549                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1164635                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1182184                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17549                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1164635                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1182184                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    461825044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  52250132887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  52711957931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    461825044                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  52250132887                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  52711957931                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561299                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714266                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.711385                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561299                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714266                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.711385                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 26316.316827                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 44863.955563                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 44588.624048                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 26316.316827                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 44863.955563                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 44588.624048                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1203536                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1102567                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1102567                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1102567                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1102567                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       557773                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       557773                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       557773                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       557773                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       111499                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       111499                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       111502                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       111502                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69506                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69506                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       502227                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       502228                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14600363352                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14600363352                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       571733                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       571734                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878429                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878429                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 29071.243386                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 29071.185501                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       502227                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       502227                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14433122094                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14433122094                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878429                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878428                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 28738.244049                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 28738.244049                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13716                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396393                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410109                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17549                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       662408                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       679964                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    467668861                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  38037591658                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  38505260519                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31265                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1058801                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1090073                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561299                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.625621                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.623778                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 26649.316827                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 57423.206933                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 56628.381089                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17549                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       662408                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       679957                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    461825044                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  37817010793                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  38278835837                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561299                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.625621                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.623772                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 26316.316827                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 57090.208441                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56295.965535                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2401.945112                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3433645                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1206167                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.846741                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    34.183798                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005147                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.035750                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   346.575813                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2020.144604                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008346                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000253                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084613                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.493199                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.586412                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1432                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56144823                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56144823                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  57796389423                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-1351.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread-1351.numOps                      0                       # Number of Ops committed
system.cpu1.thread-1351.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93387787                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93387788                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94182276                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94182277                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3366040                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3366046                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3502209                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3502215                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 144406694287                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 144406694287                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 144406694287                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 144406694287                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96753827                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96753834                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97684485                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97684492                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034790                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034790                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035852                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035852                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 42901.063055                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42900.986584                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 41233.031577                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41232.960937                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6691                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2213882                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1454                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7253                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.601788                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   305.236730                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1639260                       # number of writebacks
system.cpu2.dcache.writebacks::total          1639260                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1710787                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1710787                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1710787                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1710787                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1655253                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1655253                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1750061                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1750061                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  55762601113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55762601113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  59519766853                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  59519766853                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017915                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017915                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 33688.264642                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33688.264642                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 34010.109849                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34010.109849                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1639260                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67852804                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67852805                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2676130                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2676135                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 128073150648                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 128073150648                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70528934                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70528940                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.037944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 47857.596846                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47857.507431                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1705505                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1705505                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       970625                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       970625                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  39871025064                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  39871025064                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013762                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013762                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 41077.681972                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41077.681972                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25534983                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25534983                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       689910                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       689911                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16333543639                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16333543639                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26224893                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26224894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026307                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026307                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 23674.890405                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23674.856089                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5282                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5282                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       684628                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       684628                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  15891576049                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15891576049                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026106                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026106                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 23211.986727                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23211.986727                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       794489                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       794489                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       136169                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       136169                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930658                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930658                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.146315                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.146315                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94808                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94808                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3757165740                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3757165740                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101872                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101872                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 39629.205763                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 39629.205763                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.878241                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           95967438                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1639772                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.524867                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.005032                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.873209                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999752                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783115708                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783115708                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36775821                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36775839                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36775821                       # number of overall hits
system.cpu2.icache.overall_hits::total       36775839                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        34975                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34977                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        34975                       # number of overall misses
system.cpu2.icache.overall_misses::total        34977                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    609805917                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    609805917                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    609805917                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    609805917                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36810796                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36810816                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36810796                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36810816                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17435.480114                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17434.483146                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17435.480114                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17434.483146                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30783                       # number of writebacks
system.cpu2.icache.writebacks::total            30783                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3682                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3682                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3682                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3682                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31293                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31293                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31293                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31293                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    539225235                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    539225235                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    539225235                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    539225235                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 17231.496980                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17231.496980                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 17231.496980                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17231.496980                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30783                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36775821                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36775839                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        34975                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34977                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    609805917                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    609805917                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36810796                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36810816                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17435.480114                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17434.483146                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3682                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3682                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31293                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31293                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    539225235                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    539225235                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 17231.496980                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17231.496980                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.664513                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36807134                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31295                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1176.134654                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.029036                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.635478                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993429                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993485                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294517823                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294517823                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1096729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2063397                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       806485                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       111629                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       111629                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        574339                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       574338                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1096729                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93373                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5142063                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5235436                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3972992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    209858048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           213831040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1199839                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               76789696                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2982545                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007507                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086315                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2960156     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22389      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2982545                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2262029014                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31453271                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1675334879                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12966                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477247                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490213                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12966                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477247                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490213                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18327                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1162520                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1180855                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18327                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1162520                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1180855                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    465322210                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  55953753892                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  56419076102                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    465322210                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  55953753892                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  56419076102                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31293                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1639767                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1671068                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31293                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1639767                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1671068                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585658                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.708954                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.706647                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585658                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.708954                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.706647                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 25389.982539                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 48131.433345                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 47778.157438                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 25389.982539                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 48131.433345                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 47778.157438                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1199839                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1199839                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18327                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1162520                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1180847                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18327                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1162520                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1180847                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    459219319                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  55566635065                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  56025854384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    459219319                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  55566635065                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  56025854384                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585658                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.708954                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.706642                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585658                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.708954                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.706642                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 25056.982539                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 47798.433631                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 47445.481408                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 25056.982539                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47798.433631                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 47445.481408                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1199839                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1115120                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1115120                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1115120                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1115120                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       554664                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       554664                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       554664                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       554664                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       111627                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       111627                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       111629                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       111629                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73727                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73727                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       500611                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       500612                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14706987285                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14706987285                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       574338                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       574339                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871631                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871632                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29378.074563                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29378.015879                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       500611                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       500611                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14540284155                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14540284155                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871631                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871630                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 29045.075228                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 29045.075228                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12966                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403520                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416486                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18327                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       661909                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       680243                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    465322210                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  41246766607                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  41712088817                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31293                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1065429                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1096729                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585658                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.621261                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620247                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 25389.982539                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 62314.859908                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61319.394418                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18327                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       661909                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       680236                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    459219319                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  41026350910                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  41485570229                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585658                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.621261                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620241                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 25056.982539                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 61981.859908                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60987.025428                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2472.629370                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3452480                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1202594                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.870861                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    31.102987                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005108                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.040252                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   360.827141                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2080.653882                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007594                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.088093                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.507972                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.603669                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2755                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1802                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.672607                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56442434                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56442434                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  57796389423                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31732.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31732.numOps                      0                       # Number of Ops committed
system.cpu2.thread31732.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93424263                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93424264                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94219250                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94219251                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3382064                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3382070                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3517729                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3517735                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 144769862420                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 144769862420                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 144769862420                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 144769862420                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96806327                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96806334                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97736979                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97736986                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.035992                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035992                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42805.181221                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42805.105282                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 41154.353397                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41154.283202                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6641                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2575129                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1454                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7588                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.567400                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   339.368608                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1645870                       # number of writebacks
system.cpu3.dcache.writebacks::total          1645870                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1719211                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1719211                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1719211                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1719211                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1662853                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1662853                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1757673                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1757673                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  54784399292                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54784399292                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  58495937705                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58495937705                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 32946.026673                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32946.026673                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 33280.330133                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33280.330133                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1645870                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67864926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67864927                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2688889                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2688894                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 128435055714                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 128435055714                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70553815                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70553821                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038111                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038111                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 47765.101391                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47765.012572                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1713884                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1713884                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       975005                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       975005                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  38898195201                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  38898195201                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 39895.380230                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39895.380230                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25559337                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25559337                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       693175                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       693176                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16334806706                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16334806706                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26252512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26252513                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026404                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026404                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23565.198840                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23565.164844                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5327                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5327                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       687848                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       687848                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15886204091                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15886204091                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 23095.515421                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23095.515421                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794987                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794987                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       135665                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       135665                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930652                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930652                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.145774                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.145774                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3711538413                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3711538413                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 39142.991067                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 39142.991067                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.878432                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96012138                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1646382                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.317048                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.005021                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.873410                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000010                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999753                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          446                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783542270                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783542270                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36790258                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36790276                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36790258                       # number of overall hits
system.cpu3.icache.overall_hits::total       36790276                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34365                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34367                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34365                       # number of overall misses
system.cpu3.icache.overall_misses::total        34367                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    575308449                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    575308449                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    575308449                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    575308449                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36824623                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36824643                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36824623                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36824643                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 16741.115932                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16740.141677                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 16741.115932                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16740.141677                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30793                       # number of writebacks
system.cpu3.icache.writebacks::total            30793                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3062                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3062                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3062                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3062                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31303                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31303                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31303                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31303                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    515893257                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    515893257                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    515893257                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    515893257                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 16480.633070                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16480.633070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 16480.633070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16480.633070                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30793                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36790258                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36790276                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34365                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34367                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    575308449                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    575308449                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36824623                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36824643                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 16741.115932                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16740.141677                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3062                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3062                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31303                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31303                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    515893257                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    515893257                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 16480.633070                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16480.633070                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.669547                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36821581                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31305                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.220444                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.029039                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.640508                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000057                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993438                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993495                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294628449                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294628449                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1101133                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2075691                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805825                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       112661                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       112661                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        576554                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       576554                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1101133                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93403                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5163956                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5257359                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3974272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210704128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           214678400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1204853                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77110592                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2995218                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007471                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086109                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2972842     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22376      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2995218                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2271198822                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31468905                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1682293877                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13738                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477807                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491545                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13738                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477807                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491545                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17565                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1168569                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1186142                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17565                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1168569                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1186142                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    439064162                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  54920224452                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  55359288614                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    439064162                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  54920224452                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  55359288614                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31303                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1646376                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1677687                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31303                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1646376                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1677687                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561128                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.709783                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.707010                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561128                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.709783                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.707010                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 24996.536408                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 46997.844759                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 46671.721104                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 24996.536408                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 46997.844759                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 46671.721104                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1204853                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1204853                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17565                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1168569                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1186134                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17565                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1168569                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1186134                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    433215017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  54531090975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  54964305992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    433215017                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  54531090975                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  54964305992                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561128                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.709783                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.707006                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561128                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.709783                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.707006                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 24663.536408                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 46664.844759                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 46339.035886                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 24663.536408                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 46664.844759                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 46339.035886                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1204853                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1122838                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1122838                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1122838                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1122838                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553384                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553384                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553384                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553384                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       112659                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       112659                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       112661                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       112661                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73522                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73522                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       503031                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       503032                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14695202418                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14695202418                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       576553                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       576554                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872480                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872480                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 29213.313728                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 29213.255654                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       503031                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       503031                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14527693095                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14527693095                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872480                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872479                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 28880.313728                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 28880.313728                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13738                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404285                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       418023                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17565                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       665538                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       683110                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    439064162                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  40225022034                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  40664086196                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31303                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1069823                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1101133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561128                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.622101                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.620370                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 24996.536408                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 60439.857730                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 59527.874275                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17565                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       665538                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       683103                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    433215017                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  40003397880                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  40436612897                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561128                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.622101                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620364                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 24663.536408                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 60106.857730                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59195.484278                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2449.786956                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3466570                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1207498                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.870870                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    27.967553                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005085                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.035714                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   348.750620                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2072.027984                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006828                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000253                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085144                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.505866                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598093                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          488                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1510                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56672778                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56672778                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  57796389423                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2725961                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4297284                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        918607                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            391859                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2008381                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2008378                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2725964                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3552505                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3543379                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3539424                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555208                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14190516                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151507776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151115584                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    150948160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    151619968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                605191488                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            885972                       # Total snoops (count)
system.l3bus.snoopTraffic                    31623232                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5629602                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5629602    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5629602                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4728767660                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           790934691                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           788820879                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           788036017                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           791444281                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16872                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930158                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16104                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       929824                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16873                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       921620                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16107                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       923124                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3770682                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16872                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930158                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16104                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       929824                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16873                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       921620                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16107                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       923124                       # number of overall hits
system.l3cache.overall_hits::total            3770682                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1448                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       236670                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1445                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       234811                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1454                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       240900                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1458                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       245445                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            963663                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1448                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       236670                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1445                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       234811                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1454                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       240900                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1458                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       245445                       # number of overall misses
system.l3cache.overall_misses::total           963663                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    151116397                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  37891535105                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    165744082                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  34507263348                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    149243607                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  37943964166                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    137088440                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  36869217563                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 147815172708                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    151116397                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  37891535105                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    165744082                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  34507263348                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    149243607                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  37943964166                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    137088440                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  36869217563                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 147815172708                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18320                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1166828                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17549                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1164635                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18327                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1162520                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17565                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1168569                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4734345                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18320                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1166828                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17549                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1164635                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18327                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1162520                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17565                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1168569                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4734345                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.079039                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.202832                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082341                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.201618                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079336                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.207222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.083006                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.210039                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.203547                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.079039                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.202832                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082341                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.201618                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079336                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.207222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.083006                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.210039                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.203547                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 104362.152624                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 160102.822939                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 114701.786851                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 146957.609942                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 102643.471114                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 157509.191225                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94024.993141                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 150213.765051                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 153388.863854                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 104362.152624                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 160102.822939                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 114701.786851                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 146957.609942                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 102643.471114                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 157509.191225                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94024.993141                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 150213.765051                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 153388.863854                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         494113                       # number of writebacks
system.l3cache.writebacks::total               494113                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1448                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       236670                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1445                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       234811                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1454                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       240900                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1458                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       245445                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       963631                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1448                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       236670                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1445                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       234811                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1454                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       240900                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1458                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       245445                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       963631                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    141472717                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  36315319565                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    156120382                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  32943448728                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    139559967                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  36339570166                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    127378160                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  35234553863                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 141397423548                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    141472717                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  36315319565                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    156120382                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  32943448728                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    139559967                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  36339570166                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    127378160                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  35234553863                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 141397423548                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079039                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.202832                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082341                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.201618                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079336                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.207222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.083006                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.210039                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.203541                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079039                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.202832                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082341                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.201618                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079336                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.207222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.083006                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.210039                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.203541                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97702.152624                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 153442.851080                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108041.786851                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 140297.723395                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95983.471114                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 150849.191225                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87364.993141                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 143553.765051                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 146733.992107                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97702.152624                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 153442.851080                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108041.786851                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 140297.723395                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95983.471114                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 150849.191225                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87364.993141                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 143553.765051                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 146733.992107                       # average overall mshr miss latency
system.l3cache.replacements                    885972                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3803171                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3803171                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3803171                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3803171                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       918607                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       918607                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       918607                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       918607                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470126                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470161                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       467098                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       468241                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1875626                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        32382                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32066                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        33513                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        34790                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         132755                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5848492121                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   5831390501                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5987945481                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5949880594                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  23617708697                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       502508                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       502227                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       500611                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       503031                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2008381                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.064441                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.063848                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.066944                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.069161                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.066101                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 180609.354611                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 181855.875413                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 178675.304539                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 171022.724748                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 177904.475892                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        32382                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32066                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        33513                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        34790                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       132751                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5632834661                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5617837601                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5764748901                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5718179194                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  22733600357                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.064441                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.063848                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.066944                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.069161                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.066099                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 173949.560280                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 175196.083110                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 172015.304539                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 164362.724748                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 171249.936776                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16872                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460032                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16104                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       459663                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16873                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       454522                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16107                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       454883                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1895056                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1448                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       204288                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1445                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       202745                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1454                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       207387                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1458                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       210655                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       830908                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    151116397                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  32043042984                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    165744082                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  28675872847                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    149243607                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  31956018685                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    137088440                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  30919336969                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 124197464011                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18320                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       664320                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17549                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       662408                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18327                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       661909                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17565                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       665538                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2725964                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079039                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.307514                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082341                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.306073                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079336                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.313316                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.083006                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.316518                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.304813                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 104362.152624                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 156852.301574                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 114701.786851                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 141438.125956                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 102643.471114                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 154088.822756                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94024.993141                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 146777.133080                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 149471.980064                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1448                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       204288                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1445                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       202745                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1454                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       207387                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1458                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       210655                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       830880                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    141472717                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30682484904                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    156120382                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  27325611127                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    139559967                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30574821265                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    127378160                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  29516374669                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 118663823191                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079039                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.307514                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082341                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.306073                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079336                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.313316                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.083006                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.316518                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.304802                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 97702.152624                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 150192.301574                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 108041.786851                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 134778.224504                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 95983.471114                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 147428.822756                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87364.993141                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 140117.133080                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 142817.041198                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58453.016090                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8492487                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4721650                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.798627                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146451976407                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58453.016090                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.891922                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.891922                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64969                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          423                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4466                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        38884                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        21196                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.991348                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            156020050                       # Number of tag accesses
system.l3cache.tags.data_accesses           156020050                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    494112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    236669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    234811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    240899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    245443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003847704128                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29654                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29655                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1774004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             472956                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      963631                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     494112                       # Number of write requests accepted
system.mem_ctrls.readBursts                    963631                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   494112                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                963631                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               494112                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  160497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  143371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  121264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  115070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   98849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   81608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   24996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  19684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  21527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  23619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  28044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  30378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  32952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  35886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  38608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  38499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  14062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  10976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   8765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   6944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                   898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    53                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.494588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.900922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29644     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29655                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.660316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.170484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24982     84.24%     84.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              140      0.47%     84.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1814      6.12%     90.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              921      3.11%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              538      1.81%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              344      1.16%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              222      0.75%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              141      0.48%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              124      0.42%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               84      0.28%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               84      0.28%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               55      0.19%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               43      0.15%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               26      0.09%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               14      0.05%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               15      0.05%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               13      0.04%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               18      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                7      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                7      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                6      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                9      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                4      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                8      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                6      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::75                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29654                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                61672384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31623168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1067.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    547.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57796317162                       # Total gap between requests
system.mem_ctrls.avgGap                      39647.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15146816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15027904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15417536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15708352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31619072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1603421.673447984736                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 262071964.111368149519                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1600099.667218465358                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 260014534.919885873795                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1610065.685907023260                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 266755992.894990354776                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1614495.027546382276                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 271787724.997302293777                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 547076844.560517907143                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1448                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       236670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1445                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       234811                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       240900                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1458                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       245445                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       494112                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     87162255                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  27424544128                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    101924507                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  24121998695                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     85038384                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  27291167401                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     72699499                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  26014611501                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3182376173920                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     60194.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    115876.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     70535.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    102729.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     58485.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    113288.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     49862.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    105989.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6440596.82                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           576800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               9147                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   7161                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           22                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15146880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15027712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15417600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15708480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      61674240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92672                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       372032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31623168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31623168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1448                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       236670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1445                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       234808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       240900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1458                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       245445                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         963660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       494112                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        494112                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1603422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    262073071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1600100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    260011213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1610066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    266757100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1614495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    271789940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1067094841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1603422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1600100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1610066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1614495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6436941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    547147714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       547147714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    547147714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1603422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    262073071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1600100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    260011213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1610066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    266757100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1614495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    271789940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1614242555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               963627                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              494048                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        30570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        30157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        29997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        29795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        29574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        30185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        15305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        16070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        15615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        16062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        16063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        15043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        15061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        14957                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        14846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        14883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        14831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        14902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15376                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             88343382886                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3210805164                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       105199146370                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                91677.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          109169.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              703541                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             177254                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           35.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       576860                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.715217                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.809081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   199.005085                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       355904     61.70%     61.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       113663     19.70%     81.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        42932      7.44%     88.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        22129      3.84%     92.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10935      1.90%     94.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11061      1.92%     96.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4288      0.74%     97.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4993      0.87%     98.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10955      1.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       576860                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              61672128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31619072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1067.058299                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              547.076845                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1799136297.504000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2391849861.206393                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4053320439.033622                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1856866156.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20604721449.343651                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 31068936664.316460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 13857259646.095531                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  75632090513.818024                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1308.595187                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20857627484                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5205550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31733211939                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             830905                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       494112                       # Transaction distribution
system.membus.trans_dist::CleanEvict           391859                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132755                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132753                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         830908                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2813292                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2813292                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2813292                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     93297280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     93297280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                93297280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            963663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  963663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              963663                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1274094100                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1756355538                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38181861                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30611290                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554834                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18151203                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18124327                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.851933                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968476                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2008053                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981066                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26987                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1527                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38874690                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554441                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    167842054                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.717816                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.415615                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     86196250     51.36%     51.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13878643      8.27%     59.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3423406      2.04%     61.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7177993      4.28%     65.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5750177      3.43%     69.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3970581      2.37%     71.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2801623      1.67%     73.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2906061      1.73%     75.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41737320     24.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    167842054                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249846018                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456163772                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95445639                       # Number of memory references committed
system.switch_cpus0.commit.loads             69286337                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33065050                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252924650                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282269427                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157009      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206184783     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10840      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65050324     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185461      3.33%     82.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521247      1.43%     83.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54100876     11.86%     95.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19638055      4.31%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456163772                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41737320                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8329313                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91628643                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60006042                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12358879                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724563                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17520137                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3930                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511616401                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        19921                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77831610                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30578634                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24087                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11386                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1225412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284758363                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38181861                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22073869                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            171066276                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456844                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3531                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        23804                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36804170                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    173047446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.031439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.488869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        86955225     50.25%     50.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5307808      3.07%     53.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4937942      2.85%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8469218      4.89%     61.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4966346      2.87%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6444216      3.72%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5160282      2.98%     70.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5508028      3.18%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45298381     26.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    173047446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.219989                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.640665                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36807995                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3896                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323363                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735130                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1655                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10876                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543139                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005214                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8450                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  57796399746                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724563                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13181806                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       39472017                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67090325                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     52578729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506536950                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1493322                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12113018                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14132694                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      23621063                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535647503                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163348622                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434659647                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323016393                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486061949                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49585554                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55783676                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               619054044                       # The number of ROB reads
system.switch_cpus0.rob.writes              995286254                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249846018                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456163772                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38180374                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30610394                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       554868                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18148611                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18121511                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.850677                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968542                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2007564                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981522                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        26042                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1530                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38896615                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554308                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    167820572                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.717883                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.415656                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     86185373     51.36%     51.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13877064      8.27%     59.62% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3419737      2.04%     61.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7180688      4.28%     65.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5746485      3.42%     69.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3964836      2.36%     71.73% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2807944      1.67%     73.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907205      1.73%     75.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41731240     24.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    167820572                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249817205                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456116741                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95430331                       # Number of memory references committed
system.switch_cpus1.commit.loads             69281134                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33061559                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252899083                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282232812                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       156940      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206163446     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10833      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65040014     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185414      3.33%     82.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521243      1.43%     83.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54095720     11.86%     95.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19627954      4.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456116741                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41731240                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8306141                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91634362                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60009725                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12354052                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724368                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17517412                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3932                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511601153                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        20007                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77830947                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30569912                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                23897                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11382                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1199615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284747133                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38180374                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22071575                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            171075349                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1456482                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3377                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        22071                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36801058                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    173028654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.031752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.489030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        86944855     50.25%     50.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5303702      3.07%     53.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4931612      2.85%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8472194      4.90%     61.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4966593      2.87%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6444286      3.72%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5155965      2.98%     70.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5502667      3.18%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45306780     26.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    173028654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.219980                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.640601                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36804715                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3728                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323833                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7741332                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1579                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10892                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6547998                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005301                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8366                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  57796399746                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724368                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13154690                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       39397398                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67095770                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     52656422                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506519246                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1519183                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12217447                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14262672                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      23594041                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535628445                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163333984                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434658217                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323014404                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486009310                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49619089                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55671939                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               619013536                       # The number of ROB reads
system.switch_cpus1.rob.writes              995238837                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249817205                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456116741                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38188146                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30618773                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555036                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18159312                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18132490                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852296                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968431                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007497                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1980926                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26571                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1500                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38857639                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       553989                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    167857796                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.718324                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.415725                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     86188028     51.35%     51.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13880735      8.27%     59.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3428955      2.04%     61.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7183508      4.28%     65.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5747897      3.42%     69.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3963493      2.36%     71.72% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2809407      1.67%     73.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2908906      1.73%     75.13% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41746867     24.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    167857796                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249918325                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456291942                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95487558                       # Number of memory references committed
system.switch_cpus2.commit.loads             69303677                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33073471                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         253000750                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282363019                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157079      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206236565     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10861      0.00%     45.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65084702     14.26%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185612      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521293      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54118065     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19662588      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456291942                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41746867                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8343437                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91609377                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60021113                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12362483                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        723943                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17528206                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3947                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511727573                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20460                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77847160                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30602644                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24392                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11399                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1227610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284815729                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38188146                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22081847                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            171081693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1455640                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         2888                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        20348                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36810796                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    173060359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.031798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.488975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        86955374     50.25%     50.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5304277      3.06%     53.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4938824      2.85%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8472062      4.90%     61.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4970249      2.87%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6443798      3.72%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5159198      2.98%     70.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5501926      3.18%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45314651     26.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    173060359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.220025                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.640996                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36813981                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3256                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320144                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7732261                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1611                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10645                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6541765                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004780                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8652                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  57796399746                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        723943                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13194561                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       39281571                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67111608                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     52748670                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506647926                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1512317                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12004510                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14158673                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      23785811                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535766866                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163578611                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434778133                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323035003                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486199307                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49567559                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55729984                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               619171358                       # The number of ROB reads
system.switch_cpus2.rob.writes              995505680                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249918325                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456291942                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38202405                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30633104                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555481                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18171949                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18144872                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.850996                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968505                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2007235                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981685                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25550                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1583                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38895675                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554190                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    167878575                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.718862                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.415810                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     86181100     51.34%     51.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13882488      8.27%     59.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3435105      2.05%     61.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7184306      4.28%     65.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5752318      3.43%     69.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3965077      2.36%     71.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2809020      1.67%     73.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2909083      1.73%     75.12% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41760078     24.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    167878575                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456438598                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95535532                       # Number of memory references committed
system.switch_cpus3.commit.loads             69324056                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33082923                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253088912                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282469051                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206294742     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65125111     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185787      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521339      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54138269     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19690137      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456438598                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41760078                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8322785                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91627631                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60048369                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12363876                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724182                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17539667                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3950                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511929439                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20395                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77873743                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30631911                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24753                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11399                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1203547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284939183                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38202405                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22095062                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            171134985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456130                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2649                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        17602                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36824623                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    173086849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.032676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.489102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        86946397     50.23%     50.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5301686      3.06%     53.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4945661      2.86%     56.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8469548      4.89%     61.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4978399      2.88%     63.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6440695      3.72%     67.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5167545      2.99%     70.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5503009      3.18%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45333909     26.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    173086849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.220107                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.641707                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36827556                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3003                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204110776890                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5321142                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7741438                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1596                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10720                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6549113                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005181                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8989                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  57796399746                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724182                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13176538                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       39200749                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67138459                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     52846915                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506844759                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1511228                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12259096                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14053880                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      23991535                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535979852                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1164024299                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       435025215                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323070980                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486355473                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49624245                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55752821                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               619363618                       # The number of ROB reads
system.switch_cpus3.rob.writes              995880987                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456438598                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
