INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/sources_1/new/FIR_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/sim_1/new/FIR_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_test
