
*** Running vivado
    with args -log design_1_ChorusFilter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ChorusFilter_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_ChorusFilter_0_0.tcl -notrace
Command: synth_design -top design_1_ChorusFilter_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4980 
WARNING: [Synth 8-2507] parameter declaration becomes local in ChorusFilter_v1_0_S00_AXIS with formal parameter declaration list [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/hdl/ChorusFilter_v1_0_S00_AXIS.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1205.598 ; gain = 77.250 ; free physical = 5922 ; free virtual = 35259
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ChorusFilter_0_0' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ChorusFilter_0_0/synth/design_1_ChorusFilter_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ChorusFilter_v1_0' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/hdl/ChorusFilter_v1_0.v:4]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ChorusFilter' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/ChorusFilter.v:23]
INFO: [Synth 8-638] synthesizing module 'SineLUT' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:3]
	Parameter size bound to: 44100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:29]
	Parameter size bound to: 44100 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/nfs/ug/homes-0/y/yusufal5/ip_repo/ChorusFilter_1.0/src/LUT.txt' is read successfully [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:40]
INFO: [Synth 8-256] done synthesizing module 'BRAM' (1#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:29]
WARNING: [Synth 8-350] instance 'LUT' of module 'BRAM' requires 6 connections, but only 4 given [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
INFO: [Synth 8-256] done synthesizing module 'SineLUT' (2#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:3]
INFO: [Synth 8-638] synthesizing module 'CircularBuffer' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/CircularBuffer.v:7]
	Parameter bufferSize bound to: 44100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/CircularBuffer.v:82]
	Parameter size bound to: 44100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "block" *) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/CircularBuffer.v:90]
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (3#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/CircularBuffer.v:82]
INFO: [Synth 8-256] done synthesizing module 'CircularBuffer' (4#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/CircularBuffer.v:7]
INFO: [Synth 8-256] done synthesizing module 'ChorusFilter' (5#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/ChorusFilter.v:23]
INFO: [Synth 8-256] done synthesizing module 'ChorusFilter_v1_0' (6#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/hdl/ChorusFilter_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_ChorusFilter_0_0' (7#1) [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ChorusFilter_0_0/synth/design_1_ChorusFilter_0_0.v:56]
WARNING: [Synth 8-3331] design BRAM has unconnected port resetn
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design ChorusFilter_v1_0 has unconnected port s00_axis_tlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.105 ; gain = 190.758 ; free physical = 5524 ; free virtual = 34864
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[15] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[14] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[13] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[12] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[11] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[10] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[9] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[8] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[7] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[6] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[5] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[4] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[3] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[2] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[1] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
WARNING: [Synth 8-3295] tying undriven pin LUT:dataIn[0] to constant 0 [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/SineLUT.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.105 ; gain = 190.758 ; free physical = 5503 ; free virtual = 34845
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1646.277 ; gain = 0.000 ; free physical = 5172 ; free virtual = 34525
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.277 ; gain = 517.930 ; free physical = 5109 ; free virtual = 34468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.277 ; gain = 517.930 ; free physical = 5109 ; free virtual = 34468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.277 ; gain = 517.930 ; free physical = 5110 ; free virtual = 34469
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element writeAddr_reg was removed.  [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/CircularBuffer.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1646.277 ; gain = 517.930 ; free physical = 5084 ; free virtual = 34444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	             689K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BRAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             689K Bit         RAMs := 1     
Module SineLUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BRAM2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             689K Bit         RAMs := 1     
Module CircularBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ChorusFilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/chorusFilter/circBuff/writeAddr_reg was removed.  [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/8734/src/CircularBuffer.v:49]
INFO: [Synth 8-3917] design design_1_ChorusFilter_0_0 has port s00_axis_tready driven by constant 1
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_ChorusFilter_0_0 has unconnected port s00_axis_tlast
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM inst/chorusFilter/circBuff/buffer/memory_reg to conserve power
INFO: [Synth 8-3332] Sequential element (inst/chorusFilter/circBuff/dataOut2_reg[1]) is unused and will be removed from module design_1_ChorusFilter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/chorusFilter/circBuff/dataOut2_reg[0]) is unused and will be removed from module design_1_ChorusFilter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1646.277 ; gain = 517.930 ; free physical = 5024 ; free virtual = 34383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BRAM:       | memory_reg | 64 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
|BRAM2:      | memory_reg | 64 K x 16(READ_FIRST)  | W |   | 64 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1650.262 ; gain = 521.914 ; free physical = 6336 ; free virtual = 35695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1651.262 ; gain = 522.914 ; free physical = 6336 ; free virtual = 35695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/LUT/LUT/memory_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/chorusFilter/circBuff/buffer/memory_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.293 ; gain = 541.945 ; free physical = 6339 ; free virtual = 35697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.293 ; gain = 541.945 ; free physical = 6339 ; free virtual = 35696
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.293 ; gain = 541.945 ; free physical = 6339 ; free virtual = 35696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.293 ; gain = 541.945 ; free physical = 6339 ; free virtual = 35696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.293 ; gain = 541.945 ; free physical = 6339 ; free virtual = 35696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.293 ; gain = 541.945 ; free physical = 6339 ; free virtual = 35696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.293 ; gain = 541.945 ; free physical = 6339 ; free virtual = 35696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    36|
|2     |LUT1        |    60|
|3     |LUT2        |   103|
|4     |LUT3        |    18|
|5     |LUT4        |    42|
|6     |LUT5        |    17|
|7     |LUT6        |    12|
|8     |RAMB36E1    |     1|
|9     |RAMB36E1_1  |     1|
|10    |RAMB36E1_10 |     1|
|11    |RAMB36E1_11 |     1|
|12    |RAMB36E1_12 |     1|
|13    |RAMB36E1_13 |     1|
|14    |RAMB36E1_14 |     1|
|15    |RAMB36E1_15 |     1|
|16    |RAMB36E1_16 |     1|
|17    |RAMB36E1_17 |     1|
|18    |RAMB36E1_18 |     1|
|19    |RAMB36E1_19 |     1|
|20    |RAMB36E1_2  |     1|
|21    |RAMB36E1_20 |     1|
|22    |RAMB36E1_21 |     1|
|23    |RAMB36E1_22 |     1|
|24    |RAMB36E1_23 |     5|
|25    |RAMB36E1_24 |     4|
|26    |RAMB36E1_25 |    14|
|27    |RAMB36E1_26 |    14|
|28    |RAMB36E1_3  |     1|
|29    |RAMB36E1_4  |     1|
|30    |RAMB36E1_5  |     1|
|31    |RAMB36E1_6  |     1|
|32    |RAMB36E1_7  |     1|
|33    |RAMB36E1_8  |     1|
|34    |RAMB36E1_9  |     1|
|35    |FDRE        |    89|
+------+------------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |   437|
|2     |  inst           |ChorusFilter_v1_0 |   435|
|3     |    chorusFilter |ChorusFilter      |   435|
|4     |      LUT        |SineLUT           |   186|
|5     |        LUT      |BRAM              |   108|
|6     |      circBuff   |CircularBuffer    |   232|
|7     |        buffer   |BRAM2             |    42|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.293 ; gain = 541.945 ; free physical = 6339 ; free virtual = 35696
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1670.293 ; gain = 214.773 ; free physical = 6395 ; free virtual = 35752
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.301 ; gain = 541.945 ; free physical = 6396 ; free virtual = 35753
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

60 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1702.309 ; gain = 586.543 ; free physical = 6407 ; free virtual = 35765
INFO: [Common 17-1381] The checkpoint '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.runs/design_1_ChorusFilter_0_0_synth_1/design_1_ChorusFilter_0_0.dcp' has been generated.
