(DELAYFILE 
(SDFVERSION "3.0" )
(DESIGN "top_module")
(DATE "Mon Mar  6 01:00:49 2023")
(VENDOR "XILINX")
(PROGRAM "Vivado")
(VERSION "2019.2")
(DIVIDER /)
(TIMESCALE 1ps)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE RST_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1406.1:1476.6:1476.6) (1406.1:1476.6:1476.6))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_B_OBUF\[0\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3343.6:3546.0:3546.0) (3343.6:3546.0:3546.0))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_B_OBUF\[1\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3347.8:3550.3:3550.3) (3347.8:3550.3:3550.3))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_B_OBUF\[2\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3320.3:3522.4:3522.4) (3320.3:3522.4:3522.4))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_B_OBUF\[3\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3348.1:3550.5:3550.5) (3348.1:3550.5:3550.5))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_G_OBUF\[0\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3334.9:3537.2:3537.2) (3334.9:3537.2:3537.2))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_G_OBUF\[1\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3341.3:3543.6:3543.6) (3341.3:3543.6:3543.6))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_G_OBUF\[2\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3342.9:3545.3:3545.3) (3342.9:3545.3:3545.3))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_G_OBUF\[3\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3343.1:3545.5:3545.5) (3343.1:3545.5:3545.5))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_HSYNC_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3361.0:3563.5:3563.5) (3361.0:3563.5:3563.5))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_R_OBUF\[0\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3350.3:3552.8:3552.8) (3350.3:3552.8:3552.8))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_R_OBUF\[1\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3344.9:3547.3:3547.3) (3344.9:3547.3:3547.3))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_R_OBUF\[2\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3331.9:3534.2:3534.2) (3331.9:3534.2:3534.2))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_R_OBUF\[3\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3348.1:3550.5:3550.5) (3348.1:3550.5:3550.5))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE VGA_VSYNC_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3361.7:3564.3:3564.3) (3361.7:3564.3:3564.3))
    )
  )
)
(CELL 
  (CELLTYPE "BUFG")
  (INSTANCE vga_clk_gen/inst/clkf_buf)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (91.0:96.0:96.0) (91.0:96.0:96.0))
    )
  )
    (TIMINGCHECK
      (PERIOD (posedge I) (2155.2:2155.2:2155.2))
      (PERIOD (negedge I) (2155.2:2155.2:2155.2))
    )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE vga_clk_gen/inst/clkin1_ibufg)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1411.2:1481.8:1481.8) (1411.2:1481.8:1481.8))
    )
  )
)
(CELL 
  (CELLTYPE "BUFG")
  (INSTANCE vga_clk_gen/inst/clkout1_buf)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (91.0:96.0:96.0) (91.0:96.0:96.0))
    )
  )
    (TIMINGCHECK
      (PERIOD (posedge I) (2155.2:2155.2:2155.2))
      (PERIOD (negedge I) (2155.2:2155.2:2155.2))
    )
)
(CELL 
  (CELLTYPE "MMCME2_ADV")
  (INSTANCE vga_clk_gen/inst/mmcm_adv_inst)
    (TIMINGCHECK
      (SETUPHOLD (posedge DEN) (posedge DCLK) (2156.0:2290.0:2290.0) (0.0:0.0:0.0))
      (SETUPHOLD (negedge DEN) (posedge DCLK) (2156.0:2290.0:2290.0) (0.0:0.0:0.0))
      (SETUPHOLD (posedge DWE) (posedge DCLK) (1527.0:1622.0:1622.0) (150.0:150.0:150.0))
      (SETUPHOLD (negedge DWE) (posedge DCLK) (1527.0:1622.0:1622.0) (150.0:150.0:150.0))
      (SETUPHOLD (posedge PSEN) (posedge PSCLK) (979.0:1040.0:1040.0) (0.0:0.0:0.0))
      (SETUPHOLD (negedge PSEN) (posedge PSCLK) (979.0:1040.0:1040.0) (0.0:0.0:0.0))
      (SETUPHOLD (posedge PSINCDEC) (posedge PSCLK) (979.0:1040.0:1040.0) (0.0:0.0:0.0))
      (SETUPHOLD (negedge PSINCDEC) (posedge PSCLK) (979.0:1040.0:1040.0) (0.0:0.0:0.0))
      (PERIOD (posedge CLKFBIN) (1249.0:1249.0:1249.0))
      (PERIOD (negedge CLKFBIN) (1249.0:1249.0:1249.0))
      (PERIOD (posedge CLKIN1) (1249.0:1249.0:1249.0))
      (PERIOD (negedge CLKIN1) (1249.0:1249.0:1249.0))
      (PERIOD (posedge CLKIN2) (1249.0:1249.0:1249.0))
      (PERIOD (negedge CLKIN2) (1249.0:1249.0:1249.0))
      (PERIOD (posedge DCLK) (4999.0:4999.0:4999.0))
      (PERIOD (posedge PSCLK) (2221.2:2221.2:2221.2))
      (WIDTH (posedge CLKIN1) (2000.0:2000.0:2000.0))
      (WIDTH (negedge CLKIN1) (2000.0:2000.0:2000.0))
      (WIDTH (posedge DCLK) (2499.5:2499.5:2499.5))
      (WIDTH (negedge DCLK) (2499.5:2499.5:2499.5))
      (WIDTH (posedge PSCLK) (1110.6:1110.6:1110.6))
      (WIDTH (negedge PSCLK) (1110.6:1110.6:1110.6))
      (WIDTH (posedge PWRDWN) (5000.0:5000.0:5000.0))
      (WIDTH (posedge RST) (5000.0:5000.0:5000.0))
      (SETUPHOLD (posedge DI[15:0]) (posedge DCLK) (1527.0:1622.0:1622.0) (150.0:150.0:150.0))
      (SETUPHOLD (negedge DI[15:0]) (posedge DCLK) (1527.0:1622.0:1622.0) (150.0:150.0:150.0))
      (SETUPHOLD (posedge DADDR[6:0]) (posedge DCLK) (1527.0:1622.0:1622.0) (150.0:150.0:150.0))
      (SETUPHOLD (negedge DADDR[6:0]) (posedge DCLK) (1527.0:1622.0:1622.0) (150.0:150.0:150.0))
    )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/VGA_HSYNC_OBUF_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (94.0:117.0:117.0) (94.0:117.0:117.0))
      (IOPATH I3 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I2 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I1 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I0 O (123.0:153.0:153.0) (123.0:153.0:153.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/VGA_VSYNC_OBUF_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (124.0:154.0:154.0) (124.0:154.0:154.0))
      (IOPATH I3 O (97.0:120.0:120.0) (97.0:120.0:120.0))
      (IOPATH I2 O (124.0:154.0:154.0) (124.0:154.0:154.0))
      (IOPATH I1 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I0 O (123.0:153.0:153.0) (123.0:153.0:153.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE vga_timing_gen/h_cnt\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE vga_timing_gen/h_cnt\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (118.0:146.0:146.0) (118.0:146.0:146.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE vga_timing_gen/h_cnt\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE vga_timing_gen/h_cnt\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I2 O (94.0:117.0:117.0) (94.0:117.0:117.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/h_cnt\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/h_cnt\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE vga_timing_gen/h_cnt\[6\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE vga_timing_gen/h_cnt\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/h_cnt\[8\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (118.0:146.0:146.0) (118.0:146.0:146.0))
      (IOPATH I3 O (120.0:148.0:148.0) (120.0:148.0:148.0))
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (93.0:116.0:116.0) (93.0:116.0:116.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE vga_timing_gen/h_cnt\[9\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/h_cnt\[9\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/h_cnt\[9\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[8\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/h_cnt_reg\[9\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/v_cnt\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE vga_timing_gen/v_cnt\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/v_cnt\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/v_cnt\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/v_cnt\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I3 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I2 O (96.0:119.0:119.0) (96.0:119.0:119.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/v_cnt\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE vga_timing_gen/v_cnt\[6\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/v_cnt\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I3 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (94.0:117.0:117.0) (94.0:117.0:117.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/v_cnt\[8\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE vga_timing_gen/v_cnt\[8\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/v_cnt\[9\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE vga_timing_gen/v_cnt\[9\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/v_cnt\[9\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I3 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I2 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I1 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I0 O (94.0:117.0:117.0) (94.0:117.0:117.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE vga_timing_gen/v_cnt\[9\]_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (93.0:116.0:116.0) (93.0:116.0:116.0))
      (IOPATH I3 O (118.0:146.0:146.0) (118.0:146.0:146.0))
      (IOPATH I2 O (120.0:148.0:148.0) (120.0:148.0:148.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE vga_timing_gen/v_cnt\[9\]_i_5)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[8\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE vga_timing_gen/v_cnt_reg\[9\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
    (CELLTYPE "top_module")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/h_cnt\[9\]_i_1/I2 (2119.7:2506.7:2506.7) (2119.7:2506.7:2506.7))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[0\]/R (1976.3:2343.3:2343.3) (1976.3:2343.3:2343.3))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[1\]/R (2392.7:2835.7:2835.7) (2392.7:2835.7:2835.7))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[2\]/R (2111.5:2501.5:2501.5) (2111.5:2501.5:2501.5))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[3\]/R (2111.5:2501.5:2501.5) (2111.5:2501.5:2501.5))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[4\]/R (1976.3:2343.3:2343.3) (1976.3:2343.3:2343.3))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[5\]/R (1976.3:2343.3:2343.3) (1976.3:2343.3:2343.3))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[6\]/R (2509.6:2975.6:2975.6) (2509.6:2975.6:2975.6))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[7\]/R (2509.6:2975.6:2975.6) (2509.6:2975.6:2975.6))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[8\]/R (2509.6:2975.6:2975.6) (2509.6:2975.6:2975.6))
      (INTERCONNECT RST_IBUF_inst/O vga_timing_gen/v_cnt_reg\[9\]/R (2509.6:2975.6:2975.6) (2509.6:2975.6:2975.6))
      (INTERCONNECT RST_IBUF_inst/O vga_clk_gen/inst/mmcm_adv_inst/RST (3008.0:3490.0:3490.0) (3008.0:3490.0:3490.0))
      (INTERCONNECT vga_clk_gen/inst/clkf_buf/O vga_clk_gen/inst/mmcm_adv_inst/CLKFBIN (1505.7:1627.0:1627.0) (1505.7:1627.0:1627.0))
      (INTERCONNECT vga_clk_gen/inst/clkin1_ibufg/O vga_clk_gen/inst/mmcm_adv_inst/CLKIN1 (1161.9:1233.1:1233.1) (1161.9:1233.1:1233.1))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[0\]/C (1712.7:1863.0:1863.0) (1712.7:1863.0:1863.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[1\]/C (1712.7:1863.0:1863.0) (1712.7:1863.0:1863.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[2\]/C (1712.7:1863.0:1863.0) (1712.7:1863.0:1863.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[3\]/C (1712.7:1863.0:1863.0) (1712.7:1863.0:1863.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[4\]/C (1679.7:1823.0:1823.0) (1679.7:1823.0:1823.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[5\]/C (1712.7:1863.0:1863.0) (1712.7:1863.0:1863.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[6\]/C (1678.7:1822.0:1822.0) (1678.7:1822.0:1822.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[7\]/C (1711.7:1862.0:1862.0) (1711.7:1862.0:1862.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[8\]/C (1711.7:1862.0:1862.0) (1711.7:1862.0:1862.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/h_cnt_reg\[9\]/C (1711.7:1862.0:1862.0) (1711.7:1862.0:1862.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[0\]/C (1676.7:1820.0:1820.0) (1676.7:1820.0:1820.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[1\]/C (1710.7:1861.0:1861.0) (1710.7:1861.0:1861.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[2\]/C (1677.7:1821.0:1821.0) (1677.7:1821.0:1821.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[3\]/C (1677.7:1821.0:1821.0) (1677.7:1821.0:1821.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[4\]/C (1676.7:1820.0:1820.0) (1676.7:1820.0:1820.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[5\]/C (1676.7:1820.0:1820.0) (1676.7:1820.0:1820.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[6\]/C (1709.7:1860.0:1860.0) (1709.7:1860.0:1860.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[7\]/C (1709.7:1860.0:1860.0) (1709.7:1860.0:1860.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[8\]/C (1709.7:1860.0:1860.0) (1709.7:1860.0:1860.0))
      (INTERCONNECT vga_clk_gen/inst/clkout1_buf/O vga_timing_gen/v_cnt_reg\[9\]/C (1709.7:1860.0:1860.0) (1709.7:1860.0:1860.0))
      (INTERCONNECT vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT vga_clk_gen/inst/clkf_buf/I (1639.1:1719.4:1719.4) (1639.1:1719.4:1719.4))
      (INTERCONNECT vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0 vga_clk_gen/inst/clkout1_buf/I (1639.1:1719.4:1719.4) (1639.1:1719.4:1719.4))
      (INTERCONNECT vga_timing_gen/VGA_HSYNC_OBUF_inst_i_1/O VGA_HSYNC_OBUF_inst/I (1643.7:1916.7:1916.7) (1643.7:1916.7:1916.7))
      (INTERCONNECT vga_timing_gen/VGA_VSYNC_OBUF_inst_i_1/O VGA_VSYNC_OBUF_inst/I (1777.1:2072.1:2072.1) (1777.1:2072.1:2072.1))
      (INTERCONNECT vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/O vga_timing_gen/v_cnt\[0\]_i_1/I1 (692.3:838.3:838.3) (692.3:838.3:838.3))
      (INTERCONNECT vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/O vga_timing_gen/v_cnt\[2\]_i_1/I2 (406.4:478.4:478.4) (406.4:478.4:478.4))
      (INTERCONNECT vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/O vga_timing_gen/v_cnt\[3\]_i_1/I2 (653.9:778.9:778.9) (653.9:778.9:778.9))
      (INTERCONNECT vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/O vga_timing_gen/VGA_VSYNC_OBUF_inst_i_1/I4 (688.3:833.3:833.3) (688.3:833.3:833.3))
      (INTERCONNECT vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/O vga_timing_gen/v_cnt\[9\]_i_2/I5 (455.3:714.3:714.3) (455.3:714.3:714.3))
      (INTERCONNECT vga_timing_gen/h_cnt\[0\]_i_1/O vga_timing_gen/h_cnt_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[1\]_i_1/O vga_timing_gen/h_cnt_reg\[1\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[2\]_i_1/O vga_timing_gen/h_cnt_reg\[2\]/D (85.0:105.0:105.0) (85.0:105.0:105.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[3\]_i_1/O vga_timing_gen/h_cnt_reg\[3\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[4\]_i_1/O vga_timing_gen/h_cnt_reg\[4\]/D (449.8:544.8:544.8) (449.8:544.8:544.8))
      (INTERCONNECT vga_timing_gen/h_cnt\[5\]_i_1/O vga_timing_gen/h_cnt_reg\[5\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[6\]_i_1/O vga_timing_gen/h_cnt_reg\[6\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[7\]_i_1/O vga_timing_gen/h_cnt_reg\[7\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[8\]_i_1/O vga_timing_gen/h_cnt_reg\[8\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[0\]/R (526.7:630.7:630.7) (526.7:630.7:630.7))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[1\]/R (526.7:630.7:630.7) (526.7:630.7:630.7))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[2\]/R (526.7:630.7:630.7) (526.7:630.7:630.7))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[3\]/R (526.7:630.7:630.7) (526.7:630.7:630.7))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[4\]/R (523.7:626.7:626.7) (523.7:626.7:626.7))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[5\]/R (526.7:630.7:630.7) (526.7:630.7:630.7))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[6\]/R (592.0:714.0:714.0) (592.0:714.0:714.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[7\]/R (595.0:718.0:718.0) (595.0:718.0:718.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[8\]/R (595.0:718.0:718.0) (595.0:718.0:718.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_1/O vga_timing_gen/h_cnt_reg\[9\]/R (595.0:718.0:718.0) (595.0:718.0:718.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_2/O vga_timing_gen/h_cnt_reg\[9\]/D (85.0:105.0:105.0) (85.0:105.0:105.0))
      (INTERCONNECT vga_timing_gen/h_cnt\[9\]_i_3/O vga_timing_gen/h_cnt\[9\]_i_1/I1 (531.9:647.9:647.9) (531.9:647.9:647.9))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[0\]/Q vga_timing_gen/h_cnt\[0\]_i_1/I0 (858.9:1029.9:1029.9) (858.9:1029.9:1029.9))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[0\]/Q vga_timing_gen/h_cnt\[1\]_i_1/I0 (858.9:1029.9:1029.9) (858.9:1029.9:1029.9))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[0\]/Q vga_timing_gen/h_cnt\[2\]_i_1/I1 (856.9:1026.9:1026.9) (856.9:1026.9:1026.9))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[0\]/Q vga_timing_gen/h_cnt\[3\]_i_1/I1 (856.9:1026.9:1026.9) (856.9:1026.9:1026.9))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[0\]/Q vga_timing_gen/h_cnt\[4\]_i_1/I2 (559.1:677.1:677.1) (559.1:677.1:677.1))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[0\]/Q vga_timing_gen/h_cnt\[5\]_i_1/I2 (555.1:829.1:829.1) (555.1:829.1:829.1))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[9\]_i_3/I2 (559.1:677.1:677.1) (559.1:677.1:677.1))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[1\]/Q vga_timing_gen/h_cnt\[2\]_i_1/I0 (575.5:689.5:689.5) (575.5:689.5:689.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[1\]/Q vga_timing_gen/h_cnt\[1\]_i_1/I1 (877.5:1064.5:1064.5) (877.5:1064.5:1064.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[1\]/Q vga_timing_gen/h_cnt\[4\]_i_1/I1 (536.5:651.5:651.5) (536.5:651.5:651.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[9\]_i_3/I1 (536.5:651.5:651.5) (536.5:651.5:651.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[1\]/Q vga_timing_gen/h_cnt\[3\]_i_1/I2 (575.5:689.5:689.5) (575.5:689.5:689.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[1\]/Q vga_timing_gen/h_cnt\[5\]_i_1/I3 (470.5:668.5:668.5) (470.5:668.5:668.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[2\]/Q vga_timing_gen/h_cnt\[3\]_i_1/I0 (543.2:665.2:665.2) (543.2:665.2:665.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[2\]/Q vga_timing_gen/h_cnt\[5\]_i_1/I1 (430.1:523.1:523.1) (430.1:523.1:523.1))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[2\]/Q vga_timing_gen/h_cnt\[2\]_i_1/I2 (543.2:665.2:665.2) (543.2:665.2:665.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[2\]/Q vga_timing_gen/h_cnt\[4\]_i_1/I3 (831.1:1007.1:1007.1) (831.1:1007.1:1007.1))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[2\]/Q vga_timing_gen/v_cnt\[9\]_i_3/I3 (831.1:1007.1:1007.1) (831.1:1007.1:1007.1))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[3\]/Q vga_timing_gen/h_cnt\[4\]_i_1/I0 (407.3:492.3:492.3) (407.3:492.3:492.3))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[3\]/Q vga_timing_gen/v_cnt\[9\]_i_3/I0 (407.3:492.3:492.3) (407.3:492.3:492.3))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[3\]/Q vga_timing_gen/h_cnt\[3\]_i_1/I3 (720.3:880.3:880.3) (720.3:880.3:880.3))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[3\]/Q vga_timing_gen/h_cnt\[5\]_i_1/I4 (372.3:496.3:496.3) (372.3:496.3:496.3))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[4\]/Q vga_timing_gen/h_cnt\[5\]_i_1/I0 (441.2:700.2:700.2) (441.2:700.2:700.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[4\]/Q vga_timing_gen/h_cnt\[4\]_i_1/I4 (556.2:681.2:681.2) (556.2:681.2:681.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[4\]/Q vga_timing_gen/v_cnt\[9\]_i_3/I4 (556.2:681.2:681.2) (556.2:681.2:681.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[5\]/Q vga_timing_gen/h_cnt\[6\]_i_1/I0 (706.4:853.4:853.4) (706.4:853.4:853.4))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[5\]/Q vga_timing_gen/h_cnt\[9\]_i_3/I0 (397.4:470.4:470.4) (397.4:470.4:470.4))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[5\]/Q vga_timing_gen/h_cnt\[7\]_i_1/I1 (718.4:868.4:868.4) (718.4:868.4:868.4))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[5\]/Q vga_timing_gen/h_cnt\[8\]_i_1/I2 (718.4:868.4:868.4) (718.4:868.4:868.4))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[5\]/Q vga_timing_gen/h_cnt\[9\]_i_2/I2 (710.4:858.4:858.4) (710.4:858.4:858.4))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[5\]/Q vga_timing_gen/VGA_HSYNC_OBUF_inst_i_1/I4 (397.4:470.4:470.4) (397.4:470.4:470.4))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[5\]/Q vga_timing_gen/v_cnt\[9\]_i_1/I4 (362.4:474.4:474.4) (362.4:474.4:474.4))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[5\]/Q vga_timing_gen/h_cnt\[5\]_i_1/I5 (346.2:538.2:538.2) (346.2:538.2:538.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[6\]/Q vga_timing_gen/h_cnt\[8\]_i_1/I1 (271.5:319.5:319.5) (271.5:319.5:319.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[6\]/Q vga_timing_gen/h_cnt\[9\]_i_3/I1 (589.5:714.5:714.5) (589.5:714.5:714.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[6\]/Q vga_timing_gen/h_cnt\[6\]_i_1/I2 (447.5:537.5:537.5) (447.5:537.5:537.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[6\]/Q vga_timing_gen/h_cnt\[7\]_i_1/I2 (271.5:319.5:319.5) (271.5:319.5:319.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[6\]/Q vga_timing_gen/VGA_HSYNC_OBUF_inst_i_1/I3 (589.5:714.5:714.5) (589.5:714.5:714.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[6\]/Q vga_timing_gen/h_cnt\[9\]_i_2/I3 (280.5:330.5:330.5) (280.5:330.5:330.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[6\]/Q vga_timing_gen/v_cnt\[9\]_i_1/I3 (474.5:733.5:733.5) (474.5:733.5:733.5))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[7\]/Q vga_timing_gen/VGA_HSYNC_OBUF_inst_i_1/I0 (681.2:826.2:826.2) (681.2:826.2:826.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[7\]/Q vga_timing_gen/h_cnt\[8\]_i_1/I0 (861.0:1032.0:1032.0) (861.0:1032.0:1032.0))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[7\]/Q vga_timing_gen/h_cnt\[9\]_i_3/I2 (681.2:826.2:826.2) (681.2:826.2:826.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[7\]/Q vga_timing_gen/v_cnt\[9\]_i_1/I2 (566.2:840.2:840.2) (566.2:840.2:840.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[7\]/Q vga_timing_gen/h_cnt\[7\]_i_1/I3 (861.0:1032.0:1032.0) (861.0:1032.0:1032.0))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[7\]/Q vga_timing_gen/h_cnt\[9\]_i_2/I4 (435.2:531.2:531.2) (435.2:531.2:531.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[8\]/Q vga_timing_gen/h_cnt\[9\]_i_2/I0 (319.8:378.8:378.8) (319.8:378.8:378.8))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[8\]/Q vga_timing_gen/v_cnt\[9\]_i_1/I0 (484.8:682.8:682.8) (484.8:682.8:682.8))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[8\]/Q vga_timing_gen/VGA_HSYNC_OBUF_inst_i_1/I1 (550.8:665.8:665.8) (550.8:665.8:665.8))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[8\]/Q vga_timing_gen/h_cnt\[8\]_i_1/I4 (880.2:1067.2:1067.2) (880.2:1067.2:1067.2))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[8\]/Q vga_timing_gen/h_cnt\[9\]_i_3/I4 (550.8:665.8:665.8) (550.8:665.8:665.8))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[9\]/Q vga_timing_gen/v_cnt\[9\]_i_1/I1 (515.0:738.0:738.0) (515.0:738.0:738.0))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[9\]/Q vga_timing_gen/VGA_HSYNC_OBUF_inst_i_1/I2 (603.0:729.0:729.0) (603.0:729.0:729.0))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[9\]/Q vga_timing_gen/h_cnt\[9\]_i_3/I3 (603.0:729.0:729.0) (603.0:729.0:729.0))
      (INTERCONNECT vga_timing_gen/h_cnt_reg\[9\]/Q vga_timing_gen/h_cnt\[9\]_i_2/I5 (542.0:664.0:664.0) (542.0:664.0:664.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[0\]_i_1/O vga_timing_gen/v_cnt_reg\[0\]/D (86.0:106.0:106.0) (86.0:106.0:106.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[1\]_i_1/O vga_timing_gen/v_cnt_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[2\]_i_1/O vga_timing_gen/v_cnt_reg\[2\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[3\]_i_1/O vga_timing_gen/v_cnt_reg\[3\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[4\]_i_1/O vga_timing_gen/v_cnt_reg\[4\]/D (885.8:1037.8:1037.8) (885.8:1037.8:1037.8))
      (INTERCONNECT vga_timing_gen/v_cnt\[5\]_i_1/O vga_timing_gen/v_cnt_reg\[5\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[6\]_i_1/O vga_timing_gen/v_cnt_reg\[6\]/D (85.0:105.0:105.0) (85.0:105.0:105.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[7\]_i_1/O vga_timing_gen/v_cnt_reg\[7\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[8\]_i_1/O vga_timing_gen/v_cnt_reg\[8\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[8\]_i_2/O vga_timing_gen/v_cnt\[6\]_i_1/I0 (358.0:429.0:429.0) (358.0:429.0:429.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[8\]_i_2/O vga_timing_gen/v_cnt\[7\]_i_1/I0 (358.0:429.0:429.0) (358.0:429.0:429.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[8\]_i_2/O vga_timing_gen/v_cnt\[8\]_i_1/I0 (667.0:813.0:813.0) (667.0:813.0:813.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[0\]/CE (686.9:823.9:823.9) (686.9:823.9:823.9))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[1\]/CE (556.7:669.7:669.7) (556.7:669.7:669.7))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[2\]/CE (1105.8:1287.8:1287.8) (1105.8:1287.8:1287.8))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[3\]/CE (1105.8:1287.8:1287.8) (1105.8:1287.8:1287.8))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[4\]/CE (686.9:823.9:823.9) (686.9:823.9:823.9))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[5\]/CE (686.9:823.9:823.9) (686.9:823.9:823.9))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[6\]/CE (1331.5:1556.5:1556.5) (1331.5:1556.5:1556.5))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[7\]/CE (1331.5:1556.5:1556.5) (1331.5:1556.5:1556.5))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[8\]/CE (1331.5:1556.5:1556.5) (1331.5:1556.5:1556.5))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_1/O vga_timing_gen/v_cnt_reg\[9\]/CE (1331.5:1556.5:1556.5) (1331.5:1556.5:1556.5))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_2/O vga_timing_gen/v_cnt_reg\[9\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_3/O vga_timing_gen/h_cnt\[7\]_i_1/I0 (747.3:906.3:906.3) (747.3:906.3:906.3))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_3/O vga_timing_gen/h_cnt\[9\]_i_1/I0 (540.3:650.3:650.3) (540.3:650.3:650.3))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_3/O vga_timing_gen/h_cnt\[6\]_i_1/I1 (538.3:646.3:646.3) (538.3:646.3:646.3))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_3/O vga_timing_gen/h_cnt\[9\]_i_2/I1 (681.2:826.2:826.2) (681.2:826.2:826.2))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_3/O vga_timing_gen/h_cnt\[8\]_i_1/I3 (747.3:906.3:906.3) (747.3:906.3:906.3))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_3/O vga_timing_gen/v_cnt\[9\]_i_1/I5 (446.2:548.2:548.2) (446.2:548.2:548.2))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_4/O vga_timing_gen/v_cnt\[9\]_i_2/I0 (468.3:673.3:673.3) (468.3:673.3:673.3))
      (INTERCONNECT vga_timing_gen/v_cnt\[9\]_i_5/O vga_timing_gen/v_cnt\[9\]_i_2/I1 (308.4:418.4:418.4) (308.4:418.4:418.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[1\]_i_1/I0 (421.5:492.5:492.5) (421.5:492.5:492.5))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[8\]_i_2/I1 (381.6:451.6:451.6) (381.6:451.6:451.6))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[4\]_i_1/I2 (381.6:451.6:451.6) (381.6:451.6:451.6))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[5\]_i_1/I2 (379.6:447.6:447.6) (379.6:447.6:447.6))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[9\]_i_2/I2 (279.5:339.5:339.5) (279.5:339.5:339.5))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[0\]_i_1/I4 (440.5:531.5:531.5) (440.5:531.5:531.5))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[2\]_i_1/I5 (713.5:860.5:860.5) (713.5:860.5:860.5))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[0\]/Q vga_timing_gen/v_cnt\[3\]_i_1/I5 (714.5:862.5:862.5) (714.5:862.5:862.5))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[8\]_i_2/I0 (831.2:997.2:997.2) (831.2:997.2:997.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[1\]_i_1/I1 (437.2:533.2:533.2) (437.2:533.2:533.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[5\]_i_1/I1 (832.2:998.2:998.2) (832.2:998.2:998.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_1/I2 (832.2:998.2:998.2) (832.2:998.2:998.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[4\]_i_1/I3 (831.2:997.2:997.2) (831.2:997.2:997.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[9\]_i_2/I3 (826.3:1142.3:1142.3) (826.3:1142.3:1142.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[2\]_i_1/I4 (497.2:597.2:597.2) (497.2:597.2:597.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[3\]_i_1/I4 (496.2:595.2:595.2) (496.2:595.2:595.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[1\]/Q vga_timing_gen/v_cnt\[0\]_i_1/I5 (833.2:1000.2:1000.2) (833.2:1000.2:1000.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[2\]/Q vga_timing_gen/v_cnt\[3\]_i_1/I0 (440.3:532.3:532.3) (440.3:532.3:532.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[2\]/Q vga_timing_gen/v_cnt\[4\]_i_1/I0 (757.7:913.7:913.7) (757.7:913.7:913.7))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[2\]/Q vga_timing_gen/v_cnt\[9\]_i_5/I0 (432.7:509.7:509.7) (432.7:509.7:509.7))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[2\]/Q vga_timing_gen/v_cnt\[2\]_i_1/I1 (437.3:527.3:527.3) (437.3:527.3:527.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[2\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_1/I3 (432.7:509.7:509.7) (432.7:509.7:509.7))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[2\]/Q vga_timing_gen/v_cnt\[0\]_i_1/I3 (854.5:1016.5:1016.5) (854.5:1016.5:1016.5))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[2\]/Q vga_timing_gen/v_cnt\[8\]_i_2/I3 (757.7:913.7:913.7) (757.7:913.7:913.7))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[2\]/Q vga_timing_gen/v_cnt\[5\]_i_1/I4 (756.7:911.7:911.7) (756.7:911.7:911.7))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[3\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_1/I0 (733.8:879.8:879.8) (733.8:879.8:879.8))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[3\]/Q vga_timing_gen/v_cnt\[2\]_i_1/I0 (557.3:679.3:679.3) (557.3:679.3:679.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[3\]/Q vga_timing_gen/v_cnt\[3\]_i_1/I1 (556.3:678.3:678.3) (556.3:678.3:678.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[3\]/Q vga_timing_gen/v_cnt\[4\]_i_1/I1 (520.3:621.3:621.3) (520.3:621.3:621.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[3\]/Q vga_timing_gen/v_cnt\[9\]_i_5/I1 (733.8:879.8:879.8) (733.8:879.8:879.8))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[3\]/Q vga_timing_gen/v_cnt\[0\]_i_1/I2 (296.3:344.3:344.3) (296.3:344.3:344.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[3\]/Q vga_timing_gen/v_cnt\[8\]_i_2/I2 (520.3:621.3:621.3) (520.3:621.3:621.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[3\]/Q vga_timing_gen/v_cnt\[5\]_i_1/I3 (521.3:623.3:623.3) (521.3:623.3:623.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[4\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/I0 (850.0:1025.0:1025.0) (850.0:1025.0:1025.0))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[4\]/Q vga_timing_gen/v_cnt\[5\]_i_1/I0 (289.2:348.2:348.2) (289.2:348.2:348.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[4\]/Q vga_timing_gen/v_cnt\[6\]_i_1/I1 (848.0:1023.0:1023.0) (848.0:1023.0:1023.0))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[4\]/Q vga_timing_gen/v_cnt\[7\]_i_1/I2 (848.0:1023.0:1023.0) (848.0:1023.0:1023.0))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[4\]/Q vga_timing_gen/v_cnt\[8\]_i_1/I2 (950.5:1142.5:1142.5) (950.5:1142.5:1142.5))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[4\]/Q vga_timing_gen/v_cnt\[9\]_i_4/I2 (850.0:1025.0:1025.0) (850.0:1025.0:1025.0))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[4\]/Q vga_timing_gen/v_cnt\[4\]_i_1/I4 (701.1:851.1:851.1) (701.1:851.1:851.1))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[5\]/Q vga_timing_gen/v_cnt\[7\]_i_1/I1 (509.4:612.4:612.4) (509.4:612.4:612.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[5\]/Q vga_timing_gen/v_cnt\[9\]_i_4/I1 (511.4:615.4:615.4) (511.4:615.4:615.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[5\]/Q vga_timing_gen/v_cnt\[6\]_i_1/I2 (509.4:612.4:612.4) (509.4:612.4:612.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[5\]/Q vga_timing_gen/v_cnt\[8\]_i_1/I3 (277.4:324.4:324.4) (277.4:324.4:324.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[5\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/I4 (511.4:615.4:615.4) (511.4:615.4:615.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[5\]/Q vga_timing_gen/v_cnt\[5\]_i_1/I5 (415.2:505.2:505.2) (415.2:505.2:505.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[6\]/Q vga_timing_gen/v_cnt\[8\]_i_1/I1 (833.9:996.9:996.9) (833.9:996.9:996.9))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[6\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/I3 (561.4:684.4:684.4) (561.4:684.4:684.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[6\]/Q vga_timing_gen/v_cnt\[6\]_i_1/I3 (554.4:676.4:676.4) (554.4:676.4:676.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[6\]/Q vga_timing_gen/v_cnt\[7\]_i_1/I3 (554.4:676.4:676.4) (554.4:676.4:676.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[6\]/Q vga_timing_gen/v_cnt\[9\]_i_4/I3 (561.4:684.4:684.4) (561.4:684.4:684.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[7\]/Q vga_timing_gen/v_cnt\[9\]_i_4/I0 (728.3:890.3:890.3) (728.3:890.3:890.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[7\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/I1 (728.3:890.3:890.3) (728.3:890.3:890.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[7\]/Q vga_timing_gen/v_cnt\[7\]_i_1/I4 (720.3:880.3:880.3) (720.3:880.3:880.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[7\]/Q vga_timing_gen/v_cnt\[8\]_i_1/I4 (407.3:492.3:492.3) (407.3:492.3:492.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[8\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_2/I2 (364.3:436.3:436.3) (364.3:436.3:436.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[8\]/Q vga_timing_gen/v_cnt\[9\]_i_4/I4 (364.3:436.3:436.3) (364.3:436.3:436.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[8\]/Q vga_timing_gen/v_cnt\[8\]_i_1/I5 (545.2:667.2:667.2) (545.2:667.2:667.2))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[9\]/Q vga_timing_gen/v_cnt\[0\]_i_1/I0 (499.4:599.4:599.4) (499.4:599.4:599.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[9\]/Q vga_timing_gen/VGA_VSYNC_OBUF_inst_i_1/I1 (497.4:596.4:596.4) (497.4:596.4:596.4))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[9\]/Q vga_timing_gen/v_cnt\[2\]_i_1/I3 (362.3:428.3:428.3) (362.3:428.3:428.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[9\]/Q vga_timing_gen/v_cnt\[3\]_i_1/I3 (390.3:458.3:458.3) (390.3:458.3:458.3))
      (INTERCONNECT vga_timing_gen/v_cnt_reg\[9\]/Q vga_timing_gen/v_cnt\[9\]_i_2/I4 (358.4:550.4:550.4) (358.4:550.4:550.4))
      )
    )
)
)
