Flow report for pciusbtest_90sp1
Sun Oct 14 17:52:40 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+-------------------------+----------------------------------------------+
; Flow Status             ; Successful - Sun Oct 14 17:52:40 2018        ;
; Quartus II Version      ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name           ; pciusbtest_90sp1                             ;
; Top-level Entity Name   ; Block1                                       ;
; Family                  ; FLEX10KE                                     ;
; Device                  ; EPF10K200SRC240-3                            ;
; Timing Models           ; Final                                        ;
; Met timing requirements ; No                                           ;
; Total logic elements    ; 1,242 / 9,984 ( 12 % )                       ;
; Total pins              ; 73 / 182 ( 40 % )                            ;
; Total memory bits       ; 128 / 98,304 ( < 1 % )                       ;
; Total PLLs              ; 0                                            ;
+-------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/14/2018 17:52:04 ;
; Main task         ; Compilation         ;
; Revision Name     ; pciusbtest_90sp1    ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                 ;
+------------------------------------+---------------------------------------------------------------+------------------------------+-------------+----------------+
; Assignment Name                    ; Value                                                         ; Default Value                ; Entity Name ; Section Id     ;
+------------------------------------+---------------------------------------------------------------+------------------------------+-------------+----------------+
; AUTO_GLOBAL_MEMORY_CONTROLS        ; On                                                            ; Off                          ; --          ; --             ;
; AUTO_PACKED_REGISTERS              ; Normal                                                        ; Off                          ; --          ; --             ;
; COMPILER_SIGNATURE_ID              ; 136635251767.153952512401356                                  ; --                           ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog Hdl                                                   ; --                           ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim-Altera (Verilog)                                     ; <None>                       ; --          ; --             ;
; EDA_TIME_SCALE                     ; 1 ns                                                          ; --                           ; --          ; eda_simulation ;
; FITTER_EFFORT                      ; Standard Fit                                                  ; Auto Fit                     ; --          ; --             ;
; INCREMENTAL_COMPILATION            ; Off                                                           ; FULL_INCREMENTAL_COMPILATION ; --          ; --             ;
; MISC_FILE                          ; c:/altera/90sp1/quartus/pciusbtest_90sp1/pciusbtest_90sp1.dpf ; --                           ; --          ; --             ;
; NUMBER_OF_PATHS_TO_REPORT          ; 1000                                                          ; 200                          ; --          ; --             ;
; OPTIMIZE_HOLD_TIMING               ; Off                                                           ; --                           ; --          ; --             ;
; PCI_IO                             ; On                                                            ; Off                          ; --          ; --             ;
; TOP_LEVEL_ENTITY                   ; Block1                                                        ; pciusbtest_90sp1             ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                                           ; --                           ; --          ; eda_blast_fpga ;
+------------------------------------+---------------------------------------------------------------+------------------------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:08     ; 1.0                     ; 193 MB              ; 00:00:08                           ;
; Fitter                  ; 00:00:19     ; 1.0                     ; 201 MB              ; 00:00:20                           ;
; Assembler               ; 00:00:02     ; 1.0                     ; 197 MB              ; 00:00:01                           ;
; Classic Timing Analyzer ; 00:00:03     ; 1.0                     ; 160 MB              ; 00:00:02                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 138 MB              ; 00:00:01                           ;
; Total                   ; 00:00:33     ; --                      ; --                  ; 00:00:32                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; microsof-45872f  ; Windows XP ; 5.1        ; i686           ;
; Fitter                  ; microsof-45872f  ; Windows XP ; 5.1        ; i686           ;
; Assembler               ; microsof-45872f  ; Windows XP ; 5.1        ; i686           ;
; Classic Timing Analyzer ; microsof-45872f  ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer      ; microsof-45872f  ; Windows XP ; 5.1        ; i686           ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off pciusbtest_90sp1 -c pciusbtest_90sp1
quartus_fit --read_settings_files=off --write_settings_files=off pciusbtest_90sp1 -c pciusbtest_90sp1
quartus_asm --read_settings_files=off --write_settings_files=off pciusbtest_90sp1 -c pciusbtest_90sp1
quartus_tan --read_settings_files=off --write_settings_files=off pciusbtest_90sp1 -c pciusbtest_90sp1
quartus_eda --read_settings_files=off --write_settings_files=off pciusbtest_90sp1 -c pciusbtest_90sp1



