
  Loading design 'filtro_pipelining'
Warning: The core area for block is not defined. (PSYN-006)
Error: No floorplan is defined for the current design for incremental physical synthesis. (PSYN-080)
Error: extract_rc has abnormally terminated.  (OPT-100)
Information: Updating graph... (UID-83)
Warning: Design 'filtro_pipelining' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'filtro_pipelining' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : filtro_pipelining
Version: E-2010.12-ICC-SP1
Date   : Tue Mar 15 18:29:43 2011
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: reloj_secuencia_delay_reg_0_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/reloj_salida[0] (multi_reloj_N_filtros8)
                                                          0.00       0.77 f
  secuencia/reloj_prioridad_relojes[0] (reloj_prioridad_orden3_N_filtros8)
                                                          0.00       0.77 f
  U7/Y (INVX2)                                            0.19       0.96 r
  U6/Y (INVX4)                                            0.97       1.93 f
  reloj_secuencia_delay_reg_0_/D (DFFNEGX1)               0.00       1.93 f
  data arrival time                                                  1.93

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  reloj_secuencia_delay_reg_0_/CLK (DFFNEGX1)             0.00   11338.00 f
  library setup time                                     -0.55   11337.45
  data required time                                             11337.45
  --------------------------------------------------------------------------
  data required time                                             11337.45
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                    11335.53


  Startpoint: secuencia/multi_reloj/contador_reg_2_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: reloj_secuencia_delay_reg_2_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_2_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_2_/Q (DFFSR)         0.74       0.74 f
  secuencia/multi_reloj/reloj_salida[2] (multi_reloj_N_filtros8)
                                                          0.00       0.74 f
  secuencia/reloj_prioridad_relojes[2] (reloj_prioridad_orden3_N_filtros8)
                                                          0.00       0.74 f
  U17/Y (INVX2)                                           0.18       0.92 r
  U16/Y (INVX4)                                           0.97       1.89 f
  reloj_secuencia_delay_reg_2_/D (DFFNEGX1)               0.00       1.89 f
  data arrival time                                                  1.89

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  reloj_secuencia_delay_reg_2_/CLK (DFFNEGX1)             0.00   11338.00 f
  library setup time                                     -0.55   11337.45
  data required time                                             11337.45
  --------------------------------------------------------------------------
  data required time                                             11337.45
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                    11335.56


  Startpoint: secuencia/multi_reloj/contador_reg_4_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: reloj_secuencia_delay_reg_4_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_4_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_4_/Q (DFFSR)         0.72       0.72 f
  secuencia/multi_reloj/reloj_salida[4] (multi_reloj_N_filtros8)
                                                          0.00       0.72 f
  secuencia/reloj_prioridad_relojes[4] (reloj_prioridad_orden3_N_filtros8)
                                                          0.00       0.72 f
  U11/Y (INVX2)                                           0.18       0.89 r
  U10/Y (INVX4)                                           0.97       1.86 f
  reloj_secuencia_delay_reg_4_/D (DFFNEGX1)               0.00       1.86 f
  data arrival time                                                  1.86

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  reloj_secuencia_delay_reg_4_/CLK (DFFNEGX1)             0.00   11338.00 f
  library setup time                                     -0.55   11337.45
  data required time                                             11337.45
  --------------------------------------------------------------------------
  data required time                                             11337.45
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                    11335.59


  Startpoint: secuencia/multi_reloj/contador_reg_3_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: reloj_secuencia_delay_reg_3_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_3_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_3_/Q (DFFSR)         0.67       0.67 f
  secuencia/multi_reloj/reloj_salida[3] (multi_reloj_N_filtros8)
                                                          0.00       0.67 f
  secuencia/reloj_prioridad_relojes[3] (reloj_prioridad_orden3_N_filtros8)
                                                          0.00       0.67 f
  U9/Y (INVX2)                                            0.16       0.83 r
  U8/Y (INVX4)                                            0.96       1.80 f
  reloj_secuencia_delay_reg_3_/D (DFFNEGX1)               0.00       1.80 f
  data arrival time                                                  1.80

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  reloj_secuencia_delay_reg_3_/CLK (DFFNEGX1)             0.00   11338.00 f
  library setup time                                     -0.55   11337.45
  data required time                                             11337.45
  --------------------------------------------------------------------------
  data required time                                             11337.45
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                    11335.66


  Startpoint: secuencia/multi_reloj/contador_reg_5_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: reloj_secuencia_delay_reg_5_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_5_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_5_/Q (DFFSR)         0.67       0.67 f
  secuencia/multi_reloj/reloj_salida[5] (multi_reloj_N_filtros8)
                                                          0.00       0.67 f
  secuencia/reloj_prioridad_relojes[5] (reloj_prioridad_orden3_N_filtros8)
                                                          0.00       0.67 f
  U13/Y (INVX2)                                           0.16       0.83 r
  U12/Y (INVX4)                                           0.96       1.80 f
  reloj_secuencia_delay_reg_5_/D (DFFNEGX1)               0.00       1.80 f
  data arrival time                                                  1.80

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  reloj_secuencia_delay_reg_5_/CLK (DFFNEGX1)             0.00   11338.00 f
  library setup time                                     -0.55   11337.45
  data required time                                             11337.45
  --------------------------------------------------------------------------
  data required time                                             11337.45
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                    11335.66


  Startpoint: secuencia/multi_reloj/contador_reg_6_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: reloj_secuencia_delay_reg_6_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_6_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_6_/Q (DFFSR)         0.67       0.67 f
  secuencia/multi_reloj/reloj_salida[6] (multi_reloj_N_filtros8)
                                                          0.00       0.67 f
  secuencia/reloj_prioridad_relojes[6] (reloj_prioridad_orden3_N_filtros8)
                                                          0.00       0.67 f
  U19/Y (INVX2)                                           0.16       0.83 r
  U18/Y (INVX4)                                           0.96       1.79 f
  reloj_secuencia_delay_reg_6_/D (DFFNEGX1)               0.00       1.79 f
  data arrival time                                                  1.79

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  reloj_secuencia_delay_reg_6_/CLK (DFFNEGX1)             0.00   11338.00 f
  library setup time                                     -0.55   11337.45
  data required time                                             11337.45
  --------------------------------------------------------------------------
  data required time                                             11337.45
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                    11335.66


  Startpoint: secuencia/multi_reloj/contador_reg_1_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: reloj_secuencia_delay_reg_1_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_1_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_1_/Q (DFFSR)         0.65       0.65 f
  secuencia/multi_reloj/reloj_salida[1] (multi_reloj_N_filtros8)
                                                          0.00       0.65 f
  secuencia/reloj_prioridad_relojes[1] (reloj_prioridad_orden3_N_filtros8)
                                                          0.00       0.65 f
  U15/Y (INVX2)                                           0.16       0.80 r
  U14/Y (INVX4)                                           0.96       1.76 f
  reloj_secuencia_delay_reg_1_/D (DFFNEGX1)               0.00       1.76 f
  data arrival time                                                  1.76

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  reloj_secuencia_delay_reg_1_/CLK (DFFNEGX1)             0.00   11338.00 f
  library setup time                                     -0.55   11337.45
  data required time                                             11337.45
  --------------------------------------------------------------------------
  data required time                                             11337.45
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                    11335.69


  Startpoint: secuencia/multi_reloj/contador_reg_7_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: reloj_secuencia_delay_reg_7_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_7_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_7_/Q (DFFSR)         0.63       0.63 f
  secuencia/multi_reloj/reloj_salida[7] (multi_reloj_N_filtros8)
                                                          0.00       0.63 f
  secuencia/reloj_prioridad_relojes[7] (reloj_prioridad_orden3_N_filtros8)
                                                          0.00       0.63 f
  U21/Y (INVX2)                                           0.15       0.79 r
  U20/Y (INVX4)                                           0.96       1.75 f
  reloj_secuencia_delay_reg_7_/D (DFFNEGX1)               0.00       1.75 f
  data arrival time                                                  1.75

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  reloj_secuencia_delay_reg_7_/CLK (DFFNEGX1)             0.00   11338.00 f
  library setup time                                     -0.55   11337.45
  data required time                                             11337.45
  --------------------------------------------------------------------------
  data required time                                             11337.45
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                    11335.71


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/reloj_prioridad_salida_reg_2_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/reloj_salida[0] (multi_reloj_N_filtros8)
                                                          0.00       0.77 f
  secuencia/codificador_prioridad/codificador_prioridad_entrada[0] (codificador_prioridad_orden3)
                                                          0.00       0.77 f
  secuencia/codificador_prioridad/U3/Y (AND2X2)           0.38       1.15 f
  secuencia/codificador_prioridad/U11/Y (NAND2X1)         0.12       1.27 r
  secuencia/codificador_prioridad/U10/Y (NOR2X1)          0.12       1.40 f
  secuencia/codificador_prioridad/codificador_prioridad_salida[2] (codificador_prioridad_orden3)
                                                          0.00       1.40 f
  secuencia/reloj_prioridad_salida_reg_2_/D (DFFNEGX1)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  secuencia/reloj_prioridad_salida_reg_2_/CLK (DFFNEGX1)
                                                          0.00   11338.00 f
  library setup time                                     -0.37   11337.63
  data required time                                             11337.63
  --------------------------------------------------------------------------
  data required time                                             11337.63
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                    11336.24


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/reloj_prioridad_salida_reg_1_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/reloj_salida[0] (multi_reloj_N_filtros8)
                                                          0.00       0.77 f
  secuencia/codificador_prioridad/codificador_prioridad_entrada[0] (codificador_prioridad_orden3)
                                                          0.00       0.77 f
  secuencia/codificador_prioridad/U3/Y (AND2X2)           0.38       1.15 f
  secuencia/codificador_prioridad/U12/Y (OAI21X1)         0.14       1.29 r
  secuencia/codificador_prioridad/U8/Y (INVX2)            0.06       1.36 f
  secuencia/codificador_prioridad/codificador_prioridad_salida[1] (codificador_prioridad_orden3)
                                                          0.00       1.36 f
  secuencia/reloj_prioridad_salida_reg_1_/D (DFFNEGX1)
                                                          0.00       1.36 f
  data arrival time                                                  1.36

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  secuencia/reloj_prioridad_salida_reg_1_/CLK (DFFNEGX1)
                                                          0.00   11338.00 f
  library setup time                                     -0.37   11337.63
  data required time                                             11337.63
  --------------------------------------------------------------------------
  data required time                                             11337.63
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                    11336.27


  Startpoint: secuencia/multi_reloj/contador_reg_4_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/reloj_prioridad_salida_reg_0_
            (falling edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_4_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_4_/Q (DFFSR)         0.72       0.72 f
  secuencia/multi_reloj/reloj_salida[4] (multi_reloj_N_filtros8)
                                                          0.00       0.72 f
  secuencia/codificador_prioridad/codificador_prioridad_entrada[4] (codificador_prioridad_orden3)
                                                          0.00       0.72 f
  secuencia/codificador_prioridad/U16/Y (OAI21X1)         0.22       0.94 r
  secuencia/codificador_prioridad/U9/Y (INVX2)            0.09       1.03 f
  secuencia/codificador_prioridad/U15/Y (OAI21X1)         0.14       1.16 r
  secuencia/codificador_prioridad/U14/Y (AOI21X1)         0.10       1.26 f
  secuencia/codificador_prioridad/codificador_prioridad_salida[0] (codificador_prioridad_orden3)
                                                          0.00       1.26 f
  secuencia/reloj_prioridad_salida_reg_0_/D (DFFNEGX1)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock design_clk (fall edge)                        11338.00   11338.00
  clock network delay (ideal)                             0.00   11338.00
  secuencia/reloj_prioridad_salida_reg_0_/CLK (DFFNEGX1)
                                                          0.00   11338.00 f
  library setup time                                     -0.37   11337.63
  data required time                                             11337.63
  --------------------------------------------------------------------------
  data required time                                             11337.63
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                    11336.37


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/multi_reloj/contador_reg_7_
            (rising edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/add_46/A[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.77 f
  secuencia/multi_reloj/add_46/U1_1_1/YC (HAX1)           0.38       1.15 f
  secuencia/multi_reloj/add_46/U1_1_2/YC (HAX1)           0.27       1.42 f
  secuencia/multi_reloj/add_46/U1_1_3/YC (HAX1)           0.27       1.69 f
  secuencia/multi_reloj/add_46/U1_1_4/YC (HAX1)           0.27       1.96 f
  secuencia/multi_reloj/add_46/U1_1_5/YC (HAX1)           0.27       2.23 f
  secuencia/multi_reloj/add_46/U1_1_6/YC (HAX1)           0.31       2.54 f
  secuencia/multi_reloj/add_46/U2/Y (XOR2X1)              0.16       2.69 r
  secuencia/multi_reloj/add_46/SUM[7] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       2.69 r
  secuencia/multi_reloj/contador_reg_7_/D (DFFSR)         0.00       2.69 r
  data arrival time                                                  2.69

  clock design_clk (rise edge)                        22676.00   22676.00
  clock network delay (ideal)                             0.00   22676.00
  secuencia/multi_reloj/contador_reg_7_/CLK (DFFSR)       0.00   22676.00 r
  library setup time                                     -0.22   22675.78
  data required time                                             22675.78
  --------------------------------------------------------------------------
  data required time                                             22675.78
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                    22673.09


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/multi_reloj/contador_reg_6_
            (rising edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/add_46/A[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.77 f
  secuencia/multi_reloj/add_46/U1_1_1/YC (HAX1)           0.38       1.15 f
  secuencia/multi_reloj/add_46/U1_1_2/YC (HAX1)           0.27       1.42 f
  secuencia/multi_reloj/add_46/U1_1_3/YC (HAX1)           0.27       1.69 f
  secuencia/multi_reloj/add_46/U1_1_4/YC (HAX1)           0.27       1.96 f
  secuencia/multi_reloj/add_46/U1_1_5/YC (HAX1)           0.27       2.23 f
  secuencia/multi_reloj/add_46/U1_1_6/YS (HAX1)           0.28       2.51 r
  secuencia/multi_reloj/add_46/SUM[6] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       2.51 r
  secuencia/multi_reloj/contador_reg_6_/D (DFFSR)         0.00       2.51 r
  data arrival time                                                  2.51

  clock design_clk (rise edge)                        22676.00   22676.00
  clock network delay (ideal)                             0.00   22676.00
  secuencia/multi_reloj/contador_reg_6_/CLK (DFFSR)       0.00   22676.00 r
  library setup time                                     -0.21   22675.79
  data required time                                             22675.79
  --------------------------------------------------------------------------
  data required time                                             22675.79
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                    22673.28


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/multi_reloj/contador_reg_5_
            (rising edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/add_46/A[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.77 f
  secuencia/multi_reloj/add_46/U1_1_1/YC (HAX1)           0.38       1.15 f
  secuencia/multi_reloj/add_46/U1_1_2/YC (HAX1)           0.27       1.42 f
  secuencia/multi_reloj/add_46/U1_1_3/YC (HAX1)           0.27       1.69 f
  secuencia/multi_reloj/add_46/U1_1_4/YC (HAX1)           0.27       1.96 f
  secuencia/multi_reloj/add_46/U1_1_5/YS (HAX1)           0.28       2.24 r
  secuencia/multi_reloj/add_46/SUM[5] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       2.24 r
  secuencia/multi_reloj/contador_reg_5_/D (DFFSR)         0.00       2.24 r
  data arrival time                                                  2.24

  clock design_clk (rise edge)                        22676.00   22676.00
  clock network delay (ideal)                             0.00   22676.00
  secuencia/multi_reloj/contador_reg_5_/CLK (DFFSR)       0.00   22676.00 r
  library setup time                                     -0.21   22675.79
  data required time                                             22675.79
  --------------------------------------------------------------------------
  data required time                                             22675.79
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                    22673.55


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/multi_reloj/contador_reg_4_
            (rising edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/add_46/A[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.77 f
  secuencia/multi_reloj/add_46/U1_1_1/YC (HAX1)           0.38       1.15 f
  secuencia/multi_reloj/add_46/U1_1_2/YC (HAX1)           0.27       1.42 f
  secuencia/multi_reloj/add_46/U1_1_3/YC (HAX1)           0.27       1.69 f
  secuencia/multi_reloj/add_46/U1_1_4/YS (HAX1)           0.28       1.97 r
  secuencia/multi_reloj/add_46/SUM[4] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       1.97 r
  secuencia/multi_reloj/contador_reg_4_/D (DFFSR)         0.00       1.97 r
  data arrival time                                                  1.97

  clock design_clk (rise edge)                        22676.00   22676.00
  clock network delay (ideal)                             0.00   22676.00
  secuencia/multi_reloj/contador_reg_4_/CLK (DFFSR)       0.00   22676.00 r
  library setup time                                     -0.21   22675.79
  data required time                                             22675.79
  --------------------------------------------------------------------------
  data required time                                             22675.79
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                    22673.82


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/multi_reloj/contador_reg_3_
            (rising edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/add_46/A[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.77 f
  secuencia/multi_reloj/add_46/U1_1_1/YC (HAX1)           0.38       1.15 f
  secuencia/multi_reloj/add_46/U1_1_2/YC (HAX1)           0.27       1.42 f
  secuencia/multi_reloj/add_46/U1_1_3/YS (HAX1)           0.28       1.70 r
  secuencia/multi_reloj/add_46/SUM[3] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       1.70 r
  secuencia/multi_reloj/contador_reg_3_/D (DFFSR)         0.00       1.70 r
  data arrival time                                                  1.70

  clock design_clk (rise edge)                        22676.00   22676.00
  clock network delay (ideal)                             0.00   22676.00
  secuencia/multi_reloj/contador_reg_3_/CLK (DFFSR)       0.00   22676.00 r
  library setup time                                     -0.21   22675.79
  data required time                                             22675.79
  --------------------------------------------------------------------------
  data required time                                             22675.79
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                    22674.09


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/multi_reloj/contador_reg_2_
            (rising edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/add_46/A[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.77 f
  secuencia/multi_reloj/add_46/U1_1_1/YC (HAX1)           0.38       1.15 f
  secuencia/multi_reloj/add_46/U1_1_2/YS (HAX1)           0.28       1.43 r
  secuencia/multi_reloj/add_46/SUM[2] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       1.43 r
  secuencia/multi_reloj/contador_reg_2_/D (DFFSR)         0.00       1.43 r
  data arrival time                                                  1.43

  clock design_clk (rise edge)                        22676.00   22676.00
  clock network delay (ideal)                             0.00   22676.00
  secuencia/multi_reloj/contador_reg_2_/CLK (DFFSR)       0.00   22676.00 r
  library setup time                                     -0.21   22675.79
  data required time                                             22675.79
  --------------------------------------------------------------------------
  data required time                                             22675.79
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                    22674.36


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/multi_reloj/contador_reg_1_
            (rising edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/add_46/A[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.77 f
  secuencia/multi_reloj/add_46/U1_1_1/YS (HAX1)           0.38       1.15 r
  secuencia/multi_reloj/add_46/SUM[1] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       1.15 r
  secuencia/multi_reloj/contador_reg_1_/D (DFFSR)         0.00       1.15 r
  data arrival time                                                  1.15

  clock design_clk (rise edge)                        22676.00   22676.00
  clock network delay (ideal)                             0.00   22676.00
  secuencia/multi_reloj/contador_reg_1_/CLK (DFFSR)       0.00   22676.00 r
  library setup time                                     -0.21   22675.79
  data required time                                             22675.79
  --------------------------------------------------------------------------
  data required time                                             22675.79
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                    22674.64


  Startpoint: secuencia/multi_reloj/contador_reg_0_
              (rising edge-triggered flip-flop clocked by design_clk)
  Endpoint: secuencia/multi_reloj/contador_reg_0_
            (rising edge-triggered flip-flop clocked by design_clk)
  Path Group: design_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock design_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00       0.00 r
  secuencia/multi_reloj/contador_reg_0_/Q (DFFSR)         0.77       0.77 f
  secuencia/multi_reloj/add_46/A[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.77 f
  secuencia/multi_reloj/add_46/U1/Y (INVX2)               0.12       0.89 r
  secuencia/multi_reloj/add_46/SUM[0] (multi_reloj_N_filtros8_DW01_inc_0)
                                                          0.00       0.89 r
  secuencia/multi_reloj/contador_reg_0_/D (DFFSR)         0.00       0.89 r
  data arrival time                                                  0.89

  clock design_clk (rise edge)                        22676.00   22676.00
  clock network delay (ideal)                             0.00   22676.00
  secuencia/multi_reloj/contador_reg_0_/CLK (DFFSR)       0.00   22676.00 r
  library setup time                                     -0.22   22675.78
  data required time                                             22675.78
  --------------------------------------------------------------------------
  data required time                                             22675.78
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                    22674.88


1
