INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.gen/sources_1/ip/vgaram/sim/vgaram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.gen/sources_1/ip/mem/sim/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/CPUinAll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32is
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module control_gen
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/imports/sevenseg/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/decode38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode38
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/kbd_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kbd_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/imports/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module ps2_keyboard
INFO: [VRFC 10-311] analyzing module scancode_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/lab12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab12
INFO: [VRFC 10-2458] undeclared symbol valid, assumed default net type wire [C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/lab12.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/mydmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/read_vga_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_vga_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab12/lab12.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
