var pairs =
{
"iddrfxa":{"primitive":1}
,"ddr":{"generic":1,"data":1,"registers":1,"modes":1,"register":1}
,"generic":{"input":1}
,"input":{"full":1,"register":1,"registers":1}
,"full":{"clock":1}
,"clock":{"transfer":1,"clk1":1,"clk2":1,"latticeecp2":1,"connected":1,"enable":1}
,"transfer":{"gearbox":1}
,"architectures":{"supported":1}
,"inputs":{"clk1":1,"ddr":1}
,"clk1":{"clk2":1,"generates":1,"used":1}
,"clk2":{"rst":1,"clk1":1,"used":1,"clocked":1}
,"primitive":{"inputs":1}
,"data":{"edges":1,"aligned":1,"sheet":1,"positive":1,"negative":1}
,"edges":{"clock":1}
,"generates":{"two":1}
,"two":{"streams":1}
,"streams":{"data":1}
,"aligned":{"clock":1}
,"used":{"register":1,"third":1,"reset":1}
,"register":{"ddr":1,"block":1,"latch":1}
,"registers":{"first":1,"clk2":1,"clk1":1,"default":1}
,"first":{"synchronization":1}
,"synchronization":{"registers":1}
,"third":{"stage":1}
,"stage":{"registers":1,"register":1}
,"clocked":{"fpga":1}
,"fpga":{"clock":1}
,"latticeecp2":{"family":1}
,"family":{"data":1}
,"sheet":{"explains":1}
,"explains":{"input":1}
,"block":{"detail":1}
,"note":{"lsr":1}
,"lsr":{"second":1,"low":1,"high":1}
,"second":{"stage":1}
,"latch":{"supporting":1}
,"supporting":{"ddr":1}
,"modes":{"configured":1}
,"configured":{"bidirectional":1}
,"bidirectional":{"software":1}
,"software":{"tie":1}
,"tie":{"lsr":1}
,"low":{"input":1}
,"default":{"lsr":1}
,"following":{"table":1}
,"table":{"port":1}
,"port":{"description":1,"name":1}
,"description":{"iddrfxa":1}
,"connected":{"fpga":1}
,"enable":{"signal":1}
,"signal":{"used":1}
,"reset":{"ddr":1}
,"positive":{"edge":1}
,"edge":{"clk":1}
,"negative":{"edge":1}
,"usage":{"related":1}
,"related":{"technical":1}
,"technical":{"notes":1,"support":1}
,"notes":{"contact":1}
,"contact":{"technical":1}
}
;Search.control.loadWordPairs(pairs);
