# âš¡ Week 4 â€” CMOS Circuit Design using Sky130 PDK

## ğŸ§© RISC-V Reference SoC Tapeout Program

Welcome to **Week 4** of the **RISC-V SoC Tapeout Program**, where we move from digital logic abstraction to the **transistor-level building blocks** that make up every logic gate. ğŸŒ±

This week, youâ€™ll simulate and analyze **CMOS devices** using **Ngspice** with the **Sky130 PDK**, exploring how **transistor physics** directly impacts **timing, power, and reliability** in silicon. Each day progressively links analog device behavior to digital circuit performance. âš™ï¸ğŸ’¡

---

## ğŸ“š Week 4 â€” Task Overview

| Day       | Focus Area                                                      | Folder Link                            | Description                                                                                                                                                      |
| --------- | --------------------------------------------------------------- | -------------------------------------- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| **Day 1** | ğŸ” **NMOS Drain Current (Id) vs Drain-to-Source Voltage (Vds)** | [Day1](https://github.com/Techwithram/Week-4-of-RISC-V-SoC-Program/blob/main/Day%201)          | Simulate **Idâ€“Vds** curves for NMOS under multiple **Vgs** values, identify **linear** and **saturation** regions, and understand **channel-length modulation**. |
| **Day 2** | âš¡ **Velocity Saturation & CMOS Inverter VTC**                   | [Day2](./Day2_CMOS_VTC)                | Explore **Idâ€“Vgs** behavior, estimate **threshold voltage (Vth)**, and build a **CMOS inverter** to obtain its **Voltage Transfer Characteristic (VTC)**.        |
| **Day 3** | â±ï¸ **Switching Threshold & Dynamic Simulation**                 | [Day3](./Day3_CMOS_Switching_Dynamics) | Apply a pulse input to the inverter, perform **transient analysis**, and extract **switching threshold**, **rise/fall delays**, and **propagation delay**.       |
| **Day 4** | ğŸ§® **Noise Margin & Robustness Evaluation**                     | [Day4](./Day4_Noise_Margin_Robustness) | From the VTC, calculate **VOH**, **VOL**, **VIH**, **VIL**, and determine **Noise Margins (NMH, NML)** to assess logic-level stability.                          |
| **Day 5** | âš™ï¸ **Power Supply & Device Variation Analysis**                 | [Day5](./Day5_Power_Supply_Variation)  | Examine how **VDD scaling** and **device W/L ratio variations** affect the inverterâ€™s **switching point**, **transition slope**, and **robustness**.             |

---

## ğŸŒŸ Key Learnings

By completing Week 4, you will:

* ğŸ§  Understand **NMOS and PMOS I-V characteristics** using the Sky130 process.
* âš™ï¸ Construct and simulate a **CMOS inverter** from transistor models.
* ğŸ“ˆ Evaluate **VTC**, **switching thresholds**, and **dynamic behavior**.
* ğŸ”‹ Explore the impact of **VDD and device variations** on performance and noise margin.
* ğŸ” Bridge **analog transistor physics** to **digital timing closure** principles used in later stages.

---

## ğŸ“‚ Repository Structure

```
Week4_CMOS_Circuit_Design_sky130/
â”‚
â”œâ”€â”€ Day1_NMOS_Id_vs_Vds/
â”œâ”€â”€ Day2_CMOS_VTC/
â”œâ”€â”€ Day3_CMOS_Switching_Dynamics/
â”œâ”€â”€ Day4_Noise_Margin_Robustness/
â”œâ”€â”€ Day5_Power_Supply_Variation/
â””â”€â”€ README.md
```

Each day folder includes:

* ğŸ§¾ Ngspice netlist (`.cir` or `.spice`)
* ğŸ“Š Matplotlib or Ngspice plots (`.png`)
* ğŸ§© Result analysis and discussion

---

## ğŸ”— Week 4 Main Report

You can view the detailed documentation and plots here:
â¡ï¸ [**Week 4 â€“ CMOS Circuit Design using Sky130 PDK**](https://github.com/Nideshkanna/week4_CMOS_Circuit_Design_sky130/blob/main/README.md)

---

## ğŸ End of Week 4

This marks the **completion of Week 4**, the final week of the Analog/Device simulation phase in our tapeout journey.

Next, in ğŸ‘‰ [**Week 5 â€“ STA and Timing Closure (Sign-off Analysis)**](https://github.com/Nideshkanna/week5_STA_TimingClosure_sky130), youâ€™ll apply the transistor-level insights from this week to timing verification and sign-off of the RISC-V SoC design. ğŸ•’âœ¨

---
