#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55557f2b3070 .scope module, "Fifo" "Fifo" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "wr_enable"
    .port_info 3 /OUTPUT 1 "rd_enable"
    .port_info 4 /INPUT 10 "data_in"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /OUTPUT 1 "full_fifo"
    .port_info 8 /OUTPUT 1 "empty_fifo"
    .port_info 9 /OUTPUT 1 "almost_full_fifo"
    .port_info 10 /OUTPUT 1 "almost_empty_fifo"
    .port_info 11 /OUTPUT 1 "error"
    .port_info 12 /OUTPUT 10 "FIFO_data_out"
P_0x55557f2c6390 .param/l "address_width" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x55557f2c63d0 .param/l "data_width" 0 2 6, +C4<00000000000000000000000000001010>;
P_0x55557f2c6410 .param/l "size_fifo" 0 2 23, +C4<00000000000000000000000000001000>;
v0x55557f2e5000_0 .net "FIFO_data_out", 9 0, v0x55557f2c1e60_0;  1 drivers
v0x55557f2e50e0_0 .var "almost_empty_fifo", 0 0;
v0x55557f2e5180_0 .var "almost_full_fifo", 0 0;
o0x7f734ea68078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e5250_0 .net "clk", 0 0, o0x7f734ea68078;  0 drivers
v0x55557f2e5320_0 .var "cnt", 8 0;
o0x7f734ea68018 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55557f2e53e0_0 .net "data_in", 9 0, o0x7f734ea68018;  0 drivers
v0x55557f2e54a0_0 .var "empty_fifo", 0 0;
o0x7f734ea683a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e5540_0 .net "error", 0 0, o0x7f734ea683a8;  0 drivers
v0x55557f2e5600_0 .var "full_fifo", 0 0;
o0x7f734ea68408 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e5750_0 .net "pop", 0 0, o0x7f734ea68408;  0 drivers
o0x7f734ea68438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e5810_0 .net "push", 0 0, o0x7f734ea68438;  0 drivers
v0x55557f2e58d0_0 .var "rd_enable", 0 0;
o0x7f734ea68138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e59a0_0 .net "reset", 0 0, o0x7f734ea68138;  0 drivers
v0x55557f2e5a70_0 .var "wr_enable", 0 0;
E_0x55557f288e90 .event edge, v0x55557f2e5320_0;
S_0x55557f24d0f0 .scope module, "mem" "memoria" 2 37, 3 3 0, S_0x55557f2b3070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "FIFO_data_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "wr_enable"
    .port_info 4 /INPUT 1 "rd_enable"
    .port_info 5 /OUTPUT 10 "FIFO_data_out"
P_0x55557f2bbbf0 .param/l "address_width" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x55557f2bbc30 .param/l "data_width" 0 3 3, +C4<00000000000000000000000000001010>;
v0x55557f2c7620_0 .net "FIFO_data_in", 9 0, o0x7f734ea68018;  alias, 0 drivers
v0x55557f2c1e60_0 .var "FIFO_data_out", 9 0;
v0x55557f2bd110_0 .net "clk", 0 0, o0x7f734ea68078;  alias, 0 drivers
v0x55557f2b9e50_0 .var/i "i", 31 0;
v0x55557f2bad80 .array "mem", 0 7, 9 0;
v0x55557f280850_0 .net "rd_enable", 0 0, v0x55557f2e58d0_0;  1 drivers
v0x55557f2e4c00_0 .var "rd_ptr", 2 0;
v0x55557f2e4ce0_0 .net "reset", 0 0, o0x7f734ea68138;  alias, 0 drivers
v0x55557f2e4da0_0 .net "wr_enable", 0 0, v0x55557f2e5a70_0;  1 drivers
v0x55557f2e4e60_0 .var "wr_ptr", 2 0;
E_0x55557f288160 .event posedge, v0x55557f2bd110_0;
S_0x55557f295e10 .scope module, "bancoRoundRobin" "bancoRoundRobin" 4 4;
 .timescale 0 0;
v0x55557f2eb480_0 .net "almost_full_P0", 0 0, v0x55557f2e9b40_0;  1 drivers
v0x55557f2eb590_0 .net "almost_full_P1", 0 0, v0x55557f2e9be0_0;  1 drivers
v0x55557f2eb6a0_0 .net "almost_full_P2", 0 0, v0x55557f2e9c80_0;  1 drivers
v0x55557f2eb790_0 .net "almost_full_P3", 0 0, v0x55557f2e9d80_0;  1 drivers
v0x55557f2eb880_0 .net "clk", 0 0, v0x55557f2e9e50_0;  1 drivers
v0x55557f2eb970_0 .net "empty_P0", 0 0, v0x55557f2e9f40_0;  1 drivers
v0x55557f2eba10_0 .net "empty_P1", 0 0, v0x55557f2e9fe0_0;  1 drivers
v0x55557f2ebb00_0 .net "empty_P2", 0 0, v0x55557f2ea0b0_0;  1 drivers
v0x55557f2ebbf0_0 .net "empty_P3", 0 0, v0x55557f2ea180_0;  1 drivers
v0x55557f2ebd20_0 .net "in_FIFO_0", 9 0, v0x55557f2ea4d0_0;  1 drivers
v0x55557f2ebdc0_0 .net "in_FIFO_1", 9 0, v0x55557f2ea570_0;  1 drivers
v0x55557f2ebe60_0 .net "in_FIFO_2", 9 0, v0x55557f2ea660_0;  1 drivers
v0x55557f2ebf20_0 .net "in_FIFO_3", 9 0, v0x55557f2ea750_0;  1 drivers
v0x55557f2ebfe0_0 .net "out_FIFO_0", 9 0, v0x55557f2e87a0_0;  1 drivers
v0x55557f2ec0f0_0 .net "out_FIFO_1", 9 0, v0x55557f2e8860_0;  1 drivers
v0x55557f2ec200_0 .net "out_FIFO_2", 9 0, v0x55557f2e8940_0;  1 drivers
v0x55557f2ec310_0 .net "out_FIFO_3", 9 0, v0x55557f2e8a20_0;  1 drivers
v0x55557f2ec530_0 .net "pop_F0", 0 0, v0x55557f2e8b00_0;  1 drivers
v0x55557f2ec620_0 .net "pop_F1", 0 0, v0x55557f2e8bc0_0;  1 drivers
v0x55557f2ec710_0 .net "pop_F2", 0 0, v0x55557f2e8c80_0;  1 drivers
v0x55557f2ec800_0 .net "pop_F3", 0 0, v0x55557f2e8d40_0;  1 drivers
v0x55557f2ec8f0_0 .net "push_F0", 0 0, v0x55557f2e8e00_0;  1 drivers
v0x55557f2ec9e0_0 .net "push_F1", 0 0, v0x55557f2e8ec0_0;  1 drivers
v0x55557f2ecad0_0 .net "push_F2", 0 0, v0x55557f2e8f80_0;  1 drivers
v0x55557f2ecbc0_0 .net "push_F3", 0 0, v0x55557f2e9040_0;  1 drivers
v0x55557f2eccb0_0 .net "reset", 0 0, v0x55557f2eb140_0;  1 drivers
S_0x55557f2e5c80 .scope module, "controlador" "roundRobin" 4 42, 5 6 0, S_0x55557f295e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "almost_full_P0"
    .port_info 3 /INPUT 1 "almost_full_P1"
    .port_info 4 /INPUT 1 "almost_full_P2"
    .port_info 5 /INPUT 1 "almost_full_P3"
    .port_info 6 /INPUT 1 "empty_P0"
    .port_info 7 /INPUT 1 "empty_P1"
    .port_info 8 /INPUT 1 "empty_P2"
    .port_info 9 /INPUT 1 "empty_P3"
    .port_info 10 /INPUT 1 "empty_P4"
    .port_info 11 /INPUT 1 "empty_P5"
    .port_info 12 /INPUT 1 "empty_P6"
    .port_info 13 /INPUT 1 "empty_P7"
    .port_info 14 /OUTPUT 1 "pop_F0"
    .port_info 15 /OUTPUT 1 "pop_F1"
    .port_info 16 /OUTPUT 1 "pop_F2"
    .port_info 17 /OUTPUT 1 "pop_F3"
    .port_info 18 /OUTPUT 1 "push_F0"
    .port_info 19 /OUTPUT 1 "push_F1"
    .port_info 20 /OUTPUT 1 "push_F2"
    .port_info 21 /OUTPUT 1 "push_F3"
    .port_info 22 /INPUT 10 "in_FIFO_0"
    .port_info 23 /INPUT 10 "in_FIFO_1"
    .port_info 24 /INPUT 10 "in_FIFO_2"
    .port_info 25 /INPUT 10 "in_FIFO_3"
    .port_info 26 /OUTPUT 10 "out_FIFO_0"
    .port_info 27 /OUTPUT 10 "out_FIFO_1"
    .port_info 28 /OUTPUT 10 "out_FIFO_2"
    .port_info 29 /OUTPUT 10 "out_FIFO_3"
v0x55557f2e75d0_0 .net "almost_full_P0", 0 0, v0x55557f2e9b40_0;  alias, 1 drivers
v0x55557f2e76b0_0 .net "almost_full_P1", 0 0, v0x55557f2e9be0_0;  alias, 1 drivers
v0x55557f2e7770_0 .net "almost_full_P2", 0 0, v0x55557f2e9c80_0;  alias, 1 drivers
v0x55557f2e7840_0 .net "almost_full_P3", 0 0, v0x55557f2e9d80_0;  alias, 1 drivers
v0x55557f2e7900_0 .net "clk", 0 0, v0x55557f2e9e50_0;  alias, 1 drivers
v0x55557f2e79f0_0 .net "data", 9 0, v0x55557f2e7260_0;  1 drivers
v0x55557f2e7b00_0 .net "empty_P0", 0 0, v0x55557f2e9f40_0;  alias, 1 drivers
v0x55557f2e7bc0_0 .net "empty_P1", 0 0, v0x55557f2e9fe0_0;  alias, 1 drivers
v0x55557f2e7c80_0 .net "empty_P2", 0 0, v0x55557f2ea0b0_0;  alias, 1 drivers
v0x55557f2e7dd0_0 .net "empty_P3", 0 0, v0x55557f2ea180_0;  alias, 1 drivers
o0x7f734ea68d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e7e90_0 .net "empty_P4", 0 0, o0x7f734ea68d98;  0 drivers
o0x7f734ea68dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e7f50_0 .net "empty_P5", 0 0, o0x7f734ea68dc8;  0 drivers
o0x7f734ea68df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e8010_0 .net "empty_P6", 0 0, o0x7f734ea68df8;  0 drivers
o0x7f734ea68e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55557f2e80d0_0 .net "empty_P7", 0 0, o0x7f734ea68e28;  0 drivers
v0x55557f2e8190_0 .net "in_FIFO_0", 9 0, v0x55557f2ea4d0_0;  alias, 1 drivers
v0x55557f2e8250_0 .net "in_FIFO_1", 9 0, v0x55557f2ea570_0;  alias, 1 drivers
v0x55557f2e82f0_0 .net "in_FIFO_2", 9 0, v0x55557f2ea660_0;  alias, 1 drivers
v0x55557f2e8390_0 .net "in_FIFO_3", 9 0, v0x55557f2ea750_0;  alias, 1 drivers
v0x55557f2e8460_0 .net "out0_FIFO", 9 0, v0x55557f2e6540_0;  1 drivers
v0x55557f2e8530_0 .net "out1_FIFO", 9 0, v0x55557f2e6630_0;  1 drivers
v0x55557f2e8600_0 .net "out2_FIFO", 9 0, v0x55557f2e6710_0;  1 drivers
v0x55557f2e86d0_0 .net "out3_FIFO", 9 0, v0x55557f2e6840_0;  1 drivers
v0x55557f2e87a0_0 .var "out_FIFO_0", 9 0;
v0x55557f2e8860_0 .var "out_FIFO_1", 9 0;
v0x55557f2e8940_0 .var "out_FIFO_2", 9 0;
v0x55557f2e8a20_0 .var "out_FIFO_3", 9 0;
v0x55557f2e8b00_0 .var "pop_F0", 0 0;
v0x55557f2e8bc0_0 .var "pop_F1", 0 0;
v0x55557f2e8c80_0 .var "pop_F2", 0 0;
v0x55557f2e8d40_0 .var "pop_F3", 0 0;
v0x55557f2e8e00_0 .var "push_F0", 0 0;
v0x55557f2e8ec0_0 .var "push_F1", 0 0;
v0x55557f2e8f80_0 .var "push_F2", 0 0;
v0x55557f2e9040_0 .var "push_F3", 0 0;
v0x55557f2e9100_0 .net "reset", 0 0, v0x55557f2eb140_0;  alias, 1 drivers
v0x55557f2e91a0_0 .var "select", 1 0;
S_0x55557f2e6100 .scope module, "demultiplexor" "demux4x1" 5 72, 6 7 0, S_0x55557f2e5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "select"
    .port_info 3 /INPUT 10 "in_conductual"
    .port_info 4 /OUTPUT 10 "out_0"
    .port_info 5 /OUTPUT 10 "out_1"
    .port_info 6 /OUTPUT 10 "out_2"
    .port_info 7 /OUTPUT 10 "out_3"
v0x55557f2e6380_0 .net "clk", 0 0, v0x55557f2e9e50_0;  alias, 1 drivers
v0x55557f2e6460_0 .net "in_conductual", 9 0, v0x55557f2e7260_0;  alias, 1 drivers
v0x55557f2e6540_0 .var "out_0", 9 0;
v0x55557f2e6630_0 .var "out_1", 9 0;
v0x55557f2e6710_0 .var "out_2", 9 0;
v0x55557f2e6840_0 .var "out_3", 9 0;
v0x55557f2e6920_0 .net "reset", 0 0, v0x55557f2eb140_0;  alias, 1 drivers
v0x55557f2e69e0_0 .net "select", 1 0, v0x55557f2e91a0_0;  1 drivers
E_0x55557f2885b0 .event posedge, v0x55557f2e6380_0;
S_0x55557f2e6c10 .scope module, "multiplexor" "mux4x1" 5 61, 7 7 0, S_0x55557f2e5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "select"
    .port_info 3 /INPUT 10 "in_0"
    .port_info 4 /INPUT 10 "in_1"
    .port_info 5 /INPUT 10 "in_2"
    .port_info 6 /INPUT 10 "in_3"
    .port_info 7 /OUTPUT 10 "out_conductual"
v0x55557f2e6e00_0 .net "clk", 0 0, v0x55557f2e9e50_0;  alias, 1 drivers
v0x55557f2e6ea0_0 .net "in_0", 9 0, v0x55557f2ea4d0_0;  alias, 1 drivers
v0x55557f2e6f60_0 .net "in_1", 9 0, v0x55557f2ea570_0;  alias, 1 drivers
v0x55557f2e7050_0 .net "in_2", 9 0, v0x55557f2ea660_0;  alias, 1 drivers
v0x55557f2e7130_0 .net "in_3", 9 0, v0x55557f2ea750_0;  alias, 1 drivers
v0x55557f2e7260_0 .var "out_conductual", 9 0;
v0x55557f2e7320_0 .net "reset", 0 0, v0x55557f2eb140_0;  alias, 1 drivers
v0x55557f2e73f0_0 .net "select", 1 0, v0x55557f2e91a0_0;  alias, 1 drivers
S_0x55557f2e9670 .scope module, "test" "probador_roundRobin" 4 76, 8 2 0, S_0x55557f295e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "almost_full_P0"
    .port_info 3 /OUTPUT 1 "almost_full_P1"
    .port_info 4 /OUTPUT 1 "almost_full_P2"
    .port_info 5 /OUTPUT 1 "almost_full_P3"
    .port_info 6 /OUTPUT 1 "empty_P0"
    .port_info 7 /OUTPUT 1 "empty_P1"
    .port_info 8 /OUTPUT 1 "empty_P2"
    .port_info 9 /OUTPUT 1 "empty_P3"
    .port_info 10 /OUTPUT 1 "empty_P4"
    .port_info 11 /OUTPUT 1 "empty_P5"
    .port_info 12 /OUTPUT 1 "empty_P6"
    .port_info 13 /OUTPUT 1 "empty_P7"
    .port_info 14 /INPUT 1 "pop_F0"
    .port_info 15 /INPUT 1 "pop_F1"
    .port_info 16 /INPUT 1 "pop_F2"
    .port_info 17 /INPUT 1 "pop_F3"
    .port_info 18 /INPUT 1 "push_F0"
    .port_info 19 /INPUT 1 "push_F1"
    .port_info 20 /INPUT 1 "push_F2"
    .port_info 21 /INPUT 1 "push_F3"
    .port_info 22 /OUTPUT 10 "in_FIFO_0"
    .port_info 23 /OUTPUT 10 "in_FIFO_1"
    .port_info 24 /OUTPUT 10 "in_FIFO_2"
    .port_info 25 /OUTPUT 10 "in_FIFO_3"
    .port_info 26 /INPUT 10 "out_FIFO_0"
    .port_info 27 /INPUT 10 "out_FIFO_1"
    .port_info 28 /INPUT 10 "out_FIFO_2"
    .port_info 29 /INPUT 10 "out_FIFO_3"
v0x55557f2e9b40_0 .var "almost_full_P0", 0 0;
v0x55557f2e9be0_0 .var "almost_full_P1", 0 0;
v0x55557f2e9c80_0 .var "almost_full_P2", 0 0;
v0x55557f2e9d80_0 .var "almost_full_P3", 0 0;
v0x55557f2e9e50_0 .var "clk", 0 0;
v0x55557f2e9f40_0 .var "empty_P0", 0 0;
v0x55557f2e9fe0_0 .var "empty_P1", 0 0;
v0x55557f2ea0b0_0 .var "empty_P2", 0 0;
v0x55557f2ea180_0 .var "empty_P3", 0 0;
v0x55557f2ea250_0 .var "empty_P4", 0 0;
v0x55557f2ea2f0_0 .var "empty_P5", 0 0;
v0x55557f2ea390_0 .var "empty_P6", 0 0;
v0x55557f2ea430_0 .var "empty_P7", 0 0;
v0x55557f2ea4d0_0 .var "in_FIFO_0", 9 0;
v0x55557f2ea570_0 .var "in_FIFO_1", 9 0;
v0x55557f2ea660_0 .var "in_FIFO_2", 9 0;
v0x55557f2ea750_0 .var "in_FIFO_3", 9 0;
v0x55557f2ea840_0 .net "out_FIFO_0", 9 0, v0x55557f2e87a0_0;  alias, 1 drivers
v0x55557f2ea8e0_0 .net "out_FIFO_1", 9 0, v0x55557f2e8860_0;  alias, 1 drivers
v0x55557f2ea980_0 .net "out_FIFO_2", 9 0, v0x55557f2e8940_0;  alias, 1 drivers
v0x55557f2eaa20_0 .net "out_FIFO_3", 9 0, v0x55557f2e8a20_0;  alias, 1 drivers
v0x55557f2eaac0_0 .net "pop_F0", 0 0, v0x55557f2e8b00_0;  alias, 1 drivers
v0x55557f2eab90_0 .net "pop_F1", 0 0, v0x55557f2e8bc0_0;  alias, 1 drivers
v0x55557f2eac60_0 .net "pop_F2", 0 0, v0x55557f2e8c80_0;  alias, 1 drivers
v0x55557f2ead30_0 .net "pop_F3", 0 0, v0x55557f2e8d40_0;  alias, 1 drivers
v0x55557f2eae00_0 .net "push_F0", 0 0, v0x55557f2e8e00_0;  alias, 1 drivers
v0x55557f2eaed0_0 .net "push_F1", 0 0, v0x55557f2e8ec0_0;  alias, 1 drivers
v0x55557f2eafa0_0 .net "push_F2", 0 0, v0x55557f2e8f80_0;  alias, 1 drivers
v0x55557f2eb070_0 .net "push_F3", 0 0, v0x55557f2e9040_0;  alias, 1 drivers
v0x55557f2eb140_0 .var "reset", 0 0;
    .scope S_0x55557f24d0f0;
T_0 ;
    %wait E_0x55557f288160;
    %load/vec4 v0x55557f2e4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557f2b9e50_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55557f2b9e50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x55557f2b9e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55557f2bad80, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557f2e4e60_0, 0;
    %load/vec4 v0x55557f2b9e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55557f2b9e50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55557f2e4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55557f2c7620_0;
    %load/vec4 v0x55557f2e4e60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55557f2bad80, 0, 4;
    %load/vec4 v0x55557f2e4e60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55557f2e4e60_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55557f24d0f0;
T_1 ;
    %wait E_0x55557f288160;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55557f2c1e60_0, 0, 10;
    %load/vec4 v0x55557f2e4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55557f2c1e60_0, 0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557f2e4c00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55557f280850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55557f2e4c00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55557f2bad80, 4;
    %store/vec4 v0x55557f2c1e60_0, 0, 10;
    %load/vec4 v0x55557f2e4c00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55557f2e4c00_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55557f2b3070;
T_2 ;
    %wait E_0x55557f288160;
    %load/vec4 v0x55557f2e59a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55557f2e5600_0;
    %nor/r;
    %load/vec4 v0x55557f2e5810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2e5a70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e5a70_0, 0;
T_2.3 ;
    %load/vec4 v0x55557f2e5750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2e58d0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e58d0_0, 0;
T_2.5 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e58d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e5a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e5600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e54a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55557f2b3070;
T_3 ;
    %wait E_0x55557f288160;
    %load/vec4 v0x55557f2e59a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55557f2e5a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55557f2e58d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55557f2e5320_0;
    %assign/vec4 v0x55557f2e5320_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55557f2e5320_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55557f2e5320_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55557f2e58d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55557f2e5320_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x55557f2e5320_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55557f2e5320_0;
    %assign/vec4 v0x55557f2e5320_0, 0;
T_3.7 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55557f2e5320_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55557f2b3070;
T_4 ;
    %wait E_0x55557f288e90;
    %load/vec4 v0x55557f2e5320_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55557f2e5600_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557f2e5600_0, 0, 1;
T_4.1 ;
    %load/vec4 v0x55557f2e5320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55557f2e54a0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557f2e54a0_0, 0, 1;
T_4.3 ;
    %load/vec4 v0x55557f2e5320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55557f2e50e0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557f2e50e0_0, 0, 1;
T_4.5 ;
    %load/vec4 v0x55557f2e5320_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55557f2e5180_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557f2e5180_0, 0, 1;
T_4.7 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55557f2e6c10;
T_5 ;
    %wait E_0x55557f2885b0;
    %load/vec4 v0x55557f2e7320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55557f2e73f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %load/vec4 v0x55557f2e6ea0_0;
    %assign/vec4 v0x55557f2e7260_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x55557f2e6ea0_0;
    %assign/vec4 v0x55557f2e7260_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x55557f2e6f60_0;
    %assign/vec4 v0x55557f2e7260_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x55557f2e7050_0;
    %assign/vec4 v0x55557f2e7260_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x55557f2e7130_0;
    %assign/vec4 v0x55557f2e7260_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55557f2e6100;
T_6 ;
    %wait E_0x55557f2885b0;
    %load/vec4 v0x55557f2e6920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55557f2e69e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %load/vec4 v0x55557f2e6460_0;
    %assign/vec4 v0x55557f2e6540_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x55557f2e6460_0;
    %assign/vec4 v0x55557f2e6540_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x55557f2e6460_0;
    %assign/vec4 v0x55557f2e6630_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x55557f2e6460_0;
    %assign/vec4 v0x55557f2e6710_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55557f2e6460_0;
    %assign/vec4 v0x55557f2e6840_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55557f2e5c80;
T_7 ;
    %wait E_0x55557f2885b0;
    %load/vec4 v0x55557f2e9100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55557f2e8460_0;
    %assign/vec4 v0x55557f2e87a0_0, 0;
    %load/vec4 v0x55557f2e8530_0;
    %assign/vec4 v0x55557f2e8860_0, 0;
    %load/vec4 v0x55557f2e8600_0;
    %assign/vec4 v0x55557f2e8940_0, 0;
    %load/vec4 v0x55557f2e86d0_0;
    %assign/vec4 v0x55557f2e8a20_0, 0;
    %load/vec4 v0x55557f2e75d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55557f2e76b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55557f2e7770_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55557f2e7840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55557f2e7b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2e8b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557f2e91a0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55557f2e7bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2e8bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8d40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55557f2e91a0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x55557f2e7c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2e8c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8d40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55557f2e91a0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x55557f2e7dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2e8d40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55557f2e91a0_0, 0;
T_7.10 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.2 ;
    %load/vec4 v0x55557f2e7e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8e00_0, 0;
T_7.12 ;
    %load/vec4 v0x55557f2e7f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8ec0_0, 0;
T_7.14 ;
    %load/vec4 v0x55557f2e8010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e8f80_0, 0;
T_7.16 ;
    %load/vec4 v0x55557f2e80d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e9040_0, 0;
T_7.18 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557f2e91a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55557f2e9670;
T_8 ;
    %vpi_call 8 48 "$dumpfile", "roundRobin.vcd" {0 0 0};
    %vpi_call 8 49 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e9e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2eb140_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55557f2ea4d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55557f2ea570_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55557f2ea660_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55557f2ea750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e9fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2ea250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2ea2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2ea390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2ea430_0, 0;
    %wait E_0x55557f2885b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2eb140_0, 0;
    %pushi/vec4 384, 0, 10;
    %assign/vec4 v0x55557f2ea4d0_0, 0;
    %pushi/vec4 96, 0, 10;
    %assign/vec4 v0x55557f2ea570_0, 0;
    %pushi/vec4 24, 0, 10;
    %assign/vec4 v0x55557f2ea660_0, 0;
    %pushi/vec4 6, 0, 10;
    %assign/vec4 v0x55557f2ea750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e9fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2ea250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2ea2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2ea390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2ea430_0, 0;
    %wait E_0x55557f2885b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2eb140_0, 0;
    %pushi/vec4 908, 0, 10;
    %assign/vec4 v0x55557f2ea4d0_0, 0;
    %pushi/vec4 111, 0, 10;
    %assign/vec4 v0x55557f2ea570_0, 0;
    %pushi/vec4 24, 0, 10;
    %assign/vec4 v0x55557f2ea660_0, 0;
    %pushi/vec4 774, 0, 10;
    %assign/vec4 v0x55557f2ea750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2e9fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557f2ea430_0, 0;
    %wait E_0x55557f2885b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2eb140_0, 0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %wait E_0x55557f2885b0;
    %vpi_call 8 122 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55557f2e9670;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557f2e9e50_0, 0;
    %end;
    .thread T_9;
    .scope S_0x55557f2e9670;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x55557f2e9e50_0;
    %inv;
    %assign/vec4 v0x55557f2e9e50_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./Fifo.v";
    "./memoria.v";
    "bancoRoundRobin.v";
    "./roundRobin.v";
    "./demux4x1.v";
    "./mux4x1.v";
    "./probador_roundRobin.v";
