{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742528633345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742528633345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 20:43:53 2025 " "Processing started: Thu Mar 20 20:43:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742528633345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528633345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528633345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742528633673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742528633673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tbu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tbu " "Found entity 1: tbu" {  } { { "tbu.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_8x1024.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_8x1024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem_8x1024.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_8x1024.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_1x1024.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_1x1024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_disp " "Found entity 1: mem_disp" {  } { { "mem_1x1024.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_1x1024.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639672 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decoder.sv(163) " "Verilog HDL information at decoder.sv(163): always construct contains both blocking and non-blocking assignments" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 163 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742528639674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmc0.sv 8 8 " "Found 8 design units, including 8 entities, in source file bmc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bmc0 " "Found entity 1: bmc0" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639676 ""} { "Info" "ISGN_ENTITY_NAME" "2 bmc1 " "Found entity 2: bmc1" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639676 ""} { "Info" "ISGN_ENTITY_NAME" "3 bmc2 " "Found entity 3: bmc2" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639676 ""} { "Info" "ISGN_ENTITY_NAME" "4 bmc3 " "Found entity 4: bmc3" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639676 ""} { "Info" "ISGN_ENTITY_NAME" "5 bmc4 " "Found entity 5: bmc4" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639676 ""} { "Info" "ISGN_ENTITY_NAME" "6 bmc5 " "Found entity 6: bmc5" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639676 ""} { "Info" "ISGN_ENTITY_NAME" "7 bmc6 " "Found entity 7: bmc6" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639676 ""} { "Info" "ISGN_ENTITY_NAME" "8 bmc7 " "Found entity 8: bmc7" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acs.sv 1 1 " "Found 1 design units, including 1 entities, in source file acs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACS " "Found entity 1: ACS" {  } { { "ACS.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/ACS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528639677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_o_disp_mem_0 decoder.sv(456) " "Verilog HDL Implicit Net warning at decoder.sv(456): created implicit net for \"d_o_disp_mem_0\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 456 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528639677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_o_disp_mem_1 decoder.sv(464) " "Verilog HDL Implicit Net warning at decoder.sv(464): created implicit net for \"d_o_disp_mem_1\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 464 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528639677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742528639697 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_bank decoder.sv(232) " "Verilog HDL Always Construct warning at decoder.sv(232): inferring latch(es) for variable \"mem_bank\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742528639699 "|decoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d_in_disp_mem_0 0 decoder.sv(110) " "Net \"d_in_disp_mem_0\" at decoder.sv(110) has no driver or initial value, using a default initial value '0'" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742528639699 "|decoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d_in_disp_mem_1 0 decoder.sv(111) " "Net \"d_in_disp_mem_1\" at decoder.sv(111) has no driver or initial value, using a default initial value '0'" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742528639699 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_bank\[0\] decoder.sv(232) " "Inferred latch for \"mem_bank\[0\]\" at decoder.sv(232)" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639699 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_bank\[1\] decoder.sv(232) " "Inferred latch for \"mem_bank\[1\]\" at decoder.sv(232)" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639699 "|decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc0 bmc0:bmc0_inst " "Elaborating entity \"bmc0\" for hierarchy \"bmc0:bmc0_inst\"" {  } { { "decoder.sv" "bmc0_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528639700 ""}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "tmp00 bmc0.sv(14) " "Verilog HDL error at bmc0.sv(14): expression in variable declaration assignment to tmp00 must be constant" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 14 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1742528639700 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "bmc0:bmc0_inst " "Can't elaborate user hierarchy \"bmc0:bmc0_inst\"" {  } { { "decoder.sv" "bmc0_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 120 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528639700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/output_files/decoder.map.smsg " "Generated suppressed messages file C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/output_files/decoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639718 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742528639756 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 20:43:59 2025 " "Processing ended: Thu Mar 20 20:43:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742528639756 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742528639756 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742528639756 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528639756 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528640366 ""}
