<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC17XX/40XX microcontrollers: LPC_ADC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC17XX/40XX microcontrollers
   &#160;<span id="projectnumber">17XX40XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC17XX/40XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_ADC_T Struct Reference<div class="ingroups"><a class="el" href="group___a_d_c__17_x_x__40_x_x.html">CHIP:  LPC17xx/40xx A/D conversion driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>10 or 12-bit ADC register block structure </p>

<p>Definition at line <a class="el" href="adc__17xx__40xx_8h_source.html#l00056">56</a> of file <a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>.</p>
</div>
<p><code>#include &quot;<a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___t.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2272ff4c98c72be44cbb1f47f4bc3100"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___t.html#a2272ff4c98c72be44cbb1f47f4bc3100">GDR</a></td></tr>
<tr class="separator:a2272ff4c98c72be44cbb1f47f4bc3100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06839c5382047f4f9f2c74cc61db942"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___t.html#ad06839c5382047f4f9f2c74cc61db942">RESERVED0</a></td></tr>
<tr class="separator:ad06839c5382047f4f9f2c74cc61db942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca95f89751aed277ff796aab260401f6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___t.html#aca95f89751aed277ff796aab260401f6">INTEN</a></td></tr>
<tr class="separator:aca95f89751aed277ff796aab260401f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d79054afddcdbbfa9f690e452269d4e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___t.html#a4d79054afddcdbbfa9f690e452269d4e">DR</a> [8]</td></tr>
<tr class="separator:a4d79054afddcdbbfa9f690e452269d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d37b00631f37ab3e4a127a7fee46da7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___t.html#a9d37b00631f37ab3e4a127a7fee46da7">STAT</a></td></tr>
<tr class="separator:a9d37b00631f37ab3e4a127a7fee46da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7e844c4d00a10383fb16b8c5456b51"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___t.html#a4d7e844c4d00a10383fb16b8c5456b51">ADTRM</a></td></tr>
<tr class="separator:a4d7e844c4d00a10383fb16b8c5456b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a4d7e844c4d00a10383fb16b8c5456b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ADTRM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc__17xx__40xx_8h_source.html#l00064">64</a> of file <a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; ADCn Structure A/D Control Register. The AD0CR register must be written to select the operating mode before A/D conversion can occur. </p>

<p>Definition at line <a class="el" href="adc__17xx__40xx_8h_source.html#l00057">57</a> of file <a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d79054afddcdbbfa9f690e452269d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t DR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A/D Channel Data Register. This register contains the result of the most recent conversion completed on channel n. </p>

<p>Definition at line <a class="el" href="adc__17xx__40xx_8h_source.html#l00061">61</a> of file <a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2272ff4c98c72be44cbb1f47f4bc3100"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t GDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A/D Global Data Register. Contains the result of the most recent A/D conversion. </p>

<p>Definition at line <a class="el" href="adc__17xx__40xx_8h_source.html#l00058">58</a> of file <a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca95f89751aed277ff796aab260401f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A/D Interrupt Enable Register. This register contains enable bits that allow the DONE flag of each A/D channel to be included or excluded from contributing to the generation of an A/D interrupt. </p>

<p>Definition at line <a class="el" href="adc__17xx__40xx_8h_source.html#l00060">60</a> of file <a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad06839c5382047f4f9f2c74cc61db942"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc__17xx__40xx_8h_source.html#l00059">59</a> of file <a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d37b00631f37ab3e4a127a7fee46da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A/D Status Register. This register contains DONE and OVERRUN flags for all of the A/D channels, as well as the A/D interrupt flag. </p>

<p>Definition at line <a class="el" href="adc__17xx__40xx_8h_source.html#l00062">62</a> of file <a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_17xx_40xx/<a class="el" href="adc__17xx__40xx_8h_source.html">adc_17xx_40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Mar 12 2014 13:32:12 for LPCOpen Platform for LPC17XX/40XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
