#Risv V logisim Processors!

## **Description**
This repository contains RISC-V Single Cycle 32 Bit Processor simulation on Logisim. The software is implemented on hardware. A processor executes instructions like ADDI , SW, LI and etc  using 32 bit ALU, 32 bit Data Bus, 16KB ROM/RAM. Processor has some internal state in storage elements (registers) so memory holds instructions and data. Finally all the circuit components check using troubleshooting.

## **Componenents**
- ALU
- Register File
- Memory Address Register
- Immediate Generation
- Control Unit
   - Type Decode
   - Control Decode
- RAM
- Branch Circuit
- Program Counter

## **Under The Guidance Of**
- [Zeeshan Rafique](https://github.com/zeeshanrafique23)

## **SOFTWARE **
- Logisim Software [Logisim.](http://www.cburch.com/logisim/download.html)
- Venus online simulator [Venus](https://venus.cs61c.org/)
- Github [Github](https://github.com)
- Git [Git](https://git-scm.com/downloads)

## **Instructions Supported**

1. add
2. addi
3. sub
4. xor
5. and
6. slt
7. sltu
8. sll
9. srl
10. sra
11. lw
12. jalr
13. slli
14. srli
15. srai
16. slti
17. sltiu
18. sw
19. auipc
20. lui
21. li
22. beq
23. bne
24. blt
25. bge
26. bltu
27. bgeu



## **Circuit SnapShot**

[RV32I Logisim Snapshot](pic/Single Cycle Logism.png)