<stg><name>decision_function.19</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %x_V_addr_73 = getelementptr [12 x i12]* %x_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="x_V_addr_73"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %x_V_load_1 = load i12* %x_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3  %icmp_ln1497 = icmp slt i12 %x_V_load, 1921

]]></Node>
<StgValue><ssdm name="icmp_ln1497"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %x_V_load_1 = load i12* %x_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:6  %icmp_ln1497_1 = icmp slt i12 %x_V_load_1, -1663

]]></Node>
<StgValue><ssdm name="icmp_ln1497_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %x_V_addr_74 = getelementptr [12 x i12]* %x_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_V_addr_74"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %x_V_load_2 = load i12* %x_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %x_V_addr_75 = getelementptr [12 x i12]* %x_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_V_addr_75"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %x_V_load_5 = load i12* %x_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %x_V_load_2 = load i12* %x_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:9  %icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %x_V_load_5 = load i12* %x_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:12  %icmp_ln1497_5 = icmp slt i12 %x_V_load_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497_5"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %x_V_addr_76 = getelementptr [12 x i12]* %x_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_V_addr_76"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:14  %x_V_load_8 = load i12* %x_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_8"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %x_V_addr_77 = getelementptr [12 x i12]* %x_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_V_addr_77"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %x_V_load_9 = load i12* %x_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:14  %x_V_load_8 = load i12* %x_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_8"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:15  %icmp_ln1497_8 = icmp slt i12 %x_V_load_8, -1663

]]></Node>
<StgValue><ssdm name="icmp_ln1497_8"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %x_V_load_9 = load i12* %x_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:18  %icmp_ln1497_9 = icmp slt i12 %x_V_load_9, -1663

]]></Node>
<StgValue><ssdm name="icmp_ln1497_9"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %x_V_addr_78 = getelementptr [12 x i12]* %x_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_V_addr_78"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:20  %x_V_load_12 = load i12* %x_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:20  %x_V_load_12 = load i12* %x_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_12"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:21  %icmp_ln1497_12 = icmp slt i12 %x_V_load_12, -1252

]]></Node>
<StgValue><ssdm name="icmp_ln1497_12"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:22  %and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:23  %and_ln73_84 = and i1 %icmp_ln1497_2, %and_ln73

]]></Node>
<StgValue><ssdm name="and_ln73_84"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:24  %xor_ln75 = xor i1 %icmp_ln1497_1, true

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:25  %and_ln73_89 = and i1 %icmp_ln1497_5, %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln73_89"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:26  %and_ln73_85 = and i1 %and_ln73_89, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73_85"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:27  %xor_ln75_33 = xor i1 %icmp_ln1497, true

]]></Node>
<StgValue><ssdm name="xor_ln75_33"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:28  %and_ln73_86 = and i1 %icmp_ln1497_8, %xor_ln75_33

]]></Node>
<StgValue><ssdm name="and_ln73_86"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:29  %and_ln73_87 = and i1 %icmp_ln1497_9, %and_ln73_86

]]></Node>
<StgValue><ssdm name="and_ln73_87"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:30  %xor_ln75_34 = xor i1 %icmp_ln1497_8, true

]]></Node>
<StgValue><ssdm name="xor_ln75_34"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:31  %and_ln73_90 = and i1 %icmp_ln1497_12, %xor_ln75_33

]]></Node>
<StgValue><ssdm name="and_ln73_90"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:32  %and_ln73_88 = and i1 %and_ln73_90, %xor_ln75_34

]]></Node>
<StgValue><ssdm name="and_ln73_88"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:33  %or_ln88 = or i1 %and_ln73, %and_ln73_85

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:34  %or_ln88_50 = or i1 %icmp_ln1497, %and_ln73_87

]]></Node>
<StgValue><ssdm name="or_ln88_50"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:35  %or_ln88_51 = or i1 %icmp_ln1497, %and_ln73_86

]]></Node>
<StgValue><ssdm name="or_ln88_51"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:36  %or_ln88_52 = or i1 %or_ln88_51, %and_ln73_88

]]></Node>
<StgValue><ssdm name="or_ln88_52"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:37  %xor_ln89 = xor i1 %and_ln73_84, true

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader:38  %zext_ln89 = zext i1 %xor_ln89 to i2

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:39  %select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:40  %select_ln89_85 = select i1 %or_ln88, i2 %select_ln89, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln89_85"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader:41  %zext_ln89_17 = zext i2 %select_ln89_85 to i3

]]></Node>
<StgValue><ssdm name="zext_ln89_17"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:42  %select_ln89_86 = select i1 %icmp_ln1497, i3 %zext_ln89_17, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln89_86"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:43  %select_ln89_87 = select i1 %or_ln88_50, i3 %select_ln89_86, i3 -3

]]></Node>
<StgValue><ssdm name="select_ln89_87"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:44  %select_ln89_88 = select i1 %or_ln88_51, i3 %select_ln89_87, i3 -2

]]></Node>
<StgValue><ssdm name="select_ln89_88"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:45  %select_ln89_89 = select i1 %or_ln88_52, i3 %select_ln89_88, i3 -1

]]></Node>
<StgValue><ssdm name="select_ln89_89"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="3">
<![CDATA[
.preheader.preheader:46  %tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 7, i12 -26, i12 18, i12 17, i12 -27, i12 -29, i12 -18, i12 -49, i3 %select_ln89_89)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="12">
<![CDATA[
.preheader.preheader:47  ret i12 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="x_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="x_V" to="x_V_addr" fromId="70" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_72" to="x_V_addr" fromId="72" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_74" to="x_V_addr" fromId="74" toId="6">
</dataflow>
<dataflow id="76" from="x_V_addr" to="x_V_load" fromId="6" toId="7">
</dataflow>
<dataflow id="77" from="x_V" to="x_V_addr_73" fromId="70" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_72" to="x_V_addr_73" fromId="72" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_79" to="x_V_addr_73" fromId="79" toId="8">
</dataflow>
<dataflow id="81" from="x_V_addr_73" to="x_V_load_1" fromId="8" toId="9">
</dataflow>
<dataflow id="82" from="x_V_addr" to="x_V_load" fromId="6" toId="10">
</dataflow>
<dataflow id="83" from="x_V_load" to="icmp_ln1497" fromId="10" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln1497" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="x_V_addr_73" to="x_V_load_1" fromId="8" toId="12">
</dataflow>
<dataflow id="87" from="x_V_load_1" to="icmp_ln1497_1" fromId="12" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_88" to="icmp_ln1497_1" fromId="88" toId="13">
</dataflow>
<dataflow id="90" from="x_V" to="x_V_addr_74" fromId="70" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_72" to="x_V_addr_74" fromId="72" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_72" to="x_V_addr_74" fromId="72" toId="14">
</dataflow>
<dataflow id="93" from="x_V_addr_74" to="x_V_load_2" fromId="14" toId="15">
</dataflow>
<dataflow id="94" from="x_V" to="x_V_addr_75" fromId="70" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_72" to="x_V_addr_75" fromId="72" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="x_V_addr_75" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="x_V_addr_75" to="x_V_load_5" fromId="16" toId="17">
</dataflow>
<dataflow id="99" from="x_V_addr_74" to="x_V_load_2" fromId="14" toId="18">
</dataflow>
<dataflow id="100" from="x_V_load_2" to="icmp_ln1497_2" fromId="18" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln1497_2" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="x_V_addr_75" to="x_V_load_5" fromId="16" toId="20">
</dataflow>
<dataflow id="104" from="x_V_load_5" to="icmp_ln1497_5" fromId="20" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_101" to="icmp_ln1497_5" fromId="101" toId="21">
</dataflow>
<dataflow id="106" from="x_V" to="x_V_addr_76" fromId="70" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_72" to="x_V_addr_76" fromId="72" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_108" to="x_V_addr_76" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="x_V_addr_76" to="x_V_load_8" fromId="22" toId="23">
</dataflow>
<dataflow id="111" from="x_V" to="x_V_addr_77" fromId="70" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_72" to="x_V_addr_77" fromId="72" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_113" to="x_V_addr_77" fromId="113" toId="24">
</dataflow>
<dataflow id="115" from="x_V_addr_77" to="x_V_load_9" fromId="24" toId="25">
</dataflow>
<dataflow id="116" from="x_V_addr_76" to="x_V_load_8" fromId="22" toId="26">
</dataflow>
<dataflow id="117" from="x_V_load_8" to="icmp_ln1497_8" fromId="26" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_88" to="icmp_ln1497_8" fromId="88" toId="27">
</dataflow>
<dataflow id="119" from="x_V_addr_77" to="x_V_load_9" fromId="24" toId="28">
</dataflow>
<dataflow id="120" from="x_V_load_9" to="icmp_ln1497_9" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="StgValue_88" to="icmp_ln1497_9" fromId="88" toId="29">
</dataflow>
<dataflow id="122" from="x_V" to="x_V_addr_78" fromId="70" toId="30">
</dataflow>
<dataflow id="123" from="StgValue_72" to="x_V_addr_78" fromId="72" toId="30">
</dataflow>
<dataflow id="125" from="StgValue_124" to="x_V_addr_78" fromId="124" toId="30">
</dataflow>
<dataflow id="126" from="x_V_addr_78" to="x_V_load_12" fromId="30" toId="31">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="127" toId="32">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specpipeline_ln25" fromId="129" toId="32">
</dataflow>
<dataflow id="131" from="StgValue_129" to="specpipeline_ln25" fromId="129" toId="32">
</dataflow>
<dataflow id="132" from="StgValue_129" to="specpipeline_ln25" fromId="129" toId="32">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specpipeline_ln25" fromId="133" toId="32">
</dataflow>
<dataflow id="136" from="p_str" to="specpipeline_ln25" fromId="135" toId="32">
</dataflow>
<dataflow id="137" from="x_V_addr_78" to="x_V_load_12" fromId="30" toId="33">
</dataflow>
<dataflow id="138" from="x_V_load_12" to="icmp_ln1497_12" fromId="33" toId="34">
</dataflow>
<dataflow id="140" from="StgValue_139" to="icmp_ln1497_12" fromId="139" toId="34">
</dataflow>
<dataflow id="141" from="icmp_ln1497_1" to="and_ln73" fromId="13" toId="35">
</dataflow>
<dataflow id="142" from="icmp_ln1497" to="and_ln73" fromId="11" toId="35">
</dataflow>
<dataflow id="143" from="icmp_ln1497_2" to="and_ln73_84" fromId="19" toId="36">
</dataflow>
<dataflow id="144" from="and_ln73" to="and_ln73_84" fromId="35" toId="36">
</dataflow>
<dataflow id="145" from="icmp_ln1497_1" to="xor_ln75" fromId="13" toId="37">
</dataflow>
<dataflow id="147" from="StgValue_146" to="xor_ln75" fromId="146" toId="37">
</dataflow>
<dataflow id="148" from="icmp_ln1497_5" to="and_ln73_89" fromId="21" toId="38">
</dataflow>
<dataflow id="149" from="xor_ln75" to="and_ln73_89" fromId="37" toId="38">
</dataflow>
<dataflow id="150" from="and_ln73_89" to="and_ln73_85" fromId="38" toId="39">
</dataflow>
<dataflow id="151" from="icmp_ln1497" to="and_ln73_85" fromId="11" toId="39">
</dataflow>
<dataflow id="152" from="icmp_ln1497" to="xor_ln75_33" fromId="11" toId="40">
</dataflow>
<dataflow id="153" from="StgValue_146" to="xor_ln75_33" fromId="146" toId="40">
</dataflow>
<dataflow id="154" from="icmp_ln1497_8" to="and_ln73_86" fromId="27" toId="41">
</dataflow>
<dataflow id="155" from="xor_ln75_33" to="and_ln73_86" fromId="40" toId="41">
</dataflow>
<dataflow id="156" from="icmp_ln1497_9" to="and_ln73_87" fromId="29" toId="42">
</dataflow>
<dataflow id="157" from="and_ln73_86" to="and_ln73_87" fromId="41" toId="42">
</dataflow>
<dataflow id="158" from="icmp_ln1497_8" to="xor_ln75_34" fromId="27" toId="43">
</dataflow>
<dataflow id="159" from="StgValue_146" to="xor_ln75_34" fromId="146" toId="43">
</dataflow>
<dataflow id="160" from="icmp_ln1497_12" to="and_ln73_90" fromId="34" toId="44">
</dataflow>
<dataflow id="161" from="xor_ln75_33" to="and_ln73_90" fromId="40" toId="44">
</dataflow>
<dataflow id="162" from="and_ln73_90" to="and_ln73_88" fromId="44" toId="45">
</dataflow>
<dataflow id="163" from="xor_ln75_34" to="and_ln73_88" fromId="43" toId="45">
</dataflow>
<dataflow id="164" from="and_ln73" to="or_ln88" fromId="35" toId="46">
</dataflow>
<dataflow id="165" from="and_ln73_85" to="or_ln88" fromId="39" toId="46">
</dataflow>
<dataflow id="166" from="icmp_ln1497" to="or_ln88_50" fromId="11" toId="47">
</dataflow>
<dataflow id="167" from="and_ln73_87" to="or_ln88_50" fromId="42" toId="47">
</dataflow>
<dataflow id="168" from="icmp_ln1497" to="or_ln88_51" fromId="11" toId="48">
</dataflow>
<dataflow id="169" from="and_ln73_86" to="or_ln88_51" fromId="41" toId="48">
</dataflow>
<dataflow id="170" from="or_ln88_51" to="or_ln88_52" fromId="48" toId="49">
</dataflow>
<dataflow id="171" from="and_ln73_88" to="or_ln88_52" fromId="45" toId="49">
</dataflow>
<dataflow id="172" from="and_ln73_84" to="xor_ln89" fromId="36" toId="50">
</dataflow>
<dataflow id="173" from="StgValue_146" to="xor_ln89" fromId="146" toId="50">
</dataflow>
<dataflow id="174" from="xor_ln89" to="zext_ln89" fromId="50" toId="51">
</dataflow>
<dataflow id="175" from="and_ln73" to="select_ln89" fromId="35" toId="52">
</dataflow>
<dataflow id="176" from="zext_ln89" to="select_ln89" fromId="51" toId="52">
</dataflow>
<dataflow id="178" from="StgValue_177" to="select_ln89" fromId="177" toId="52">
</dataflow>
<dataflow id="179" from="or_ln88" to="select_ln89_85" fromId="46" toId="53">
</dataflow>
<dataflow id="180" from="select_ln89" to="select_ln89_85" fromId="52" toId="53">
</dataflow>
<dataflow id="182" from="StgValue_181" to="select_ln89_85" fromId="181" toId="53">
</dataflow>
<dataflow id="183" from="select_ln89_85" to="zext_ln89_17" fromId="53" toId="54">
</dataflow>
<dataflow id="184" from="icmp_ln1497" to="select_ln89_86" fromId="11" toId="55">
</dataflow>
<dataflow id="185" from="zext_ln89_17" to="select_ln89_86" fromId="54" toId="55">
</dataflow>
<dataflow id="187" from="StgValue_186" to="select_ln89_86" fromId="186" toId="55">
</dataflow>
<dataflow id="188" from="or_ln88_50" to="select_ln89_87" fromId="47" toId="56">
</dataflow>
<dataflow id="189" from="select_ln89_86" to="select_ln89_87" fromId="55" toId="56">
</dataflow>
<dataflow id="191" from="StgValue_190" to="select_ln89_87" fromId="190" toId="56">
</dataflow>
<dataflow id="192" from="or_ln88_51" to="select_ln89_88" fromId="48" toId="57">
</dataflow>
<dataflow id="193" from="select_ln89_87" to="select_ln89_88" fromId="56" toId="57">
</dataflow>
<dataflow id="195" from="StgValue_194" to="select_ln89_88" fromId="194" toId="57">
</dataflow>
<dataflow id="196" from="or_ln88_52" to="select_ln89_89" fromId="49" toId="58">
</dataflow>
<dataflow id="197" from="select_ln89_88" to="select_ln89_89" fromId="57" toId="58">
</dataflow>
<dataflow id="199" from="StgValue_198" to="select_ln89_89" fromId="198" toId="58">
</dataflow>
<dataflow id="201" from="_ssdm_op_Mux.ap_auto.8i12.i3" to="tmp" fromId="200" toId="59">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="59">
</dataflow>
<dataflow id="205" from="StgValue_204" to="tmp" fromId="204" toId="59">
</dataflow>
<dataflow id="207" from="StgValue_206" to="tmp" fromId="206" toId="59">
</dataflow>
<dataflow id="209" from="StgValue_208" to="tmp" fromId="208" toId="59">
</dataflow>
<dataflow id="211" from="StgValue_210" to="tmp" fromId="210" toId="59">
</dataflow>
<dataflow id="213" from="StgValue_212" to="tmp" fromId="212" toId="59">
</dataflow>
<dataflow id="215" from="StgValue_214" to="tmp" fromId="214" toId="59">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp" fromId="216" toId="59">
</dataflow>
<dataflow id="218" from="select_ln89_89" to="tmp" fromId="58" toId="59">
</dataflow>
<dataflow id="219" from="tmp" to="ret_ln93" fromId="59" toId="60">
</dataflow>
<dataflow id="220" from="icmp_ln1497" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="221" from="icmp_ln1497" to="StgValue_5" fromId="11" toId="5">
</dataflow>
</dataflows>


</stg>
