// Seed: 2433639786
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11
    , id_25,
    input wire id_12,
    input wand id_13,
    input tri0 id_14,
    output supply0 id_15,
    input tri1 id_16,
    output wor id_17,
    input wor id_18,
    output tri1 id_19,
    output supply1 id_20,
    input wand id_21,
    input tri1 id_22,
    input supply0 id_23
);
  assign id_19 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output uwire id_3,
    output wire id_4
    , id_18,
    output wand id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    output wand id_10,
    output tri0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri1 id_16
);
  assign id_0 = 1;
  wire id_19;
  module_0(
      id_2,
      id_10,
      id_6,
      id_9,
      id_1,
      id_6,
      id_7,
      id_14,
      id_2,
      id_2,
      id_9,
      id_15,
      id_13,
      id_6,
      id_6,
      id_10,
      id_16,
      id_12,
      id_6,
      id_14,
      id_14,
      id_16,
      id_7,
      id_15
  );
endmodule
