Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,27
design__inferred_latch__count,0
design__instance__count,1760
design__instance__area,14707.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009027845808304846
power__switching__total,0.0007295142859220505
power__leakage__total,1.4794698799391881E-8
power__total,0.0016323135932907462
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.275581315567692
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27554667660834403
timing__hold__ws__corner:nom_tt_025C_1v80,0.342132165615526
timing__setup__ws__corner:nom_tt_025C_1v80,11.081250009020563
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.342132
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.081250
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,61
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.28247413541101957
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.28244060667472765
timing__hold__ws__corner:nom_ss_100C_1v60,0.9365199991695532
timing__setup__ws__corner:nom_ss_100C_1v60,2.00768474194919
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.936520
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.007685
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27183039921733715
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27202935118897675
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1185276910169299
timing__setup__ws__corner:nom_ff_n40C_1v95,11.496593336063741
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118528
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.415442
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,114
design__max_fanout_violation__count,11
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26614072809982325
clock__skew__worst_setup,0.26622552138572714
timing__hold__ws,0.11608653256134344
timing__setup__ws,1.7154687045328965
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116087
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.715469
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1760
design__instance__area__stdcell,14707.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.891746
design__instance__utilization__stdcell,0.891746
design__instance__count__class:buffer,3
design__instance__count__class:inverter,38
design__instance__count__class:sequential_cell,180
design__instance__count__class:multi_input_combinational_cell,1052
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,590
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,44023.8
design__violations,0
design__instance__count__class:timing_repair_buffer,206
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,83
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,25
design__instance__count__class:antenna_cell,25
route__net,1515
route__net__special,2
route__drc_errors__iter:1,2371
route__wirelength__iter:1,54296
route__drc_errors__iter:2,1713
route__wirelength__iter:2,53543
route__drc_errors__iter:3,1660
route__wirelength__iter:3,53293
route__drc_errors__iter:4,1134
route__wirelength__iter:4,53207
route__drc_errors__iter:5,777
route__wirelength__iter:5,53275
route__drc_errors__iter:6,357
route__wirelength__iter:6,53221
route__drc_errors__iter:7,338
route__wirelength__iter:7,53250
route__drc_errors__iter:8,181
route__wirelength__iter:8,53186
route__drc_errors__iter:9,171
route__wirelength__iter:9,53189
route__drc_errors__iter:10,155
route__wirelength__iter:10,53200
route__drc_errors__iter:11,123
route__wirelength__iter:11,53248
route__drc_errors__iter:12,120
route__wirelength__iter:12,53271
route__drc_errors__iter:13,112
route__wirelength__iter:13,53292
route__drc_errors__iter:14,101
route__wirelength__iter:14,53288
route__drc_errors__iter:15,65
route__wirelength__iter:15,53304
route__drc_errors__iter:16,62
route__wirelength__iter:16,53285
route__drc_errors__iter:17,62
route__wirelength__iter:17,53285
route__drc_errors__iter:18,62
route__wirelength__iter:18,53285
route__drc_errors__iter:19,62
route__wirelength__iter:19,53285
route__drc_errors__iter:20,57
route__wirelength__iter:20,53338
route__drc_errors__iter:21,36
route__wirelength__iter:21,53328
route__drc_errors__iter:22,12
route__wirelength__iter:22,53361
route__drc_errors__iter:23,7
route__wirelength__iter:23,53340
route__drc_errors__iter:24,7
route__wirelength__iter:24,53340
route__drc_errors__iter:25,3
route__wirelength__iter:25,53340
route__drc_errors__iter:26,3
route__wirelength__iter:26,53340
route__drc_errors__iter:27,3
route__wirelength__iter:27,53340
route__drc_errors__iter:28,3
route__wirelength__iter:28,53340
route__drc_errors__iter:29,3
route__wirelength__iter:29,53340
route__drc_errors__iter:30,3
route__wirelength__iter:30,53340
route__drc_errors__iter:31,3
route__wirelength__iter:31,53340
route__drc_errors__iter:32,3
route__wirelength__iter:32,53340
route__drc_errors__iter:33,3
route__wirelength__iter:33,53340
route__drc_errors__iter:34,3
route__wirelength__iter:34,53340
route__drc_errors__iter:35,3
route__wirelength__iter:35,53340
route__drc_errors__iter:36,3
route__wirelength__iter:36,53340
route__drc_errors__iter:37,3
route__wirelength__iter:37,53342
route__drc_errors__iter:38,3
route__wirelength__iter:38,53342
route__drc_errors__iter:39,3
route__wirelength__iter:39,53342
route__drc_errors__iter:40,3
route__wirelength__iter:40,53342
route__drc_errors__iter:41,3
route__wirelength__iter:41,53342
route__drc_errors__iter:42,3
route__wirelength__iter:42,53342
route__drc_errors__iter:43,3
route__wirelength__iter:43,53342
route__drc_errors__iter:44,3
route__wirelength__iter:44,53342
route__drc_errors__iter:45,3
route__wirelength__iter:45,53342
route__drc_errors__iter:46,3
route__wirelength__iter:46,53342
route__drc_errors__iter:47,1
route__wirelength__iter:47,53424
route__drc_errors__iter:48,0
route__wirelength__iter:48,53424
route__drc_errors,0
route__wirelength,53424
route__vias,13242
route__vias__singlecut,13242
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,311.55
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2695850008421042
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2695602428679548
timing__hold__ws__corner:min_tt_025C_1v80,0.34015613510926096
timing__setup__ws__corner:min_tt_025C_1v80,11.226659031292636
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.340156
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.226659
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,24
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.27539601933964153
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2753727601666178
timing__hold__ws__corner:min_ss_100C_1v60,0.9296538246795703
timing__setup__ws__corner:min_ss_100C_1v60,2.2733939818582893
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.929654
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.273394
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.26614072809982325
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26622552138572714
timing__hold__ws__corner:min_ff_n40C_1v95,0.11608653256134344
timing__setup__ws__corner:min_ff_n40C_1v95,11.500809519141301
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116087
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.513947
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,5
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2910723688907062
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.29152589500909215
timing__hold__ws__corner:max_tt_025C_1v80,0.34382325737446234
timing__setup__ws__corner:max_tt_025C_1v80,10.921406310663281
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.343823
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.921407
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,114
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2992923493752053
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2992276233710391
timing__hold__ws__corner:max_ss_100C_1v60,0.9395502419786662
timing__setup__ws__corner:max_ss_100C_1v60,1.7154687045328965
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.939550
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,1.715469
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28674047281513376
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.28720318602930833
timing__hold__ws__corner:max_ff_n40C_1v95,0.12146956007078338
timing__setup__ws__corner:max_ff_n40C_1v95,11.494034493964216
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121470
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.293613
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000941959
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000889902
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000266724
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000889902
design_powergrid__voltage__worst,0.0000889902
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.0000941959
design_powergrid__drop__worst__net:VPWR,0.0000941959
design_powergrid__voltage__worst__net:VGND,0.0000889902
design_powergrid__drop__worst__net:VGND,0.0000889902
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000266999999999999984741372305308004797552712261676788330078125
ir__drop__worst,0.000094199999999999999337162159829262009225203655660152435302734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
