#set_property PACKAGE_PIN G15       [get_ports "PMOD0_0_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L12N_AD8N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_0_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L12N_AD8N_88
#set_property PACKAGE_PIN G16       [get_ports "PMOD0_1_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L12P_AD8P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_1_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L12P_AD8P_88
#set_property PACKAGE_PIN H14       [get_ports "PMOD0_2_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L11N_AD9N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_2_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L11N_AD9N_88
#set_property PACKAGE_PIN H15       [get_ports "PMOD0_3_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L11P_AD9P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_3_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L11P_AD9P_88
#set_property PACKAGE_PIN G13       [get_ports "PMOD0_4_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L10N_AD10N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_4_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L10N_AD10N_88
#set_property PACKAGE_PIN H13       [get_ports "PMOD0_5_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L10P_AD10P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_5_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L10P_AD10P_88
#set_property PACKAGE_PIN J13       [get_ports "PMOD0_6_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L9N_AD11N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_6_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L9N_AD11N_88
#set_property PACKAGE_PIN J14       [get_ports "PMOD0_7_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L9P_AD11P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_7_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L9P_AD11P_88

set_property PACKAGE_PIN L17 [get_ports PMOD1_0_LS]
set_property IOSTANDARD LVCMOS18 [get_ports PMOD1_0_LS]
#set_property PACKAGE_PIN M17       [get_ports "PMOD1_1_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L4P_AD12P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_1_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L4P_AD12P_88
#set_property PACKAGE_PIN M14       [get_ports "PMOD1_2_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L3N_AD13N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_2_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L3N_AD13N_88
#set_property PACKAGE_PIN N14       [get_ports "PMOD1_3_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L3P_AD13P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_3_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L3P_AD13P_88
#set_property PACKAGE_PIN M15       [get_ports "PMOD1_4_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L2N_AD14N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_4_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L2N_AD14N_88
#set_property PACKAGE_PIN N15       [get_ports "PMOD1_5_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L2P_AD14P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_5_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L2P_AD14P_88
#set_property PACKAGE_PIN M16       [get_ports "PMOD1_6_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L1N_AD15N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_6_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L1N_AD15N_88
#set_property PACKAGE_PIN N16       [get_ports "PMOD1_7_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L1P_AD15P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_7_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L1P_AD15P_88
set_property PACKAGE_PIN J14 [get_ports {pmod_output_0[7]}]
set_property PACKAGE_PIN J13 [get_ports {pmod_output_0[6]}]
set_property PACKAGE_PIN H13 [get_ports {pmod_output_0[5]}]
set_property PACKAGE_PIN G13 [get_ports {pmod_output_0[4]}]
set_property PACKAGE_PIN H15 [get_ports {pmod_output_0[3]}]
set_property PACKAGE_PIN H14 [get_ports {pmod_output_0[2]}]
set_property PACKAGE_PIN G16 [get_ports {pmod_output_0[1]}]
set_property PACKAGE_PIN G15 [get_ports {pmod_output_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_output_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_output_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_output_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_output_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_output_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_output_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_output_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_output_0[0]}]
set_property PACKAGE_PIN E25 [get_ports {led_output_0[7]}]
set_property PACKAGE_PIN BB12 [get_ports {led_output_0[6]}]
set_property PACKAGE_PIN AY16 [get_ports {led_output_0[5]}]
set_property PACKAGE_PIN AW12 [get_ports {led_output_0[4]}]
set_property PACKAGE_PIN AU16 [get_ports {led_output_0[3]}]
set_property PACKAGE_PIN AP14 [get_ports {led_output_0[2]}]
set_property PACKAGE_PIN AP16 [get_ports {led_output_0[1]}]
set_property PACKAGE_PIN AN14 [get_ports {led_output_0[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led_output_0[7]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led_output_0[6]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led_output_0[5]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led_output_0[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led_output_0[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led_output_0[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led_output_0[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {led_output_0[0]}]

####################################################################################
# Constraints from file : 'd_1_ddr4_0_0_board.xdc'
####################################################################################

#current_instance d_1_i/ddr4_0/inst
set_property LOC MMCM_X0Y1 [get_cells -hier -filter {NAME =~ */u_ddr4_infrastructure/gen_mmcme*.u_mmcme_adv_inst}]
#current_instance -quiet
set_property INTERNAL_VREF 0.84 [get_iobanks 64]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
