Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul 28 17:05:22 2020
| Host         : LAPTOP-CHGNO6TI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RGB_led_timing_summary_routed.rpt -pb RGB_led_timing_summary_routed.pb -rpx RGB_led_timing_summary_routed.rpx -warn_on_violation
| Design       : RGB_led
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (22)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (22)
-------------------------------
 There are 22 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.734        0.000                      0                   41        0.038        0.000                      0                   41        2.633        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         94.734        0.000                      0                   41        0.264        0.000                      0                   41       49.500        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       94.749        0.000                      0                   41        0.264        0.000                      0                   41       49.500        0.000                       0                    24  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         94.734        0.000                      0                   41        0.038        0.000                      0                   41  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       94.734        0.000                      0                   41        0.038        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.734ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.511ns (31.644%)  route 3.264ns (68.356%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           1.018     1.792    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.360     2.152 r  led/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.336     2.488    led/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism             -0.404    97.688    
                         clock uncertainty           -0.226    97.462    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)       -0.240    97.222    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         97.222    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                 94.734    

Slack (MET) :             94.814ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.188ns (24.305%)  route 3.700ns (75.695%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 f  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           1.111     0.405    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.332     0.737 r  led/inst/LED_IO_i_4/O
                         net (fo=3, routed)           0.822     1.559    led/inst/LED_IO_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.683 r  led/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.416     2.099    led/inst/Send_State0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.223 r  led/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.379     2.602    led/inst/Send_State[1]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[1]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)       -0.047    97.416    led/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.416    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 94.814    

Slack (MET) :             95.062ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.216ns (25.536%)  route 3.546ns (74.464%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.881     2.324    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.152     2.476 r  led/inst/Send_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.476    led/inst/p_1_in[3]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[3]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    97.538    led/inst/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 95.062    

Slack (MET) :             95.273ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.188ns (26.371%)  route 3.317ns (73.629%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 f  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           1.111     0.405    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.332     0.737 r  led/inst/LED_IO_i_4/O
                         net (fo=3, routed)           0.822     1.559    led/inst/LED_IO_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.683 r  led/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.412     2.095    led/inst/Send_State0
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.124     2.219 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    led/inst/Send_State[0]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)        0.029    97.492    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 95.273    

Slack (MET) :             95.425ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.188ns (27.282%)  route 3.167ns (72.718%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.502     1.945    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.124     2.069 r  led/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.069    led/inst/p_1_in[6]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.031    97.494    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                 95.425    

Slack (MET) :             95.440ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.217ns (27.763%)  route 3.167ns (72.237%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.502     1.945    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.153     2.098 r  led/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.098    led/inst/p_1_in[7]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    97.538    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 95.440    

Slack (MET) :             95.503ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.511ns (35.173%)  route 2.785ns (64.827%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.875     1.649    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.360     2.009 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.009    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.047    97.512    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.512    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                 95.503    

Slack (MET) :             95.515ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.483ns (34.764%)  route 2.783ns (65.236%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.873     1.647    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.332     1.979 r  led/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    led/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.029    97.494    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 95.515    

Slack (MET) :             95.533ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.511ns (35.189%)  route 2.783ns (64.811%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.873     1.647    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.360     2.007 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.007    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.075    97.540    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         97.540    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 95.533    

Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.420ns (33.278%)  route 2.847ns (66.722%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456    -1.831 f  led/inst/Data_Cnt_reg[4]/Q
                         net (fo=9, routed)           0.878    -0.953    led/inst/Cnt[4]
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.153    -0.800 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.358    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.031 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.608    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.760 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.888     1.648    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I3_O)        0.332     1.980 r  led/inst/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.980    led/inst/Data_Cnt[5]_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X2Y3           FDCE (Setup_fdce_C_D)        0.077    97.542    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.542    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 95.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led/inst/LED_IO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  led/inst/LED_IO_reg/Q
                         net (fo=2, routed)           0.175    -0.164    led/inst/LED_IO
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.045    -0.119 r  led/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000    -0.119    led/inst/LED_IO_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.120    -0.383    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.340 f  led/inst/Data_Cnt_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.154    led/inst/Cnt[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.045    -0.109 r  led/inst/Data_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    led/inst/Data_Cnt[0]_i_1_n_0
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.504    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.120    -0.384    led/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.474%)  route 0.168ns (42.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.376 r  led/inst/Data_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.208    led/inst/Cnt[2]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.099    -0.109 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism             -0.235    -0.504    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.092    -0.412    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.910%)  route 0.219ns (54.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[8]/Q
                         net (fo=7, routed)           0.219    -0.143    led/inst/Send_Cnt[8]
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.045    -0.098 r  led/inst/Send_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    led/inst/p_1_in[8]
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.091    -0.412    led/inst/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.145%)  route 0.242ns (56.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.242    -0.120    led/inst/Send_Cnt[6]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.043    -0.077 r  led/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    led/inst/p_1_in[7]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.107    -0.396    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  led/inst/Data_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.121    led/inst/Cnt[3]
    SLICE_X3Y3           LUT5 (Prop_lut5_I3_O)        0.043    -0.078 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.235    -0.504    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.104    -0.400    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.206ns (46.063%)  route 0.241ns (53.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  led/inst/Data_Cnt_reg[0]/Q
                         net (fo=8, routed)           0.241    -0.099    led/inst/Cnt[0]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.042    -0.057 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism             -0.219    -0.488    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.107    -0.381    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.089%)  route 0.212ns (47.912%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  led/inst/Data_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.161    -0.202    led/inst/Cnt[3]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.045    -0.157 r  led/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.051    -0.106    led/inst/Send_State[0]_i_2_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.061 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    led/inst/Send_State[0]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism             -0.219    -0.487    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.091    -0.396    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.242    -0.120    led/inst/Send_Cnt[6]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.045    -0.075 r  led/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    led/inst/p_1_in[6]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.092    -0.411    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.206%)  route 0.245ns (56.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.245    -0.118    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.073 r  led/inst/Send_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    led/inst/p_1_in[0]
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.411    led/inst/Send_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y4      led/inst/Data_Cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y3      led/inst/Data_Cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y3      led/inst/Data_Cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y3      led/inst/Data_Cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y3      led/inst/Data_Cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y3      led/inst/Data_Cnt_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y3      led/inst/Data_Cnt_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y3      led/inst/Data_Cnt_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y4      led/inst/Data_Cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y4      led/inst/Data_Cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y2      led/inst/LED_IO_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y4      led/inst/Data_Cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y4      led/inst/Data_Cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y2      led/inst/LED_IO_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.749ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.511ns (31.644%)  route 3.264ns (68.356%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           1.018     1.792    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.360     2.152 r  led/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.336     2.488    led/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism             -0.404    97.688    
                         clock uncertainty           -0.211    97.478    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)       -0.240    97.238    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         97.238    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                 94.749    

Slack (MET) :             94.830ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.188ns (24.305%)  route 3.700ns (75.695%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 f  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           1.111     0.405    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.332     0.737 r  led/inst/LED_IO_i_4/O
                         net (fo=3, routed)           0.822     1.559    led/inst/LED_IO_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.683 r  led/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.416     2.099    led/inst/Send_State0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.223 r  led/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.379     2.602    led/inst/Send_State[1]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[1]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.211    97.479    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)       -0.047    97.432    led/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.432    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 94.830    

Slack (MET) :             95.078ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.216ns (25.536%)  route 3.546ns (74.464%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.881     2.324    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.152     2.476 r  led/inst/Send_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.476    led/inst/p_1_in[3]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[3]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.211    97.479    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    97.554    led/inst/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 95.078    

Slack (MET) :             95.289ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.188ns (26.371%)  route 3.317ns (73.629%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 f  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           1.111     0.405    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.332     0.737 r  led/inst/LED_IO_i_4/O
                         net (fo=3, routed)           0.822     1.559    led/inst/LED_IO_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.683 r  led/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.412     2.095    led/inst/Send_State0
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.124     2.219 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    led/inst/Send_State[0]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.211    97.479    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)        0.029    97.508    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.508    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 95.289    

Slack (MET) :             95.441ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.188ns (27.282%)  route 3.167ns (72.718%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.502     1.945    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.124     2.069 r  led/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.069    led/inst/p_1_in[6]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.211    97.479    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.031    97.510    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.510    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                 95.441    

Slack (MET) :             95.456ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.217ns (27.763%)  route 3.167ns (72.237%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.502     1.945    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.153     2.098 r  led/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.098    led/inst/p_1_in[7]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.211    97.479    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    97.554    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 95.456    

Slack (MET) :             95.519ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.511ns (35.173%)  route 2.785ns (64.827%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.875     1.649    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.360     2.009 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.009    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.211    97.481    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.047    97.528    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.528    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                 95.519    

Slack (MET) :             95.531ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.483ns (34.764%)  route 2.783ns (65.236%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.873     1.647    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.332     1.979 r  led/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    led/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.211    97.481    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.029    97.510    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.510    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 95.531    

Slack (MET) :             95.549ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.511ns (35.189%)  route 2.783ns (64.811%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.873     1.647    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.360     2.007 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.007    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.211    97.481    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.075    97.556    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         97.556    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 95.549    

Slack (MET) :             95.577ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.420ns (33.278%)  route 2.847ns (66.722%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456    -1.831 f  led/inst/Data_Cnt_reg[4]/Q
                         net (fo=9, routed)           0.878    -0.953    led/inst/Cnt[4]
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.153    -0.800 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.358    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.031 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.608    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.760 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.888     1.648    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I3_O)        0.332     1.980 r  led/inst/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.980    led/inst/Data_Cnt[5]_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.211    97.481    
    SLICE_X2Y3           FDCE (Setup_fdce_C_D)        0.077    97.558    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.558    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 95.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led/inst/LED_IO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  led/inst/LED_IO_reg/Q
                         net (fo=2, routed)           0.175    -0.164    led/inst/LED_IO
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.045    -0.119 r  led/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000    -0.119    led/inst/LED_IO_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.120    -0.383    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.340 f  led/inst/Data_Cnt_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.154    led/inst/Cnt[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.045    -0.109 r  led/inst/Data_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    led/inst/Data_Cnt[0]_i_1_n_0
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.504    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.120    -0.384    led/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.474%)  route 0.168ns (42.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.376 r  led/inst/Data_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.208    led/inst/Cnt[2]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.099    -0.109 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism             -0.235    -0.504    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.092    -0.412    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.910%)  route 0.219ns (54.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[8]/Q
                         net (fo=7, routed)           0.219    -0.143    led/inst/Send_Cnt[8]
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.045    -0.098 r  led/inst/Send_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    led/inst/p_1_in[8]
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.091    -0.412    led/inst/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.145%)  route 0.242ns (56.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.242    -0.120    led/inst/Send_Cnt[6]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.043    -0.077 r  led/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    led/inst/p_1_in[7]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.107    -0.396    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  led/inst/Data_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.121    led/inst/Cnt[3]
    SLICE_X3Y3           LUT5 (Prop_lut5_I3_O)        0.043    -0.078 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.235    -0.504    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.104    -0.400    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.206ns (46.063%)  route 0.241ns (53.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  led/inst/Data_Cnt_reg[0]/Q
                         net (fo=8, routed)           0.241    -0.099    led/inst/Cnt[0]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.042    -0.057 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism             -0.219    -0.488    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.107    -0.381    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.089%)  route 0.212ns (47.912%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  led/inst/Data_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.161    -0.202    led/inst/Cnt[3]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.045    -0.157 r  led/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.051    -0.106    led/inst/Send_State[0]_i_2_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.061 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    led/inst/Send_State[0]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism             -0.219    -0.487    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.091    -0.396    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.242    -0.120    led/inst/Send_Cnt[6]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.045    -0.075 r  led/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    led/inst/p_1_in[6]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.092    -0.411    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.206%)  route 0.245ns (56.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.245    -0.118    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.073 r  led/inst/Send_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    led/inst/p_1_in[0]
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.411    led/inst/Send_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y4      led/inst/Data_Cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y3      led/inst/Data_Cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y3      led/inst/Data_Cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y3      led/inst/Data_Cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y3      led/inst/Data_Cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y3      led/inst/Data_Cnt_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y3      led/inst/Data_Cnt_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y3      led/inst/Data_Cnt_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y4      led/inst/Data_Cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y4      led/inst/Data_Cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y2      led/inst/LED_IO_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y4      led/inst/Data_Cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y3      led/inst/Data_Cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y3      led/inst/Data_Cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y4      led/inst/Data_Cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y2      led/inst/LED_IO_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.734ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.511ns (31.644%)  route 3.264ns (68.356%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           1.018     1.792    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.360     2.152 r  led/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.336     2.488    led/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism             -0.404    97.688    
                         clock uncertainty           -0.226    97.462    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)       -0.240    97.222    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         97.222    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                 94.734    

Slack (MET) :             94.814ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.188ns (24.305%)  route 3.700ns (75.695%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 f  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           1.111     0.405    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.332     0.737 r  led/inst/LED_IO_i_4/O
                         net (fo=3, routed)           0.822     1.559    led/inst/LED_IO_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.683 r  led/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.416     2.099    led/inst/Send_State0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.223 r  led/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.379     2.602    led/inst/Send_State[1]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[1]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)       -0.047    97.416    led/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.416    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 94.814    

Slack (MET) :             95.062ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.216ns (25.536%)  route 3.546ns (74.464%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.881     2.324    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.152     2.476 r  led/inst/Send_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.476    led/inst/p_1_in[3]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[3]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    97.538    led/inst/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 95.062    

Slack (MET) :             95.273ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.188ns (26.371%)  route 3.317ns (73.629%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 f  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           1.111     0.405    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.332     0.737 r  led/inst/LED_IO_i_4/O
                         net (fo=3, routed)           0.822     1.559    led/inst/LED_IO_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.683 r  led/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.412     2.095    led/inst/Send_State0
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.124     2.219 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    led/inst/Send_State[0]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)        0.029    97.492    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 95.273    

Slack (MET) :             95.425ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.188ns (27.282%)  route 3.167ns (72.718%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.502     1.945    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.124     2.069 r  led/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.069    led/inst/p_1_in[6]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.031    97.494    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                 95.425    

Slack (MET) :             95.440ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.217ns (27.763%)  route 3.167ns (72.237%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.502     1.945    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.153     2.098 r  led/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.098    led/inst/p_1_in[7]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    97.538    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 95.440    

Slack (MET) :             95.503ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.511ns (35.173%)  route 2.785ns (64.827%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.875     1.649    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.360     2.009 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.009    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.047    97.512    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.512    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                 95.503    

Slack (MET) :             95.515ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.483ns (34.764%)  route 2.783ns (65.236%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.873     1.647    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.332     1.979 r  led/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    led/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.029    97.494    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 95.515    

Slack (MET) :             95.533ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.511ns (35.189%)  route 2.783ns (64.811%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.873     1.647    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.360     2.007 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.007    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.075    97.540    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         97.540    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 95.533    

Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.420ns (33.278%)  route 2.847ns (66.722%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456    -1.831 f  led/inst/Data_Cnt_reg[4]/Q
                         net (fo=9, routed)           0.878    -0.953    led/inst/Cnt[4]
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.153    -0.800 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.358    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.031 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.608    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.760 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.888     1.648    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I3_O)        0.332     1.980 r  led/inst/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.980    led/inst/Data_Cnt[5]_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X2Y3           FDCE (Setup_fdce_C_D)        0.077    97.542    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.542    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 95.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 led/inst/LED_IO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  led/inst/LED_IO_reg/Q
                         net (fo=2, routed)           0.175    -0.164    led/inst/LED_IO
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.045    -0.119 r  led/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000    -0.119    led/inst/LED_IO_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.120    -0.157    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.340 f  led/inst/Data_Cnt_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.154    led/inst/Cnt[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.045    -0.109 r  led/inst/Data_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    led/inst/Data_Cnt[0]_i_1_n_0
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.120    -0.158    led/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.474%)  route 0.168ns (42.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.376 r  led/inst/Data_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.208    led/inst/Cnt[2]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.099    -0.109 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism             -0.235    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.092    -0.186    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.910%)  route 0.219ns (54.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[8]/Q
                         net (fo=7, routed)           0.219    -0.143    led/inst/Send_Cnt[8]
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.045    -0.098 r  led/inst/Send_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    led/inst/p_1_in[8]
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.091    -0.186    led/inst/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.145%)  route 0.242ns (56.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.242    -0.120    led/inst/Send_Cnt[6]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.043    -0.077 r  led/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    led/inst/p_1_in[7]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.107    -0.170    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  led/inst/Data_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.121    led/inst/Cnt[3]
    SLICE_X3Y3           LUT5 (Prop_lut5_I3_O)        0.043    -0.078 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.235    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.104    -0.174    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.206ns (46.063%)  route 0.241ns (53.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  led/inst/Data_Cnt_reg[0]/Q
                         net (fo=8, routed)           0.241    -0.099    led/inst/Cnt[0]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.042    -0.057 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism             -0.219    -0.488    
                         clock uncertainty            0.226    -0.262    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.107    -0.155    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.089%)  route 0.212ns (47.912%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  led/inst/Data_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.161    -0.202    led/inst/Cnt[3]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.045    -0.157 r  led/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.051    -0.106    led/inst/Send_State[0]_i_2_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.061 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    led/inst/Send_State[0]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism             -0.219    -0.487    
                         clock uncertainty            0.226    -0.261    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.091    -0.170    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.242    -0.120    led/inst/Send_Cnt[6]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.045    -0.075 r  led/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    led/inst/p_1_in[6]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.092    -0.185    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.206%)  route 0.245ns (56.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.245    -0.118    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.073 r  led/inst/Send_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    led/inst/p_1_in[0]
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.185    led/inst/Send_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.734ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.511ns (31.644%)  route 3.264ns (68.356%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           1.018     1.792    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.360     2.152 r  led/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.336     2.488    led/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism             -0.404    97.688    
                         clock uncertainty           -0.226    97.462    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)       -0.240    97.222    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         97.222    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                 94.734    

Slack (MET) :             94.814ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.188ns (24.305%)  route 3.700ns (75.695%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 f  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           1.111     0.405    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.332     0.737 r  led/inst/LED_IO_i_4/O
                         net (fo=3, routed)           0.822     1.559    led/inst/LED_IO_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.683 r  led/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.416     2.099    led/inst/Send_State0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.223 r  led/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.379     2.602    led/inst/Send_State[1]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[1]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)       -0.047    97.416    led/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.416    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 94.814    

Slack (MET) :             95.062ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.216ns (25.536%)  route 3.546ns (74.464%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.881     2.324    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.152     2.476 r  led/inst/Send_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.476    led/inst/p_1_in[3]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[3]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    97.538    led/inst/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 95.062    

Slack (MET) :             95.273ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.188ns (26.371%)  route 3.317ns (73.629%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 f  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           1.111     0.405    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.332     0.737 r  led/inst/LED_IO_i_4/O
                         net (fo=3, routed)           0.822     1.559    led/inst/LED_IO_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.683 r  led/inst/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.412     2.095    led/inst/Send_State0
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.124     2.219 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    led/inst/Send_State[0]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)        0.029    97.492    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 95.273    

Slack (MET) :             95.425ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.188ns (27.282%)  route 3.167ns (72.718%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.502     1.945    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.124     2.069 r  led/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.069    led/inst/p_1_in[6]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.031    97.494    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                 95.425    

Slack (MET) :             95.440ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.217ns (27.763%)  route 3.167ns (72.237%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.640    -2.286    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.971    -0.858    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.152    -0.706 r  led/inst/LED_IO_i_5/O
                         net (fo=3, routed)           0.716     0.010    led/inst/LED_IO_i_5_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.332     0.342 r  led/inst/Send_Cnt[5]_i_3/O
                         net (fo=4, routed)           0.977     1.319    led/inst/Send_Cnt[5]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     1.443 r  led/inst/Send_Cnt[7]_i_2/O
                         net (fo=3, routed)           0.502     1.945    led/inst/Send_Cnt[7]_i_2_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.153     2.098 r  led/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.098    led/inst/p_1_in[7]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.520    98.093    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.404    97.689    
                         clock uncertainty           -0.226    97.463    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.075    97.538    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 95.440    

Slack (MET) :             95.503ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.511ns (35.173%)  route 2.785ns (64.827%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.875     1.649    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.360     2.009 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.009    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.047    97.512    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.512    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                 95.503    

Slack (MET) :             95.515ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.483ns (34.764%)  route 2.783ns (65.236%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.873     1.647    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.332     1.979 r  led/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    led/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.029    97.494    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 95.515    

Slack (MET) :             95.533ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.511ns (35.189%)  route 2.783ns (64.811%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -1.769 f  led/inst/Data_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.829    -0.940    led/inst/Cnt[5]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.154    -0.786 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.344    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.017 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.622    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.774 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.873     1.647    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.360     2.007 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.007    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.075    97.540    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         97.540    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 95.533    

Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.420ns (33.278%)  route 2.847ns (66.722%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.639    -2.287    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456    -1.831 f  led/inst/Data_Cnt_reg[4]/Q
                         net (fo=9, routed)           0.878    -0.953    led/inst/Cnt[4]
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.153    -0.800 f  led/inst/Send_State[1]_i_5/O
                         net (fo=1, routed)           0.442    -0.358    led/inst/Send_State[1]_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.327    -0.031 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.639     0.608    led/inst/Send_State[1]_i_2_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.760 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.888     1.648    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I3_O)        0.332     1.980 r  led/inst/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.980    led/inst/Data_Cnt[5]_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.519    98.092    led/inst/clk_10MHz
    SLICE_X2Y3           FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism             -0.401    97.691    
                         clock uncertainty           -0.226    97.465    
    SLICE_X2Y3           FDCE (Setup_fdce_C_D)        0.077    97.542    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.542    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 95.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 led/inst/LED_IO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  led/inst/LED_IO_reg/Q
                         net (fo=2, routed)           0.175    -0.164    led/inst/LED_IO
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.045    -0.119 r  led/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000    -0.119    led/inst/LED_IO_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X2Y2           FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.120    -0.157    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.340 f  led/inst/Data_Cnt_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.154    led/inst/Cnt[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.045    -0.109 r  led/inst/Data_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    led/inst/Data_Cnt[0]_i_1_n_0
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.120    -0.158    led/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.474%)  route 0.168ns (42.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.376 r  led/inst/Data_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.208    led/inst/Cnt[2]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.099    -0.109 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism             -0.235    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.092    -0.186    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.910%)  route 0.219ns (54.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[8]/Q
                         net (fo=7, routed)           0.219    -0.143    led/inst/Send_Cnt[8]
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.045    -0.098 r  led/inst/Send_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    led/inst/p_1_in[8]
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y1           FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.091    -0.186    led/inst/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.145%)  route 0.242ns (56.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.242    -0.120    led/inst/Send_Cnt[6]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.043    -0.077 r  led/inst/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    led/inst/p_1_in[7]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.107    -0.170    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  led/inst/Data_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.242    -0.121    led/inst/Cnt[3]
    SLICE_X3Y3           LUT5 (Prop_lut5_I3_O)        0.043    -0.078 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism             -0.235    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.104    -0.174    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.206ns (46.063%)  route 0.241ns (53.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X2Y4           FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  led/inst/Data_Cnt_reg[0]/Q
                         net (fo=8, routed)           0.241    -0.099    led/inst/Cnt[0]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.042    -0.057 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.839    -0.269    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism             -0.219    -0.488    
                         clock uncertainty            0.226    -0.262    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.107    -0.155    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.089%)  route 0.212ns (47.912%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.570    -0.504    led/inst/clk_10MHz
    SLICE_X3Y3           FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  led/inst/Data_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.161    -0.202    led/inst/Cnt[3]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.045    -0.157 r  led/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.051    -0.106    led/inst/Send_State[0]_i_2_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.061 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    led/inst/Send_State[0]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X3Y2           FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism             -0.219    -0.487    
                         clock uncertainty            0.226    -0.261    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.091    -0.170    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  led/inst/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.242    -0.120    led/inst/Send_Cnt[6]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.045    -0.075 r  led/inst/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    led/inst/p_1_in[6]
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X0Y2           FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.092    -0.185    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.206%)  route 0.245ns (56.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.571    -0.503    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.245    -0.118    led/inst/Send_Cnt[9]
    SLICE_X1Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.073 r  led/inst/Send_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    led/inst/p_1_in[0]
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.840    -0.268    led/inst/clk_10MHz
    SLICE_X1Y1           FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.226    -0.277    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.185    led/inst/Send_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.112    





