library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity sevensegdecoder is
port(
	count:in std_logic_vector(3 downto 0);
	sevenseg:out std_logic_vector(7 downto 0)
);
end sevensegdecoder;

architecture test of sevensegdecoder is
begin

sevenseg<=
			x"3F" when count="0000" else
			x"06" when count="0001" else
			x"5B" when count="0010" else
			x"4F" when count="0011" else
			x"66" when count="0100" else
			x"6D" when count="0101" else
			x"7D" when count="0110" else
			x"07" when count="0111" else
			x"7F" when count="1000" else
			x"6F" when count="1001" else
			x"00";

end test;