/* Generated by Yosys 0.25 (git sha1 e02b7f64bc7, gcc 13.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os) */

module \test.aag (r_1, g, r_0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  output g;
  wire g;
  (* init = 1'h0 *)
  wire l0;
  (* init = 1'h0 *)
  wire l1;
  input r_0;
  wire r_0;
  input r_1;
  wire r_1;
  assign _02_ = _09_ & ~(_06_);
  assign _00_ = _04_ ? _02_ : _08_;
  assign _01_ = ~(_05_ & _07_);
  assign _08_ = ~_10_;
  assign _09_ = ~_03_;
  assign _05_ = _04_ | ~(_10_);
  assign _06_ = _04_ & ~(_11_);
  assign _07_ = ~(_09_ & _06_);
  \$_FF_  _34_ (
    .D(_12_),
    .Q(l0)
  );
  \$_FF_  _35_ (
    .D(_14_),
    .Q(l1)
  );
  assign _12_ = _00_;
  assign _04_ = l1;
  assign g = _02_;
  assign _10_ = r_0;
  assign _14_ = _01_;
  assign _11_ = r_1;
  assign _03_ = l0;
endmodule
