
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grops_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401940 <.init>:
  401940:	stp	x29, x30, [sp, #-16]!
  401944:	mov	x29, sp
  401948:	bl	402680 <sqrt@plt+0x870>
  40194c:	ldp	x29, x30, [sp], #16
  401950:	ret

Disassembly of section .plt:

0000000000401960 <_Znam@plt-0x20>:
  401960:	stp	x16, x30, [sp, #-16]!
  401964:	adrp	x16, 435000 <_ZdlPvm@@Base+0x1996c>
  401968:	ldr	x17, [x16, #4088]
  40196c:	add	x16, x16, #0xff8
  401970:	br	x17
  401974:	nop
  401978:	nop
  40197c:	nop

0000000000401980 <_Znam@plt>:
  401980:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16]
  401988:	add	x16, x16, #0x0
  40198c:	br	x17

0000000000401990 <fputs@plt>:
  401990:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #8]
  401998:	add	x16, x16, #0x8
  40199c:	br	x17

00000000004019a0 <memcpy@plt>:
  4019a0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #16]
  4019a8:	add	x16, x16, #0x10
  4019ac:	br	x17

00000000004019b0 <ungetc@plt>:
  4019b0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #24]
  4019b8:	add	x16, x16, #0x18
  4019bc:	br	x17

00000000004019c0 <_ZSt9terminatev@plt>:
  4019c0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #32]
  4019c8:	add	x16, x16, #0x20
  4019cc:	br	x17

00000000004019d0 <isalnum@plt>:
  4019d0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #40]
  4019d8:	add	x16, x16, #0x28
  4019dc:	br	x17

00000000004019e0 <strlen@plt>:
  4019e0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #48]
  4019e8:	add	x16, x16, #0x30
  4019ec:	br	x17

00000000004019f0 <fprintf@plt>:
  4019f0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #56]
  4019f8:	add	x16, x16, #0x38
  4019fc:	br	x17

0000000000401a00 <__cxa_begin_catch@plt>:
  401a00:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #64]
  401a08:	add	x16, x16, #0x40
  401a0c:	br	x17

0000000000401a10 <ctime@plt>:
  401a10:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #72]
  401a18:	add	x16, x16, #0x48
  401a1c:	br	x17

0000000000401a20 <putc@plt>:
  401a20:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #80]
  401a28:	add	x16, x16, #0x50
  401a2c:	br	x17

0000000000401a30 <islower@plt>:
  401a30:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #88]
  401a38:	add	x16, x16, #0x58
  401a3c:	br	x17

0000000000401a40 <fclose@plt>:
  401a40:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #96]
  401a48:	add	x16, x16, #0x60
  401a4c:	br	x17

0000000000401a50 <isspace@plt>:
  401a50:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #104]
  401a58:	add	x16, x16, #0x68
  401a5c:	br	x17

0000000000401a60 <memcmp@plt>:
  401a60:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #112]
  401a68:	add	x16, x16, #0x70
  401a6c:	br	x17

0000000000401a70 <strtol@plt>:
  401a70:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #120]
  401a78:	add	x16, x16, #0x78
  401a7c:	br	x17

0000000000401a80 <free@plt>:
  401a80:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #128]
  401a88:	add	x16, x16, #0x80
  401a8c:	br	x17

0000000000401a90 <strchr@plt>:
  401a90:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #136]
  401a98:	add	x16, x16, #0x88
  401a9c:	br	x17

0000000000401aa0 <putenv@plt>:
  401aa0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #144]
  401aa8:	add	x16, x16, #0x90
  401aac:	br	x17

0000000000401ab0 <_exit@plt>:
  401ab0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #152]
  401ab8:	add	x16, x16, #0x98
  401abc:	br	x17

0000000000401ac0 <strerror@plt>:
  401ac0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #160]
  401ac8:	add	x16, x16, #0xa0
  401acc:	br	x17

0000000000401ad0 <strcpy@plt>:
  401ad0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #168]
  401ad8:	add	x16, x16, #0xa8
  401adc:	br	x17

0000000000401ae0 <strtok@plt>:
  401ae0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #176]
  401ae8:	add	x16, x16, #0xb0
  401aec:	br	x17

0000000000401af0 <sprintf@plt>:
  401af0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #184]
  401af8:	add	x16, x16, #0xb8
  401afc:	br	x17

0000000000401b00 <isxdigit@plt>:
  401b00:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #192]
  401b08:	add	x16, x16, #0xc0
  401b0c:	br	x17

0000000000401b10 <unlink@plt>:
  401b10:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #200]
  401b18:	add	x16, x16, #0xc8
  401b1c:	br	x17

0000000000401b20 <putchar@plt>:
  401b20:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #208]
  401b28:	add	x16, x16, #0xd0
  401b2c:	br	x17

0000000000401b30 <atan2@plt>:
  401b30:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #216]
  401b38:	add	x16, x16, #0xd8
  401b3c:	br	x17

0000000000401b40 <atoi@plt>:
  401b40:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #224]
  401b48:	add	x16, x16, #0xe0
  401b4c:	br	x17

0000000000401b50 <__libc_start_main@plt>:
  401b50:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #232]
  401b58:	add	x16, x16, #0xe8
  401b5c:	br	x17

0000000000401b60 <memchr@plt>:
  401b60:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #240]
  401b68:	add	x16, x16, #0xf0
  401b6c:	br	x17

0000000000401b70 <mkstemp@plt>:
  401b70:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #248]
  401b78:	add	x16, x16, #0xf8
  401b7c:	br	x17

0000000000401b80 <isgraph@plt>:
  401b80:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #256]
  401b88:	add	x16, x16, #0x100
  401b8c:	br	x17

0000000000401b90 <setlocale@plt>:
  401b90:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #264]
  401b98:	add	x16, x16, #0x108
  401b9c:	br	x17

0000000000401ba0 <getc@plt>:
  401ba0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #272]
  401ba8:	add	x16, x16, #0x110
  401bac:	br	x17

0000000000401bb0 <strncmp@plt>:
  401bb0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #280]
  401bb8:	add	x16, x16, #0x118
  401bbc:	br	x17

0000000000401bc0 <isprint@plt>:
  401bc0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #288]
  401bc8:	add	x16, x16, #0x120
  401bcc:	br	x17

0000000000401bd0 <strncpy@plt>:
  401bd0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #296]
  401bd8:	add	x16, x16, #0x128
  401bdc:	br	x17

0000000000401be0 <isupper@plt>:
  401be0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #304]
  401be8:	add	x16, x16, #0x130
  401bec:	br	x17

0000000000401bf0 <fputc@plt>:
  401bf0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #312]
  401bf8:	add	x16, x16, #0x138
  401bfc:	br	x17

0000000000401c00 <__isoc99_sscanf@plt>:
  401c00:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #320]
  401c08:	add	x16, x16, #0x140
  401c0c:	br	x17

0000000000401c10 <__cxa_atexit@plt>:
  401c10:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #328]
  401c18:	add	x16, x16, #0x148
  401c1c:	br	x17

0000000000401c20 <fflush@plt>:
  401c20:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #336]
  401c28:	add	x16, x16, #0x150
  401c2c:	br	x17

0000000000401c30 <pathconf@plt>:
  401c30:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #344]
  401c38:	add	x16, x16, #0x158
  401c3c:	br	x17

0000000000401c40 <isalpha@plt>:
  401c40:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #352]
  401c48:	add	x16, x16, #0x160
  401c4c:	br	x17

0000000000401c50 <time@plt>:
  401c50:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #360]
  401c58:	add	x16, x16, #0x168
  401c5c:	br	x17

0000000000401c60 <_ZdaPv@plt>:
  401c60:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #368]
  401c68:	add	x16, x16, #0x170
  401c6c:	br	x17

0000000000401c70 <__errno_location@plt>:
  401c70:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #376]
  401c78:	add	x16, x16, #0x178
  401c7c:	br	x17

0000000000401c80 <wcwidth@plt>:
  401c80:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #384]
  401c88:	add	x16, x16, #0x180
  401c8c:	br	x17

0000000000401c90 <fopen@plt>:
  401c90:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #392]
  401c98:	add	x16, x16, #0x188
  401c9c:	br	x17

0000000000401ca0 <strcmp@plt>:
  401ca0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #400]
  401ca8:	add	x16, x16, #0x190
  401cac:	br	x17

0000000000401cb0 <fgets@plt>:
  401cb0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #408]
  401cb8:	add	x16, x16, #0x198
  401cbc:	br	x17

0000000000401cc0 <isdigit@plt>:
  401cc0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #416]
  401cc8:	add	x16, x16, #0x1a0
  401ccc:	br	x17

0000000000401cd0 <write@plt>:
  401cd0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #424]
  401cd8:	add	x16, x16, #0x1a8
  401cdc:	br	x17

0000000000401ce0 <malloc@plt>:
  401ce0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #432]
  401ce8:	add	x16, x16, #0x1b0
  401cec:	br	x17

0000000000401cf0 <ispunct@plt>:
  401cf0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #440]
  401cf8:	add	x16, x16, #0x1b8
  401cfc:	br	x17

0000000000401d00 <iscntrl@plt>:
  401d00:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #448]
  401d08:	add	x16, x16, #0x1c0
  401d0c:	br	x17

0000000000401d10 <abort@plt>:
  401d10:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #456]
  401d18:	add	x16, x16, #0x1c8
  401d1c:	br	x17

0000000000401d20 <getenv@plt>:
  401d20:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #464]
  401d28:	add	x16, x16, #0x1d0
  401d2c:	br	x17

0000000000401d30 <strcasecmp@plt>:
  401d30:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #472]
  401d38:	add	x16, x16, #0x1d8
  401d3c:	br	x17

0000000000401d40 <__gxx_personality_v0@plt>:
  401d40:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #480]
  401d48:	add	x16, x16, #0x1e0
  401d4c:	br	x17

0000000000401d50 <tan@plt>:
  401d50:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #488]
  401d58:	add	x16, x16, #0x1e8
  401d5c:	br	x17

0000000000401d60 <exit@plt>:
  401d60:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #496]
  401d68:	add	x16, x16, #0x1f0
  401d6c:	br	x17

0000000000401d70 <_Unwind_Resume@plt>:
  401d70:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #504]
  401d78:	add	x16, x16, #0x1f8
  401d7c:	br	x17

0000000000401d80 <ferror@plt>:
  401d80:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #512]
  401d88:	add	x16, x16, #0x200
  401d8c:	br	x17

0000000000401d90 <fdopen@plt>:
  401d90:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #520]
  401d98:	add	x16, x16, #0x208
  401d9c:	br	x17

0000000000401da0 <strncasecmp@plt>:
  401da0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #528]
  401da8:	add	x16, x16, #0x210
  401dac:	br	x17

0000000000401db0 <__gmon_start__@plt>:
  401db0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #536]
  401db8:	add	x16, x16, #0x218
  401dbc:	br	x17

0000000000401dc0 <__cxa_pure_virtual@plt>:
  401dc0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #544]
  401dc8:	add	x16, x16, #0x220
  401dcc:	br	x17

0000000000401dd0 <setbuf@plt>:
  401dd0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #552]
  401dd8:	add	x16, x16, #0x228
  401ddc:	br	x17

0000000000401de0 <strcat@plt>:
  401de0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #560]
  401de8:	add	x16, x16, #0x230
  401dec:	br	x17

0000000000401df0 <fseek@plt>:
  401df0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401df4:	ldr	x17, [x16, #568]
  401df8:	add	x16, x16, #0x238
  401dfc:	br	x17

0000000000401e00 <printf@plt>:
  401e00:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401e04:	ldr	x17, [x16, #576]
  401e08:	add	x16, x16, #0x240
  401e0c:	br	x17

0000000000401e10 <sqrt@plt>:
  401e10:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401e14:	ldr	x17, [x16, #584]
  401e18:	add	x16, x16, #0x248
  401e1c:	br	x17

Disassembly of section .text:

0000000000401e20 <_Znwm@@Base-0x19770>:
  401e20:	stp	x29, x30, [sp, #-16]!
  401e24:	mov	x29, sp
  401e28:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e2c:	add	x0, x0, #0x340
  401e30:	bl	411dc0 <sqrt@plt+0xffb0>
  401e34:	ldp	x29, x30, [sp], #16
  401e38:	ret
  401e3c:	stp	x29, x30, [sp, #-16]!
  401e40:	mov	x29, sp
  401e44:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e48:	add	x0, x0, #0x341
  401e4c:	bl	41b6c4 <_ZdlPvm@@Base+0x30>
  401e50:	ldp	x29, x30, [sp], #16
  401e54:	ret
  401e58:	sub	sp, sp, #0x30
  401e5c:	stp	x29, x30, [sp, #32]
  401e60:	add	x29, sp, #0x20
  401e64:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e68:	add	x8, x8, #0x348
  401e6c:	mov	x9, xzr
  401e70:	mov	w10, wzr
  401e74:	mov	w4, #0x1                   	// #1
  401e78:	adrp	x0, 41b000 <sqrt@plt+0x191f0>
  401e7c:	add	x0, x0, #0xdb4
  401e80:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  401e84:	add	x2, x2, #0x258
  401e88:	stur	x0, [x29, #-8]
  401e8c:	mov	x0, x8
  401e90:	mov	x1, x9
  401e94:	str	x2, [sp, #16]
  401e98:	mov	x2, x9
  401e9c:	mov	w3, w10
  401ea0:	str	x8, [sp, #8]
  401ea4:	bl	41bb7c <_ZdlPvm@@Base+0x4e8>
  401ea8:	ldur	x0, [x29, #-8]
  401eac:	ldr	x1, [sp, #8]
  401eb0:	ldr	x2, [sp, #16]
  401eb4:	bl	401c10 <__cxa_atexit@plt>
  401eb8:	ldp	x29, x30, [sp, #32]
  401ebc:	add	sp, sp, #0x30
  401ec0:	ret
  401ec4:	stp	x29, x30, [sp, #-16]!
  401ec8:	mov	x29, sp
  401ecc:	bl	401e20 <sqrt@plt+0x10>
  401ed0:	bl	401e3c <sqrt@plt+0x2c>
  401ed4:	bl	401e58 <sqrt@plt+0x48>
  401ed8:	ldp	x29, x30, [sp], #16
  401edc:	ret
  401ee0:	stp	x29, x30, [sp, #-16]!
  401ee4:	mov	x29, sp
  401ee8:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  401eec:	add	x0, x0, #0x3a0
  401ef0:	bl	411dc0 <sqrt@plt+0xffb0>
  401ef4:	ldp	x29, x30, [sp], #16
  401ef8:	ret
  401efc:	stp	x29, x30, [sp, #-16]!
  401f00:	mov	x29, sp
  401f04:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  401f08:	add	x0, x0, #0x3a1
  401f0c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  401f10:	add	x1, x1, #0x554
  401f14:	bl	411c7c <sqrt@plt+0xfe6c>
  401f18:	ldp	x29, x30, [sp], #16
  401f1c:	ret
  401f20:	sub	sp, sp, #0x30
  401f24:	stp	x29, x30, [sp, #32]
  401f28:	add	x29, sp, #0x20
  401f2c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  401f30:	add	x8, x8, #0x4a8
  401f34:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x96c>
  401f38:	add	x0, x0, #0x7a4
  401f3c:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  401f40:	add	x2, x2, #0x258
  401f44:	stur	x0, [x29, #-8]
  401f48:	mov	x0, x8
  401f4c:	str	x8, [sp, #16]
  401f50:	str	x2, [sp, #8]
  401f54:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  401f58:	ldur	x0, [x29, #-8]
  401f5c:	ldr	x1, [sp, #16]
  401f60:	ldr	x2, [sp, #8]
  401f64:	bl	401c10 <__cxa_atexit@plt>
  401f68:	ldp	x29, x30, [sp, #32]
  401f6c:	add	sp, sp, #0x30
  401f70:	ret
  401f74:	stp	x29, x30, [sp, #-16]!
  401f78:	mov	x29, sp
  401f7c:	bl	401ee0 <sqrt@plt+0xd0>
  401f80:	bl	401efc <sqrt@plt+0xec>
  401f84:	bl	401f20 <sqrt@plt+0x110>
  401f88:	ldp	x29, x30, [sp], #16
  401f8c:	ret
  401f90:	stp	x29, x30, [sp, #-16]!
  401f94:	mov	x29, sp
  401f98:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  401f9c:	add	x0, x0, #0x4f8
  401fa0:	bl	411dc0 <sqrt@plt+0xffb0>
  401fa4:	ldp	x29, x30, [sp], #16
  401fa8:	ret
  401fac:	sub	sp, sp, #0x30
  401fb0:	stp	x29, x30, [sp, #32]
  401fb4:	add	x29, sp, #0x20
  401fb8:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  401fbc:	add	x8, x8, #0x5a8
  401fc0:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  401fc4:	add	x9, x9, #0x500
  401fc8:	adrp	x0, 410000 <sqrt@plt+0xe1f0>
  401fcc:	add	x0, x0, #0xa70
  401fd0:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  401fd4:	add	x2, x2, #0x258
  401fd8:	ldr	x8, [x8]
  401fdc:	stur	x8, [x29, #-8]
  401fe0:	ldur	x1, [x29, #-8]
  401fe4:	str	x0, [sp, #16]
  401fe8:	mov	x0, x9
  401fec:	str	x9, [sp, #8]
  401ff0:	str	x2, [sp]
  401ff4:	bl	408adc <sqrt@plt+0x6ccc>
  401ff8:	ldr	x0, [sp, #16]
  401ffc:	ldr	x1, [sp, #8]
  402000:	ldr	x2, [sp]
  402004:	bl	401c10 <__cxa_atexit@plt>
  402008:	ldp	x29, x30, [sp, #32]
  40200c:	add	sp, sp, #0x30
  402010:	ret
  402014:	stp	x29, x30, [sp, #-16]!
  402018:	mov	x29, sp
  40201c:	bl	401f90 <sqrt@plt+0x180>
  402020:	bl	401fac <sqrt@plt+0x19c>
  402024:	ldp	x29, x30, [sp], #16
  402028:	ret
  40202c:	stp	x29, x30, [sp, #-16]!
  402030:	mov	x29, sp
  402034:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  402038:	add	x0, x0, #0x528
  40203c:	adrp	x8, 411000 <sqrt@plt+0xf1f0>
  402040:	add	x8, x8, #0xdc0
  402044:	blr	x8
  402048:	ldp	x29, x30, [sp], #16
  40204c:	ret
  402050:	stp	x29, x30, [sp, #-16]!
  402054:	mov	x29, sp
  402058:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40205c:	add	x0, x0, #0x529
  402060:	mov	w8, wzr
  402064:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  402068:	add	x9, x9, #0xd44
  40206c:	mov	w1, w8
  402070:	blr	x9
  402074:	ldp	x29, x30, [sp], #16
  402078:	ret
  40207c:	stp	x29, x30, [sp, #-16]!
  402080:	mov	x29, sp
  402084:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  402088:	add	x0, x0, #0x629
  40208c:	mov	w8, wzr
  402090:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  402094:	add	x9, x9, #0xd44
  402098:	mov	w1, w8
  40209c:	blr	x9
  4020a0:	ldp	x29, x30, [sp], #16
  4020a4:	ret
  4020a8:	stp	x29, x30, [sp, #-16]!
  4020ac:	mov	x29, sp
  4020b0:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4020b4:	add	x0, x0, #0x729
  4020b8:	mov	w8, wzr
  4020bc:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  4020c0:	add	x9, x9, #0xd44
  4020c4:	mov	w1, w8
  4020c8:	blr	x9
  4020cc:	ldp	x29, x30, [sp], #16
  4020d0:	ret
  4020d4:	stp	x29, x30, [sp, #-16]!
  4020d8:	mov	x29, sp
  4020dc:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4020e0:	add	x0, x0, #0x829
  4020e4:	mov	w8, wzr
  4020e8:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  4020ec:	add	x9, x9, #0xd44
  4020f0:	mov	w1, w8
  4020f4:	blr	x9
  4020f8:	ldp	x29, x30, [sp], #16
  4020fc:	ret
  402100:	stp	x29, x30, [sp, #-16]!
  402104:	mov	x29, sp
  402108:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40210c:	add	x0, x0, #0x929
  402110:	mov	w8, wzr
  402114:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  402118:	add	x9, x9, #0xd44
  40211c:	mov	w1, w8
  402120:	blr	x9
  402124:	ldp	x29, x30, [sp], #16
  402128:	ret
  40212c:	stp	x29, x30, [sp, #-16]!
  402130:	mov	x29, sp
  402134:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  402138:	add	x0, x0, #0xa29
  40213c:	mov	w8, wzr
  402140:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  402144:	add	x9, x9, #0xd44
  402148:	mov	w1, w8
  40214c:	blr	x9
  402150:	ldp	x29, x30, [sp], #16
  402154:	ret
  402158:	stp	x29, x30, [sp, #-16]!
  40215c:	mov	x29, sp
  402160:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  402164:	add	x0, x0, #0xb29
  402168:	mov	w8, wzr
  40216c:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  402170:	add	x9, x9, #0xd44
  402174:	mov	w1, w8
  402178:	blr	x9
  40217c:	ldp	x29, x30, [sp], #16
  402180:	ret
  402184:	stp	x29, x30, [sp, #-16]!
  402188:	mov	x29, sp
  40218c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  402190:	add	x0, x0, #0xc29
  402194:	mov	w8, wzr
  402198:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  40219c:	add	x9, x9, #0xd44
  4021a0:	mov	w1, w8
  4021a4:	blr	x9
  4021a8:	ldp	x29, x30, [sp], #16
  4021ac:	ret
  4021b0:	stp	x29, x30, [sp, #-16]!
  4021b4:	mov	x29, sp
  4021b8:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4021bc:	add	x0, x0, #0xd29
  4021c0:	mov	w8, wzr
  4021c4:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  4021c8:	add	x9, x9, #0xd44
  4021cc:	mov	w1, w8
  4021d0:	blr	x9
  4021d4:	ldp	x29, x30, [sp], #16
  4021d8:	ret
  4021dc:	stp	x29, x30, [sp, #-16]!
  4021e0:	mov	x29, sp
  4021e4:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4021e8:	add	x0, x0, #0xe29
  4021ec:	mov	w8, wzr
  4021f0:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  4021f4:	add	x9, x9, #0xd44
  4021f8:	mov	w1, w8
  4021fc:	blr	x9
  402200:	ldp	x29, x30, [sp], #16
  402204:	ret
  402208:	stp	x29, x30, [sp, #-16]!
  40220c:	mov	x29, sp
  402210:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  402214:	add	x0, x0, #0xf29
  402218:	mov	w8, wzr
  40221c:	adrp	x9, 411000 <sqrt@plt+0xf1f0>
  402220:	add	x9, x9, #0xd44
  402224:	mov	w1, w8
  402228:	blr	x9
  40222c:	ldp	x29, x30, [sp], #16
  402230:	ret
  402234:	stp	x29, x30, [sp, #-16]!
  402238:	mov	x29, sp
  40223c:	bl	40202c <sqrt@plt+0x21c>
  402240:	bl	402050 <sqrt@plt+0x240>
  402244:	bl	40207c <sqrt@plt+0x26c>
  402248:	bl	4020a8 <sqrt@plt+0x298>
  40224c:	bl	4020d4 <sqrt@plt+0x2c4>
  402250:	bl	402100 <sqrt@plt+0x2f0>
  402254:	bl	40212c <sqrt@plt+0x31c>
  402258:	bl	402158 <sqrt@plt+0x348>
  40225c:	bl	402184 <sqrt@plt+0x374>
  402260:	bl	4021b0 <sqrt@plt+0x3a0>
  402264:	bl	4021dc <sqrt@plt+0x3cc>
  402268:	bl	402208 <sqrt@plt+0x3f8>
  40226c:	ldp	x29, x30, [sp], #16
  402270:	ret
  402274:	stp	x29, x30, [sp, #-16]!
  402278:	mov	x29, sp
  40227c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  402280:	add	x0, x0, #0x30
  402284:	adrp	x8, 412000 <sqrt@plt+0x101f0>
  402288:	add	x8, x8, #0x2c8
  40228c:	blr	x8
  402290:	ldp	x29, x30, [sp], #16
  402294:	ret
  402298:	stp	x29, x30, [sp, #-16]!
  40229c:	mov	x29, sp
  4022a0:	bl	402274 <sqrt@plt+0x464>
  4022a4:	ldp	x29, x30, [sp], #16
  4022a8:	ret
  4022ac:	stp	x29, x30, [sp, #-16]!
  4022b0:	mov	x29, sp
  4022b4:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4022b8:	add	x0, x0, #0x40
  4022bc:	bl	411dc0 <sqrt@plt+0xffb0>
  4022c0:	ldp	x29, x30, [sp], #16
  4022c4:	ret
  4022c8:	stp	x29, x30, [sp, #-16]!
  4022cc:	mov	x29, sp
  4022d0:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4022d4:	add	x0, x0, #0x41
  4022d8:	bl	41b6c4 <_ZdlPvm@@Base+0x30>
  4022dc:	ldp	x29, x30, [sp], #16
  4022e0:	ret
  4022e4:	stp	x29, x30, [sp, #-16]!
  4022e8:	mov	x29, sp
  4022ec:	bl	4022ac <sqrt@plt+0x49c>
  4022f0:	bl	4022c8 <sqrt@plt+0x4b8>
  4022f4:	ldp	x29, x30, [sp], #16
  4022f8:	ret
  4022fc:	sub	sp, sp, #0x30
  402300:	stp	x29, x30, [sp, #32]
  402304:	add	x29, sp, #0x20
  402308:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40230c:	add	x8, x8, #0x48
  402310:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  402314:	add	x1, x1, #0xeff
  402318:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  40231c:	add	x2, x2, #0xf0f
  402320:	mov	w9, wzr
  402324:	adrp	x0, 41b000 <sqrt@plt+0x191f0>
  402328:	add	x0, x0, #0xdb4
  40232c:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  402330:	add	x10, x10, #0x258
  402334:	stur	x0, [x29, #-8]
  402338:	mov	x0, x8
  40233c:	mov	w3, w9
  402340:	mov	w4, w9
  402344:	str	x8, [sp, #16]
  402348:	str	x10, [sp, #8]
  40234c:	bl	41bb7c <_ZdlPvm@@Base+0x4e8>
  402350:	ldur	x0, [x29, #-8]
  402354:	ldr	x1, [sp, #16]
  402358:	ldr	x2, [sp, #8]
  40235c:	bl	401c10 <__cxa_atexit@plt>
  402360:	ldp	x29, x30, [sp, #32]
  402364:	add	sp, sp, #0x30
  402368:	ret
  40236c:	stp	x29, x30, [sp, #-16]!
  402370:	mov	x29, sp
  402374:	bl	4022fc <sqrt@plt+0x4ec>
  402378:	ldp	x29, x30, [sp], #16
  40237c:	ret
  402380:	sub	sp, sp, #0x30
  402384:	stp	x29, x30, [sp, #32]
  402388:	add	x29, sp, #0x20
  40238c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  402390:	add	x8, x8, #0xf8
  402394:	adrp	x9, 418000 <sqrt@plt+0x161f0>
  402398:	add	x9, x9, #0xfcc
  40239c:	adrp	x0, 419000 <sqrt@plt+0x171f0>
  4023a0:	add	x0, x0, #0x74
  4023a4:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  4023a8:	add	x2, x2, #0x258
  4023ac:	stur	x0, [x29, #-8]
  4023b0:	mov	x0, x8
  4023b4:	str	x8, [sp, #16]
  4023b8:	str	x2, [sp, #8]
  4023bc:	blr	x9
  4023c0:	ldur	x0, [x29, #-8]
  4023c4:	ldr	x1, [sp, #16]
  4023c8:	ldr	x2, [sp, #8]
  4023cc:	bl	401c10 <__cxa_atexit@plt>
  4023d0:	ldp	x29, x30, [sp, #32]
  4023d4:	add	sp, sp, #0x30
  4023d8:	ret
  4023dc:	stp	x29, x30, [sp, #-16]!
  4023e0:	mov	x29, sp
  4023e4:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4023e8:	add	x0, x0, #0x108
  4023ec:	adrp	x8, 419000 <sqrt@plt+0x171f0>
  4023f0:	add	x8, x8, #0x960
  4023f4:	blr	x8
  4023f8:	ldp	x29, x30, [sp], #16
  4023fc:	ret
  402400:	stp	x29, x30, [sp, #-16]!
  402404:	mov	x29, sp
  402408:	bl	402380 <sqrt@plt+0x570>
  40240c:	bl	4023dc <sqrt@plt+0x5cc>
  402410:	ldp	x29, x30, [sp], #16
  402414:	ret
  402418:	sub	sp, sp, #0x30
  40241c:	stp	x29, x30, [sp, #32]
  402420:	add	x29, sp, #0x20
  402424:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  402428:	add	x8, x8, #0x150
  40242c:	adrp	x9, 41a000 <sqrt@plt+0x181f0>
  402430:	add	x9, x9, #0xf98
  402434:	adrp	x0, 41b000 <sqrt@plt+0x191f0>
  402438:	add	x0, x0, #0x9c
  40243c:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  402440:	add	x2, x2, #0x258
  402444:	stur	x0, [x29, #-8]
  402448:	mov	x0, x8
  40244c:	str	x8, [sp, #16]
  402450:	str	x2, [sp, #8]
  402454:	blr	x9
  402458:	ldur	x0, [x29, #-8]
  40245c:	ldr	x1, [sp, #16]
  402460:	ldr	x2, [sp, #8]
  402464:	bl	401c10 <__cxa_atexit@plt>
  402468:	ldp	x29, x30, [sp, #32]
  40246c:	add	sp, sp, #0x30
  402470:	ret
  402474:	stp	x29, x30, [sp, #-16]!
  402478:	mov	x29, sp
  40247c:	bl	402418 <sqrt@plt+0x608>
  402480:	ldp	x29, x30, [sp], #16
  402484:	ret
  402488:	stp	x29, x30, [sp, #-16]!
  40248c:	mov	x29, sp
  402490:	adrp	x0, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  402494:	add	x0, x0, #0x178
  402498:	adrp	x8, 41b000 <sqrt@plt+0x191f0>
  40249c:	add	x8, x8, #0x6c4
  4024a0:	blr	x8
  4024a4:	ldp	x29, x30, [sp], #16
  4024a8:	ret
  4024ac:	stp	x29, x30, [sp, #-16]!
  4024b0:	mov	x29, sp
  4024b4:	bl	402488 <sqrt@plt+0x678>
  4024b8:	ldp	x29, x30, [sp], #16
  4024bc:	ret
  4024c0:	stp	x29, x30, [sp, #-16]!
  4024c4:	mov	x29, sp
  4024c8:	adrp	x0, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  4024cc:	add	x0, x0, #0x598
  4024d0:	bl	411bf0 <sqrt@plt+0xfde0>
  4024d4:	ldp	x29, x30, [sp], #16
  4024d8:	ret
  4024dc:	stp	x29, x30, [sp, #-16]!
  4024e0:	mov	x29, sp
  4024e4:	adrp	x0, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  4024e8:	add	x0, x0, #0x5a0
  4024ec:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  4024f0:	add	x1, x1, #0xa1f
  4024f4:	mov	w8, wzr
  4024f8:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x196c>
  4024fc:	add	x9, x9, #0x72c
  402500:	mov	w2, w8
  402504:	blr	x9
  402508:	ldp	x29, x30, [sp], #16
  40250c:	ret
  402510:	stp	x29, x30, [sp, #-16]!
  402514:	mov	x29, sp
  402518:	adrp	x0, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  40251c:	add	x0, x0, #0x5a8
  402520:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  402524:	add	x1, x1, #0x698
  402528:	mov	w8, wzr
  40252c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x196c>
  402530:	add	x9, x9, #0x72c
  402534:	mov	w2, w8
  402538:	blr	x9
  40253c:	ldp	x29, x30, [sp], #16
  402540:	ret
  402544:	stp	x29, x30, [sp, #-16]!
  402548:	mov	x29, sp
  40254c:	bl	4024c0 <sqrt@plt+0x6b0>
  402550:	bl	4024dc <sqrt@plt+0x6cc>
  402554:	bl	402510 <sqrt@plt+0x700>
  402558:	ldp	x29, x30, [sp], #16
  40255c:	ret
  402560:	sub	sp, sp, #0x30
  402564:	stp	x29, x30, [sp, #32]
  402568:	add	x29, sp, #0x20
  40256c:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  402570:	add	x8, x8, #0x5c4
  402574:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x196c>
  402578:	add	x9, x9, #0xebc
  40257c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  402580:	add	x0, x0, #0x50
  402584:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  402588:	add	x2, x2, #0x258
  40258c:	stur	x0, [x29, #-8]
  402590:	mov	x0, x8
  402594:	str	x8, [sp, #16]
  402598:	str	x2, [sp, #8]
  40259c:	blr	x9
  4025a0:	ldur	x0, [x29, #-8]
  4025a4:	ldr	x1, [sp, #16]
  4025a8:	ldr	x2, [sp, #8]
  4025ac:	bl	401c10 <__cxa_atexit@plt>
  4025b0:	ldp	x29, x30, [sp, #32]
  4025b4:	add	sp, sp, #0x30
  4025b8:	ret
  4025bc:	stp	x29, x30, [sp, #-16]!
  4025c0:	mov	x29, sp
  4025c4:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  4025c8:	add	x0, x0, #0x158
  4025cc:	adrp	x1, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  4025d0:	add	x1, x1, #0x5d0
  4025d4:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  4025d8:	add	x2, x2, #0x258
  4025dc:	bl	401c10 <__cxa_atexit@plt>
  4025e0:	ldp	x29, x30, [sp], #16
  4025e4:	ret
  4025e8:	stp	x29, x30, [sp, #-16]!
  4025ec:	mov	x29, sp
  4025f0:	bl	402560 <sqrt@plt+0x750>
  4025f4:	bl	4025bc <sqrt@plt+0x7ac>
  4025f8:	ldp	x29, x30, [sp], #16
  4025fc:	ret
  402600:	stp	x29, x30, [sp, #-16]!
  402604:	mov	x29, sp
  402608:	adrp	x0, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  40260c:	add	x0, x0, #0x5d1
  402610:	bl	411dc0 <sqrt@plt+0xffb0>
  402614:	ldp	x29, x30, [sp], #16
  402618:	ret
  40261c:	stp	x29, x30, [sp, #-16]!
  402620:	mov	x29, sp
  402624:	bl	402600 <sqrt@plt+0x7f0>
  402628:	ldp	x29, x30, [sp], #16
  40262c:	ret
  402630:	mov	x29, #0x0                   	// #0
  402634:	mov	x30, #0x0                   	// #0
  402638:	mov	x5, x0
  40263c:	ldr	x1, [sp]
  402640:	add	x2, sp, #0x8
  402644:	mov	x6, sp
  402648:	movz	x0, #0x0, lsl #48
  40264c:	movk	x0, #0x0, lsl #32
  402650:	movk	x0, #0x40, lsl #16
  402654:	movk	x0, #0x8400
  402658:	movz	x3, #0x0, lsl #48
  40265c:	movk	x3, #0x0, lsl #32
  402660:	movk	x3, #0x41, lsl #16
  402664:	movk	x3, #0xe688
  402668:	movz	x4, #0x0, lsl #48
  40266c:	movk	x4, #0x0, lsl #32
  402670:	movk	x4, #0x41, lsl #16
  402674:	movk	x4, #0xe708
  402678:	bl	401b50 <__libc_start_main@plt>
  40267c:	bl	401d10 <abort@plt>
  402680:	adrp	x0, 435000 <_ZdlPvm@@Base+0x1996c>
  402684:	ldr	x0, [x0, #4064]
  402688:	cbz	x0, 402690 <sqrt@plt+0x880>
  40268c:	b	401db0 <__gmon_start__@plt>
  402690:	ret
  402694:	nop
  402698:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40269c:	add	x0, x0, #0x320
  4026a0:	adrp	x1, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026a4:	add	x1, x1, #0x320
  4026a8:	cmp	x1, x0
  4026ac:	b.eq	4026c4 <sqrt@plt+0x8b4>  // b.none
  4026b0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4026b4:	ldr	x1, [x1, #1832]
  4026b8:	cbz	x1, 4026c4 <sqrt@plt+0x8b4>
  4026bc:	mov	x16, x1
  4026c0:	br	x16
  4026c4:	ret
  4026c8:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026cc:	add	x0, x0, #0x320
  4026d0:	adrp	x1, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026d4:	add	x1, x1, #0x320
  4026d8:	sub	x1, x1, x0
  4026dc:	lsr	x2, x1, #63
  4026e0:	add	x1, x2, x1, asr #3
  4026e4:	cmp	xzr, x1, asr #1
  4026e8:	asr	x1, x1, #1
  4026ec:	b.eq	402704 <sqrt@plt+0x8f4>  // b.none
  4026f0:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  4026f4:	ldr	x2, [x2, #1840]
  4026f8:	cbz	x2, 402704 <sqrt@plt+0x8f4>
  4026fc:	mov	x16, x2
  402700:	br	x16
  402704:	ret
  402708:	stp	x29, x30, [sp, #-32]!
  40270c:	mov	x29, sp
  402710:	str	x19, [sp, #16]
  402714:	adrp	x19, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402718:	ldrb	w0, [x19, #824]
  40271c:	cbnz	w0, 40272c <sqrt@plt+0x91c>
  402720:	bl	402698 <sqrt@plt+0x888>
  402724:	mov	w0, #0x1                   	// #1
  402728:	strb	w0, [x19, #824]
  40272c:	ldr	x19, [sp, #16]
  402730:	ldp	x29, x30, [sp], #32
  402734:	ret
  402738:	b	4026c8 <sqrt@plt+0x8b8>
  40273c:	sub	sp, sp, #0x10
  402740:	mov	x8, #0x800000000000        	// #140737488355328
  402744:	movk	x8, #0x4066, lsl #48
  402748:	fmov	d1, x8
  40274c:	mov	x8, #0x2d18                	// #11544
  402750:	movk	x8, #0x5444, lsl #16
  402754:	movk	x8, #0x21fb, lsl #32
  402758:	movk	x8, #0x4009, lsl #48
  40275c:	fmov	d2, x8
  402760:	str	d0, [sp, #8]
  402764:	ldr	d0, [sp, #8]
  402768:	fmul	d0, d0, d1
  40276c:	fdiv	d0, d0, d2
  402770:	add	sp, sp, #0x10
  402774:	ret
  402778:	sub	sp, sp, #0x10
  40277c:	mov	x8, #0x2d18                	// #11544
  402780:	movk	x8, #0x5444, lsl #16
  402784:	movk	x8, #0x21fb, lsl #32
  402788:	movk	x8, #0x4009, lsl #48
  40278c:	fmov	d1, x8
  402790:	mov	x8, #0x800000000000        	// #140737488355328
  402794:	movk	x8, #0x4066, lsl #48
  402798:	fmov	d2, x8
  40279c:	str	d0, [sp, #8]
  4027a0:	ldr	d0, [sp, #8]
  4027a4:	fmul	d0, d0, d1
  4027a8:	fdiv	d0, d0, d2
  4027ac:	add	sp, sp, #0x10
  4027b0:	ret
  4027b4:	sub	sp, sp, #0x20
  4027b8:	str	x0, [sp, #24]
  4027bc:	str	x1, [sp, #16]
  4027c0:	str	w2, [sp, #12]
  4027c4:	ldr	x8, [sp, #24]
  4027c8:	ldr	x9, [sp, #16]
  4027cc:	str	x9, [x8]
  4027d0:	str	wzr, [x8, #8]
  4027d4:	ldr	w10, [sp, #12]
  4027d8:	str	w10, [x8, #12]
  4027dc:	str	wzr, [x8, #16]
  4027e0:	str	wzr, [x8, #20]
  4027e4:	add	sp, sp, #0x20
  4027e8:	ret
  4027ec:	sub	sp, sp, #0x10
  4027f0:	str	x0, [sp, #8]
  4027f4:	str	x1, [sp]
  4027f8:	ldr	x8, [sp, #8]
  4027fc:	ldr	x9, [sp]
  402800:	str	x9, [x8]
  402804:	str	wzr, [x8, #8]
  402808:	mov	x0, x8
  40280c:	add	sp, sp, #0x10
  402810:	ret
  402814:	sub	sp, sp, #0x30
  402818:	stp	x29, x30, [sp, #32]
  40281c:	add	x29, sp, #0x20
  402820:	stur	x0, [x29, #-8]
  402824:	str	x1, [sp, #16]
  402828:	ldur	x8, [x29, #-8]
  40282c:	str	x8, [sp]
  402830:	ldr	x0, [sp, #16]
  402834:	bl	401ba0 <getc@plt>
  402838:	str	w0, [sp, #12]
  40283c:	mov	w8, #0xffffffff            	// #-1
  402840:	cmp	w0, w8
  402844:	b.eq	40285c <sqrt@plt+0xa4c>  // b.none
  402848:	ldr	w0, [sp, #12]
  40284c:	ldr	x8, [sp]
  402850:	ldr	x1, [x8]
  402854:	bl	401a20 <putc@plt>
  402858:	b	402830 <sqrt@plt+0xa20>
  40285c:	ldr	x0, [sp]
  402860:	ldp	x29, x30, [sp, #32]
  402864:	add	sp, sp, #0x30
  402868:	ret
  40286c:	sub	sp, sp, #0x20
  402870:	stp	x29, x30, [sp, #16]
  402874:	add	x29, sp, #0x10
  402878:	str	x0, [sp, #8]
  40287c:	ldr	x8, [sp, #8]
  402880:	ldr	w9, [x8, #8]
  402884:	str	x8, [sp]
  402888:	cbz	w9, 4028a8 <sqrt@plt+0xa98>
  40288c:	ldr	x8, [sp]
  402890:	ldr	x1, [x8]
  402894:	mov	w0, #0xa                   	// #10
  402898:	bl	401a20 <putc@plt>
  40289c:	ldr	x8, [sp]
  4028a0:	str	wzr, [x8, #8]
  4028a4:	str	wzr, [x8, #16]
  4028a8:	ldr	x0, [sp]
  4028ac:	ldp	x29, x30, [sp, #16]
  4028b0:	add	sp, sp, #0x20
  4028b4:	ret
  4028b8:	sub	sp, sp, #0x30
  4028bc:	stp	x29, x30, [sp, #32]
  4028c0:	add	x29, sp, #0x20
  4028c4:	str	x0, [sp, #16]
  4028c8:	str	x1, [sp, #8]
  4028cc:	ldr	x8, [sp, #16]
  4028d0:	ldr	x9, [sp, #8]
  4028d4:	str	x8, [sp]
  4028d8:	cbz	x9, 4028e8 <sqrt@plt+0xad8>
  4028dc:	ldr	x8, [sp, #8]
  4028e0:	ldrb	w9, [x8]
  4028e4:	cbnz	w9, 4028f4 <sqrt@plt+0xae4>
  4028e8:	ldr	x8, [sp]
  4028ec:	stur	x8, [x29, #-8]
  4028f0:	b	402964 <sqrt@plt+0xb54>
  4028f4:	ldr	x8, [sp]
  4028f8:	ldr	w9, [x8, #8]
  4028fc:	cbz	w9, 402918 <sqrt@plt+0xb08>
  402900:	ldr	x8, [sp]
  402904:	ldr	x1, [x8]
  402908:	mov	w0, #0xa                   	// #10
  40290c:	bl	401a20 <putc@plt>
  402910:	ldr	x8, [sp]
  402914:	str	wzr, [x8, #8]
  402918:	ldr	x0, [sp, #8]
  40291c:	ldr	x8, [sp]
  402920:	ldr	x1, [x8]
  402924:	bl	401990 <fputs@plt>
  402928:	ldr	x8, [sp, #8]
  40292c:	mov	x0, x8
  402930:	mov	w9, wzr
  402934:	mov	w1, w9
  402938:	bl	401a90 <strchr@plt>
  40293c:	ldurb	w9, [x0, #-1]
  402940:	cmp	w9, #0xa
  402944:	b.eq	402958 <sqrt@plt+0xb48>  // b.none
  402948:	ldr	x8, [sp]
  40294c:	ldr	x1, [x8]
  402950:	mov	w0, #0xa                   	// #10
  402954:	bl	401a20 <putc@plt>
  402958:	ldr	x8, [sp]
  40295c:	str	wzr, [x8, #16]
  402960:	stur	x8, [x29, #-8]
  402964:	ldur	x0, [x29, #-8]
  402968:	ldp	x29, x30, [sp, #32]
  40296c:	add	sp, sp, #0x30
  402970:	ret
  402974:	sub	sp, sp, #0x30
  402978:	stp	x29, x30, [sp, #32]
  40297c:	add	x29, sp, #0x20
  402980:	stur	x0, [x29, #-8]
  402984:	str	x1, [sp, #16]
  402988:	ldur	x8, [x29, #-8]
  40298c:	ldr	w9, [x8, #8]
  402990:	str	x8, [sp, #8]
  402994:	cbz	w9, 4029a8 <sqrt@plt+0xb98>
  402998:	ldr	x8, [sp, #8]
  40299c:	ldr	x1, [x8]
  4029a0:	mov	w0, #0xa                   	// #10
  4029a4:	bl	401a20 <putc@plt>
  4029a8:	ldr	x8, [sp, #8]
  4029ac:	ldr	x1, [x8]
  4029b0:	mov	w9, #0x25                  	// #37
  4029b4:	mov	w0, w9
  4029b8:	str	w9, [sp, #4]
  4029bc:	bl	401a20 <putc@plt>
  4029c0:	ldr	x8, [sp, #8]
  4029c4:	ldr	x1, [x8]
  4029c8:	ldr	w9, [sp, #4]
  4029cc:	mov	w0, w9
  4029d0:	bl	401a20 <putc@plt>
  4029d4:	ldr	x8, [sp, #16]
  4029d8:	ldr	x10, [sp, #8]
  4029dc:	ldr	x1, [x10]
  4029e0:	mov	x0, x8
  4029e4:	bl	401990 <fputs@plt>
  4029e8:	ldr	x8, [sp, #8]
  4029ec:	ldr	x1, [x8]
  4029f0:	mov	w9, #0xa                   	// #10
  4029f4:	mov	w0, w9
  4029f8:	bl	401a20 <putc@plt>
  4029fc:	ldr	x8, [sp, #8]
  402a00:	str	wzr, [x8, #8]
  402a04:	str	wzr, [x8, #16]
  402a08:	mov	x0, x8
  402a0c:	ldp	x29, x30, [sp, #32]
  402a10:	add	sp, sp, #0x30
  402a14:	ret
  402a18:	sub	sp, sp, #0x30
  402a1c:	stp	x29, x30, [sp, #32]
  402a20:	add	x29, sp, #0x20
  402a24:	stur	x0, [x29, #-8]
  402a28:	str	x1, [sp, #16]
  402a2c:	ldur	x8, [x29, #-8]
  402a30:	ldr	w9, [x8, #8]
  402a34:	str	x8, [sp, #8]
  402a38:	cbz	w9, 402a4c <sqrt@plt+0xc3c>
  402a3c:	ldr	x8, [sp, #8]
  402a40:	ldr	x1, [x8]
  402a44:	mov	w0, #0xa                   	// #10
  402a48:	bl	401a20 <putc@plt>
  402a4c:	ldr	x8, [sp, #8]
  402a50:	ldr	x1, [x8]
  402a54:	mov	w9, #0x25                  	// #37
  402a58:	mov	w0, w9
  402a5c:	str	w9, [sp, #4]
  402a60:	bl	401a20 <putc@plt>
  402a64:	ldr	x8, [sp, #8]
  402a68:	ldr	x1, [x8]
  402a6c:	ldr	w9, [sp, #4]
  402a70:	mov	w0, w9
  402a74:	bl	401a20 <putc@plt>
  402a78:	ldr	x8, [sp, #16]
  402a7c:	ldr	x10, [sp, #8]
  402a80:	ldr	x1, [x10]
  402a84:	mov	x0, x8
  402a88:	bl	401990 <fputs@plt>
  402a8c:	ldr	x8, [sp, #16]
  402a90:	mov	x0, x8
  402a94:	bl	4019e0 <strlen@plt>
  402a98:	add	x8, x0, #0x2
  402a9c:	ldr	x10, [sp, #8]
  402aa0:	str	w8, [x10, #8]
  402aa4:	mov	x0, x10
  402aa8:	ldp	x29, x30, [sp, #32]
  402aac:	add	sp, sp, #0x30
  402ab0:	ret
  402ab4:	sub	sp, sp, #0x20
  402ab8:	stp	x29, x30, [sp, #16]
  402abc:	add	x29, sp, #0x10
  402ac0:	str	x0, [sp, #8]
  402ac4:	ldr	x8, [sp, #8]
  402ac8:	ldr	w9, [x8, #8]
  402acc:	str	x8, [sp]
  402ad0:	cbz	w9, 402aec <sqrt@plt+0xcdc>
  402ad4:	ldr	x8, [sp]
  402ad8:	ldr	x1, [x8]
  402adc:	mov	w0, #0xa                   	// #10
  402ae0:	bl	401a20 <putc@plt>
  402ae4:	ldr	x8, [sp]
  402ae8:	str	wzr, [x8, #8]
  402aec:	ldr	x8, [sp]
  402af0:	str	wzr, [x8, #16]
  402af4:	mov	x0, x8
  402af8:	ldp	x29, x30, [sp, #16]
  402afc:	add	sp, sp, #0x20
  402b00:	ret
  402b04:	sub	sp, sp, #0x30
  402b08:	stp	x29, x30, [sp, #32]
  402b0c:	add	x29, sp, #0x20
  402b10:	stur	x0, [x29, #-8]
  402b14:	str	x1, [sp, #16]
  402b18:	ldur	x8, [x29, #-8]
  402b1c:	ldr	x0, [sp, #16]
  402b20:	str	x8, [sp]
  402b24:	bl	4019e0 <strlen@plt>
  402b28:	str	w0, [sp, #12]
  402b2c:	ldr	x8, [sp]
  402b30:	ldr	w9, [x8, #8]
  402b34:	ldr	w10, [sp, #12]
  402b38:	add	w9, w9, w10
  402b3c:	add	w9, w9, #0x1
  402b40:	ldr	w10, [x8, #12]
  402b44:	cmp	w9, w10
  402b48:	b.le	402b80 <sqrt@plt+0xd70>
  402b4c:	ldr	x8, [sp]
  402b50:	ldr	x1, [x8]
  402b54:	mov	w0, #0xa                   	// #10
  402b58:	bl	401a20 <putc@plt>
  402b5c:	ldr	x8, [sp]
  402b60:	ldr	x1, [x8]
  402b64:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x296c>
  402b68:	add	x9, x9, #0x9b8
  402b6c:	mov	x0, x9
  402b70:	bl	401990 <fputs@plt>
  402b74:	mov	w10, #0x3                   	// #3
  402b78:	ldr	x8, [sp]
  402b7c:	str	w10, [x8, #8]
  402b80:	ldr	x8, [sp]
  402b84:	ldr	x1, [x8]
  402b88:	mov	w0, #0x20                  	// #32
  402b8c:	bl	401a20 <putc@plt>
  402b90:	ldr	x8, [sp, #16]
  402b94:	ldr	x9, [sp]
  402b98:	ldr	x1, [x9]
  402b9c:	mov	x0, x8
  402ba0:	bl	401990 <fputs@plt>
  402ba4:	ldr	w10, [sp, #12]
  402ba8:	add	w10, w10, #0x1
  402bac:	ldr	x8, [sp]
  402bb0:	ldr	w11, [x8, #8]
  402bb4:	add	w10, w11, w10
  402bb8:	str	w10, [x8, #8]
  402bbc:	mov	x0, x8
  402bc0:	ldp	x29, x30, [sp, #32]
  402bc4:	add	sp, sp, #0x30
  402bc8:	ret
  402bcc:	sub	sp, sp, #0x30
  402bd0:	stp	x29, x30, [sp, #32]
  402bd4:	add	x29, sp, #0x20
  402bd8:	stur	x0, [x29, #-8]
  402bdc:	stur	w1, [x29, #-12]
  402be0:	ldur	x8, [x29, #-8]
  402be4:	ldur	w9, [x29, #-12]
  402be8:	cmp	w9, #0x0
  402bec:	cset	w9, lt  // lt = tstop
  402bf0:	mov	w10, #0x0                   	// #0
  402bf4:	str	x8, [sp, #8]
  402bf8:	str	w10, [sp, #4]
  402bfc:	tbnz	w9, #0, 402c10 <sqrt@plt+0xe00>
  402c00:	ldur	w8, [x29, #-12]
  402c04:	cmp	w8, #0xa
  402c08:	cset	w8, le
  402c0c:	str	w8, [sp, #4]
  402c10:	ldr	w8, [sp, #4]
  402c14:	and	w0, w8, #0x1
  402c18:	mov	w1, #0xba                  	// #186
  402c1c:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  402c20:	add	x2, x2, #0x9bc
  402c24:	bl	408a60 <sqrt@plt+0x6c50>
  402c28:	ldur	w8, [x29, #-12]
  402c2c:	ldr	x9, [sp, #8]
  402c30:	str	w8, [x9, #20]
  402c34:	mov	x0, x9
  402c38:	ldp	x29, x30, [sp, #32]
  402c3c:	add	sp, sp, #0x30
  402c40:	ret
  402c44:	sub	sp, sp, #0x30
  402c48:	stp	x29, x30, [sp, #32]
  402c4c:	add	x29, sp, #0x20
  402c50:	stur	x0, [x29, #-8]
  402c54:	sturb	w1, [x29, #-9]
  402c58:	ldur	x8, [x29, #-8]
  402c5c:	ldr	w9, [x8, #8]
  402c60:	add	w9, w9, #0x1
  402c64:	ldr	w10, [x8, #12]
  402c68:	cmp	w9, w10
  402c6c:	str	x8, [sp, #8]
  402c70:	b.le	402c8c <sqrt@plt+0xe7c>
  402c74:	ldr	x8, [sp, #8]
  402c78:	ldr	x1, [x8]
  402c7c:	mov	w0, #0xa                   	// #10
  402c80:	bl	401a20 <putc@plt>
  402c84:	ldr	x8, [sp, #8]
  402c88:	str	wzr, [x8, #8]
  402c8c:	ldurb	w0, [x29, #-9]
  402c90:	ldr	x8, [sp, #8]
  402c94:	ldr	x1, [x8]
  402c98:	bl	401a20 <putc@plt>
  402c9c:	ldr	x8, [sp, #8]
  402ca0:	ldr	w9, [x8, #8]
  402ca4:	add	w9, w9, #0x1
  402ca8:	str	w9, [x8, #8]
  402cac:	str	wzr, [x8, #16]
  402cb0:	mov	x0, x8
  402cb4:	ldp	x29, x30, [sp, #32]
  402cb8:	add	sp, sp, #0x30
  402cbc:	ret
  402cc0:	sub	sp, sp, #0x40
  402cc4:	stp	x29, x30, [sp, #48]
  402cc8:	add	x29, sp, #0x30
  402ccc:	stur	x0, [x29, #-8]
  402cd0:	stur	x1, [x29, #-16]
  402cd4:	stur	w2, [x29, #-20]
  402cd8:	ldur	x8, [x29, #-8]
  402cdc:	str	wzr, [sp, #24]
  402ce0:	str	wzr, [sp, #20]
  402ce4:	str	x8, [sp, #8]
  402ce8:	ldr	w8, [sp, #20]
  402cec:	ldur	w9, [x29, #-20]
  402cf0:	cmp	w8, w9
  402cf4:	b.ge	402d8c <sqrt@plt+0xf7c>  // b.tcont
  402cf8:	ldur	x8, [x29, #-16]
  402cfc:	ldrsw	x9, [sp, #20]
  402d00:	add	x8, x8, x9
  402d04:	ldrb	w10, [x8]
  402d08:	strb	w10, [sp, #19]
  402d0c:	ldrb	w0, [sp, #19]
  402d10:	bl	408a98 <sqrt@plt+0x6c88>
  402d14:	cbz	w0, 402d70 <sqrt@plt+0xf60>
  402d18:	ldrb	w1, [sp, #19]
  402d1c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  402d20:	add	x0, x0, #0xd29
  402d24:	bl	408ab8 <sqrt@plt+0x6ca8>
  402d28:	cbz	w0, 402d70 <sqrt@plt+0xf60>
  402d2c:	ldrb	w8, [sp, #19]
  402d30:	cmp	w8, #0x28
  402d34:	b.eq	402d50 <sqrt@plt+0xf40>  // b.none
  402d38:	ldrb	w8, [sp, #19]
  402d3c:	cmp	w8, #0x29
  402d40:	b.eq	402d50 <sqrt@plt+0xf40>  // b.none
  402d44:	ldrb	w8, [sp, #19]
  402d48:	cmp	w8, #0x5c
  402d4c:	b.ne	402d60 <sqrt@plt+0xf50>  // b.any
  402d50:	ldr	w8, [sp, #24]
  402d54:	add	w8, w8, #0x2
  402d58:	str	w8, [sp, #24]
  402d5c:	b	402d6c <sqrt@plt+0xf5c>
  402d60:	ldr	w8, [sp, #24]
  402d64:	add	w8, w8, #0x1
  402d68:	str	w8, [sp, #24]
  402d6c:	b	402d7c <sqrt@plt+0xf6c>
  402d70:	ldr	w8, [sp, #24]
  402d74:	add	w8, w8, #0x4
  402d78:	str	w8, [sp, #24]
  402d7c:	ldr	w8, [sp, #20]
  402d80:	add	w8, w8, #0x1
  402d84:	str	w8, [sp, #20]
  402d88:	b	402ce8 <sqrt@plt+0xed8>
  402d8c:	ldr	w8, [sp, #24]
  402d90:	ldur	w9, [x29, #-20]
  402d94:	mov	w10, #0x2                   	// #2
  402d98:	mul	w9, w9, w10
  402d9c:	cmp	w8, w9
  402da0:	b.le	402f00 <sqrt@plt+0x10f0>
  402da4:	ldr	x8, [sp, #8]
  402da8:	ldr	w9, [x8, #8]
  402dac:	ldur	w10, [x29, #-20]
  402db0:	mov	w11, #0x2                   	// #2
  402db4:	mul	w10, w10, w11
  402db8:	add	w9, w9, w10
  402dbc:	add	w9, w9, #0x2
  402dc0:	ldr	w10, [x8, #12]
  402dc4:	cmp	w9, w10
  402dc8:	b.le	402e04 <sqrt@plt+0xff4>
  402dcc:	ldur	w8, [x29, #-20]
  402dd0:	mov	w9, #0x2                   	// #2
  402dd4:	mul	w8, w8, w9
  402dd8:	add	w8, w8, #0x2
  402ddc:	ldr	x10, [sp, #8]
  402de0:	ldr	w9, [x10, #12]
  402de4:	cmp	w8, w9
  402de8:	b.gt	402e04 <sqrt@plt+0xff4>
  402dec:	ldr	x8, [sp, #8]
  402df0:	ldr	x1, [x8]
  402df4:	mov	w0, #0xa                   	// #10
  402df8:	bl	401a20 <putc@plt>
  402dfc:	ldr	x8, [sp, #8]
  402e00:	str	wzr, [x8, #8]
  402e04:	ldr	x8, [sp, #8]
  402e08:	ldr	w9, [x8, #8]
  402e0c:	add	w9, w9, #0x1
  402e10:	ldr	w10, [x8, #12]
  402e14:	cmp	w9, w10
  402e18:	b.le	402e34 <sqrt@plt+0x1024>
  402e1c:	ldr	x8, [sp, #8]
  402e20:	ldr	x1, [x8]
  402e24:	mov	w0, #0xa                   	// #10
  402e28:	bl	401a20 <putc@plt>
  402e2c:	ldr	x8, [sp, #8]
  402e30:	str	wzr, [x8, #8]
  402e34:	ldr	x8, [sp, #8]
  402e38:	ldr	x1, [x8]
  402e3c:	mov	w0, #0x3c                  	// #60
  402e40:	bl	401a20 <putc@plt>
  402e44:	ldr	x8, [sp, #8]
  402e48:	ldr	w9, [x8, #8]
  402e4c:	add	w9, w9, #0x1
  402e50:	str	w9, [x8, #8]
  402e54:	str	wzr, [sp, #20]
  402e58:	ldr	w8, [sp, #20]
  402e5c:	ldur	w9, [x29, #-20]
  402e60:	cmp	w8, w9
  402e64:	b.ge	402edc <sqrt@plt+0x10cc>  // b.tcont
  402e68:	ldr	x8, [sp, #8]
  402e6c:	ldr	w9, [x8, #8]
  402e70:	add	w9, w9, #0x2
  402e74:	ldr	w10, [x8, #12]
  402e78:	cmp	w9, w10
  402e7c:	b.le	402e98 <sqrt@plt+0x1088>
  402e80:	ldr	x8, [sp, #8]
  402e84:	ldr	x1, [x8]
  402e88:	mov	w0, #0xa                   	// #10
  402e8c:	bl	401a20 <putc@plt>
  402e90:	ldr	x8, [sp, #8]
  402e94:	str	wzr, [x8, #8]
  402e98:	ldr	x8, [sp, #8]
  402e9c:	ldr	x0, [x8]
  402ea0:	ldur	x9, [x29, #-16]
  402ea4:	ldrsw	x10, [sp, #20]
  402ea8:	ldrb	w11, [x9, x10]
  402eac:	and	w2, w11, #0xff
  402eb0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  402eb4:	add	x1, x1, #0x9d5
  402eb8:	bl	4019f0 <fprintf@plt>
  402ebc:	ldr	x8, [sp, #8]
  402ec0:	ldr	w11, [x8, #8]
  402ec4:	add	w11, w11, #0x2
  402ec8:	str	w11, [x8, #8]
  402ecc:	ldr	w8, [sp, #20]
  402ed0:	add	w8, w8, #0x1
  402ed4:	str	w8, [sp, #20]
  402ed8:	b	402e58 <sqrt@plt+0x1048>
  402edc:	ldr	x8, [sp, #8]
  402ee0:	ldr	x1, [x8]
  402ee4:	mov	w0, #0x3e                  	// #62
  402ee8:	bl	401a20 <putc@plt>
  402eec:	ldr	x8, [sp, #8]
  402ef0:	ldr	w9, [x8, #8]
  402ef4:	add	w9, w9, #0x1
  402ef8:	str	w9, [x8, #8]
  402efc:	b	403164 <sqrt@plt+0x1354>
  402f00:	ldr	x8, [sp, #8]
  402f04:	ldr	w9, [x8, #8]
  402f08:	ldr	w10, [sp, #24]
  402f0c:	add	w9, w9, w10
  402f10:	add	w9, w9, #0x2
  402f14:	ldr	w10, [x8, #12]
  402f18:	cmp	w9, w10
  402f1c:	b.le	402f50 <sqrt@plt+0x1140>
  402f20:	ldr	w8, [sp, #24]
  402f24:	add	w8, w8, #0x2
  402f28:	ldr	x9, [sp, #8]
  402f2c:	ldr	w10, [x9, #12]
  402f30:	cmp	w8, w10
  402f34:	b.gt	402f50 <sqrt@plt+0x1140>
  402f38:	ldr	x8, [sp, #8]
  402f3c:	ldr	x1, [x8]
  402f40:	mov	w0, #0xa                   	// #10
  402f44:	bl	401a20 <putc@plt>
  402f48:	ldr	x8, [sp, #8]
  402f4c:	str	wzr, [x8, #8]
  402f50:	ldr	x8, [sp, #8]
  402f54:	ldr	w9, [x8, #8]
  402f58:	add	w9, w9, #0x2
  402f5c:	ldr	w10, [x8, #12]
  402f60:	cmp	w9, w10
  402f64:	b.le	402f80 <sqrt@plt+0x1170>
  402f68:	ldr	x8, [sp, #8]
  402f6c:	ldr	x1, [x8]
  402f70:	mov	w0, #0xa                   	// #10
  402f74:	bl	401a20 <putc@plt>
  402f78:	ldr	x8, [sp, #8]
  402f7c:	str	wzr, [x8, #8]
  402f80:	ldr	x8, [sp, #8]
  402f84:	ldr	x1, [x8]
  402f88:	mov	w0, #0x28                  	// #40
  402f8c:	bl	401a20 <putc@plt>
  402f90:	ldr	x8, [sp, #8]
  402f94:	ldr	w9, [x8, #8]
  402f98:	add	w9, w9, #0x1
  402f9c:	str	w9, [x8, #8]
  402fa0:	str	wzr, [sp, #20]
  402fa4:	ldr	w8, [sp, #20]
  402fa8:	ldur	w9, [x29, #-20]
  402fac:	cmp	w8, w9
  402fb0:	b.ge	403144 <sqrt@plt+0x1334>  // b.tcont
  402fb4:	ldur	x8, [x29, #-16]
  402fb8:	ldrsw	x9, [sp, #20]
  402fbc:	add	x8, x8, x9
  402fc0:	ldrb	w10, [x8]
  402fc4:	strb	w10, [sp, #18]
  402fc8:	ldrb	w0, [sp, #18]
  402fcc:	bl	408a98 <sqrt@plt+0x6c88>
  402fd0:	cbz	w0, 403024 <sqrt@plt+0x1214>
  402fd4:	ldrb	w1, [sp, #18]
  402fd8:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  402fdc:	add	x0, x0, #0xd29
  402fe0:	bl	408ab8 <sqrt@plt+0x6ca8>
  402fe4:	cbz	w0, 403024 <sqrt@plt+0x1214>
  402fe8:	ldrb	w8, [sp, #18]
  402fec:	cmp	w8, #0x28
  402ff0:	b.eq	40300c <sqrt@plt+0x11fc>  // b.none
  402ff4:	ldrb	w8, [sp, #18]
  402ff8:	cmp	w8, #0x29
  402ffc:	b.eq	40300c <sqrt@plt+0x11fc>  // b.none
  403000:	ldrb	w8, [sp, #18]
  403004:	cmp	w8, #0x5c
  403008:	b.ne	403018 <sqrt@plt+0x1208>  // b.any
  40300c:	mov	w8, #0x2                   	// #2
  403010:	str	w8, [sp, #24]
  403014:	b	403020 <sqrt@plt+0x1210>
  403018:	mov	w8, #0x1                   	// #1
  40301c:	str	w8, [sp, #24]
  403020:	b	40302c <sqrt@plt+0x121c>
  403024:	mov	w8, #0x4                   	// #4
  403028:	str	w8, [sp, #24]
  40302c:	ldr	x8, [sp, #8]
  403030:	ldr	w9, [x8, #8]
  403034:	ldr	w10, [sp, #24]
  403038:	add	w9, w9, w10
  40303c:	add	w9, w9, #0x1
  403040:	ldr	w10, [x8, #12]
  403044:	cmp	w9, w10
  403048:	b.le	403078 <sqrt@plt+0x1268>
  40304c:	ldr	x8, [sp, #8]
  403050:	ldr	x1, [x8]
  403054:	mov	w0, #0x5c                  	// #92
  403058:	bl	401a20 <putc@plt>
  40305c:	ldr	x8, [sp, #8]
  403060:	ldr	x1, [x8]
  403064:	mov	w9, #0xa                   	// #10
  403068:	mov	w0, w9
  40306c:	bl	401a20 <putc@plt>
  403070:	ldr	x8, [sp, #8]
  403074:	str	wzr, [x8, #8]
  403078:	ldr	w8, [sp, #24]
  40307c:	cmp	w8, #0x1
  403080:	str	w8, [sp, #4]
  403084:	b.eq	4030ac <sqrt@plt+0x129c>  // b.none
  403088:	b	40308c <sqrt@plt+0x127c>
  40308c:	ldr	w8, [sp, #4]
  403090:	cmp	w8, #0x2
  403094:	b.eq	4030c0 <sqrt@plt+0x12b0>  // b.none
  403098:	b	40309c <sqrt@plt+0x128c>
  40309c:	ldr	w8, [sp, #4]
  4030a0:	cmp	w8, #0x4
  4030a4:	b.eq	4030e8 <sqrt@plt+0x12d8>  // b.none
  4030a8:	b	403108 <sqrt@plt+0x12f8>
  4030ac:	ldrb	w0, [sp, #18]
  4030b0:	ldr	x8, [sp, #8]
  4030b4:	ldr	x1, [x8]
  4030b8:	bl	401a20 <putc@plt>
  4030bc:	b	403120 <sqrt@plt+0x1310>
  4030c0:	ldr	x8, [sp, #8]
  4030c4:	ldr	x1, [x8]
  4030c8:	mov	w0, #0x5c                  	// #92
  4030cc:	bl	401a20 <putc@plt>
  4030d0:	ldrb	w9, [sp, #18]
  4030d4:	ldr	x8, [sp, #8]
  4030d8:	ldr	x1, [x8]
  4030dc:	mov	w0, w9
  4030e0:	bl	401a20 <putc@plt>
  4030e4:	b	403120 <sqrt@plt+0x1310>
  4030e8:	ldr	x8, [sp, #8]
  4030ec:	ldr	x0, [x8]
  4030f0:	ldrb	w9, [sp, #18]
  4030f4:	and	w2, w9, #0xff
  4030f8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4030fc:	add	x1, x1, #0x9da
  403100:	bl	4019f0 <fprintf@plt>
  403104:	b	403120 <sqrt@plt+0x1310>
  403108:	mov	w8, wzr
  40310c:	mov	w0, w8
  403110:	mov	w1, #0x116                 	// #278
  403114:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  403118:	add	x2, x2, #0x9bc
  40311c:	bl	408a60 <sqrt@plt+0x6c50>
  403120:	ldr	w8, [sp, #24]
  403124:	ldr	x9, [sp, #8]
  403128:	ldr	w10, [x9, #8]
  40312c:	add	w8, w10, w8
  403130:	str	w8, [x9, #8]
  403134:	ldr	w8, [sp, #20]
  403138:	add	w8, w8, #0x1
  40313c:	str	w8, [sp, #20]
  403140:	b	402fa4 <sqrt@plt+0x1194>
  403144:	ldr	x8, [sp, #8]
  403148:	ldr	x1, [x8]
  40314c:	mov	w0, #0x29                  	// #41
  403150:	bl	401a20 <putc@plt>
  403154:	ldr	x8, [sp, #8]
  403158:	ldr	w9, [x8, #8]
  40315c:	add	w9, w9, #0x1
  403160:	str	w9, [x8, #8]
  403164:	ldr	x8, [sp, #8]
  403168:	str	wzr, [x8, #16]
  40316c:	mov	x0, x8
  403170:	ldp	x29, x30, [sp, #48]
  403174:	add	sp, sp, #0x40
  403178:	ret
  40317c:	sub	sp, sp, #0x40
  403180:	stp	x29, x30, [sp, #48]
  403184:	add	x29, sp, #0x30
  403188:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  40318c:	add	x8, x8, #0xaf4
  403190:	add	x9, sp, #0x18
  403194:	stur	x0, [x29, #-8]
  403198:	stur	w1, [x29, #-12]
  40319c:	ldur	x10, [x29, #-8]
  4031a0:	ldur	w2, [x29, #-12]
  4031a4:	mov	x0, x9
  4031a8:	mov	x1, x8
  4031ac:	str	x9, [sp, #8]
  4031b0:	str	x10, [sp]
  4031b4:	bl	401af0 <sprintf@plt>
  4031b8:	ldr	x8, [sp, #8]
  4031bc:	mov	x0, x8
  4031c0:	bl	4019e0 <strlen@plt>
  4031c4:	str	w0, [sp, #20]
  4031c8:	ldr	x8, [sp]
  4031cc:	ldr	w11, [x8, #8]
  4031d0:	cmp	w11, #0x0
  4031d4:	cset	w11, le
  4031d8:	tbnz	w11, #0, 40321c <sqrt@plt+0x140c>
  4031dc:	ldr	x8, [sp]
  4031e0:	ldr	w9, [x8, #8]
  4031e4:	ldr	w10, [sp, #20]
  4031e8:	add	w9, w9, w10
  4031ec:	ldr	w10, [x8, #16]
  4031f0:	add	w9, w9, w10
  4031f4:	ldr	w10, [x8, #12]
  4031f8:	cmp	w9, w10
  4031fc:	b.le	40321c <sqrt@plt+0x140c>
  403200:	ldr	x8, [sp]
  403204:	ldr	x1, [x8]
  403208:	mov	w0, #0xa                   	// #10
  40320c:	bl	401a20 <putc@plt>
  403210:	ldr	x8, [sp]
  403214:	str	wzr, [x8, #8]
  403218:	str	wzr, [x8, #16]
  40321c:	ldr	x8, [sp]
  403220:	ldr	w9, [x8, #16]
  403224:	cbz	w9, 403248 <sqrt@plt+0x1438>
  403228:	ldr	x8, [sp]
  40322c:	ldr	x1, [x8]
  403230:	mov	w0, #0x20                  	// #32
  403234:	bl	401a20 <putc@plt>
  403238:	ldr	x8, [sp]
  40323c:	ldr	w9, [x8, #8]
  403240:	add	w9, w9, #0x1
  403244:	str	w9, [x8, #8]
  403248:	ldr	x8, [sp]
  40324c:	ldr	x1, [x8]
  403250:	add	x0, sp, #0x18
  403254:	bl	401990 <fputs@plt>
  403258:	ldr	w9, [sp, #20]
  40325c:	ldr	x8, [sp]
  403260:	ldr	w10, [x8, #8]
  403264:	add	w9, w10, w9
  403268:	str	w9, [x8, #8]
  40326c:	mov	w9, #0x1                   	// #1
  403270:	str	w9, [x8, #16]
  403274:	mov	x0, x8
  403278:	ldp	x29, x30, [sp, #48]
  40327c:	add	sp, sp, #0x40
  403280:	ret
  403284:	sub	sp, sp, #0x40
  403288:	stp	x29, x30, [sp, #48]
  40328c:	add	x29, sp, #0x30
  403290:	stur	x0, [x29, #-8]
  403294:	stur	w1, [x29, #-12]
  403298:	ldur	x8, [x29, #-8]
  40329c:	ldur	w0, [x29, #-12]
  4032a0:	ldr	w1, [x8, #20]
  4032a4:	str	x8, [sp, #8]
  4032a8:	bl	419a54 <sqrt@plt+0x17c44>
  4032ac:	str	x0, [sp, #24]
  4032b0:	ldr	x0, [sp, #24]
  4032b4:	bl	4019e0 <strlen@plt>
  4032b8:	str	w0, [sp, #20]
  4032bc:	ldr	x8, [sp, #8]
  4032c0:	ldr	w9, [x8, #8]
  4032c4:	cmp	w9, #0x0
  4032c8:	cset	w9, le
  4032cc:	tbnz	w9, #0, 403310 <sqrt@plt+0x1500>
  4032d0:	ldr	x8, [sp, #8]
  4032d4:	ldr	w9, [x8, #8]
  4032d8:	ldr	w10, [sp, #20]
  4032dc:	add	w9, w9, w10
  4032e0:	ldr	w10, [x8, #16]
  4032e4:	add	w9, w9, w10
  4032e8:	ldr	w10, [x8, #12]
  4032ec:	cmp	w9, w10
  4032f0:	b.le	403310 <sqrt@plt+0x1500>
  4032f4:	ldr	x8, [sp, #8]
  4032f8:	ldr	x1, [x8]
  4032fc:	mov	w0, #0xa                   	// #10
  403300:	bl	401a20 <putc@plt>
  403304:	ldr	x8, [sp, #8]
  403308:	str	wzr, [x8, #8]
  40330c:	str	wzr, [x8, #16]
  403310:	ldr	x8, [sp, #8]
  403314:	ldr	w9, [x8, #16]
  403318:	cbz	w9, 40333c <sqrt@plt+0x152c>
  40331c:	ldr	x8, [sp, #8]
  403320:	ldr	x1, [x8]
  403324:	mov	w0, #0x20                  	// #32
  403328:	bl	401a20 <putc@plt>
  40332c:	ldr	x8, [sp, #8]
  403330:	ldr	w9, [x8, #8]
  403334:	add	w9, w9, #0x1
  403338:	str	w9, [x8, #8]
  40333c:	ldr	x0, [sp, #24]
  403340:	ldr	x8, [sp, #8]
  403344:	ldr	x1, [x8]
  403348:	bl	401990 <fputs@plt>
  40334c:	ldr	w9, [sp, #20]
  403350:	ldr	x8, [sp, #8]
  403354:	ldr	w10, [x8, #8]
  403358:	add	w9, w10, w9
  40335c:	str	w9, [x8, #8]
  403360:	mov	w9, #0x1                   	// #1
  403364:	str	w9, [x8, #16]
  403368:	mov	x0, x8
  40336c:	ldp	x29, x30, [sp, #48]
  403370:	add	sp, sp, #0x40
  403374:	ret
  403378:	sub	sp, sp, #0xc0
  40337c:	stp	x29, x30, [sp, #176]
  403380:	add	x29, sp, #0xb0
  403384:	sub	x8, x29, #0x10
  403388:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40338c:	add	x1, x1, #0x9e0
  403390:	add	x9, sp, #0x20
  403394:	str	x0, [x8, #8]
  403398:	str	d0, [x8]
  40339c:	ldr	x10, [x8, #8]
  4033a0:	ldr	d0, [x8]
  4033a4:	mov	x0, x9
  4033a8:	str	x9, [sp, #16]
  4033ac:	str	x10, [sp, #8]
  4033b0:	bl	401af0 <sprintf@plt>
  4033b4:	ldr	x8, [sp, #16]
  4033b8:	mov	x0, x8
  4033bc:	bl	4019e0 <strlen@plt>
  4033c0:	subs	x8, x0, #0x1
  4033c4:	str	w8, [sp, #28]
  4033c8:	ldrsw	x8, [sp, #28]
  4033cc:	add	x9, sp, #0x20
  4033d0:	ldrb	w10, [x9, x8]
  4033d4:	cmp	w10, #0x30
  4033d8:	b.ne	4033ec <sqrt@plt+0x15dc>  // b.any
  4033dc:	ldr	w8, [sp, #28]
  4033e0:	subs	w8, w8, #0x1
  4033e4:	str	w8, [sp, #28]
  4033e8:	b	4033c8 <sqrt@plt+0x15b8>
  4033ec:	ldrsw	x8, [sp, #28]
  4033f0:	add	x9, sp, #0x20
  4033f4:	ldrb	w10, [x9, x8]
  4033f8:	cmp	w10, #0x2e
  4033fc:	b.ne	40340c <sqrt@plt+0x15fc>  // b.any
  403400:	ldr	w8, [sp, #28]
  403404:	subs	w8, w8, #0x1
  403408:	str	w8, [sp, #28]
  40340c:	ldr	w8, [sp, #28]
  403410:	add	w8, w8, #0x1
  403414:	str	w8, [sp, #28]
  403418:	mov	w0, w8
  40341c:	sxtw	x9, w0
  403420:	add	x10, sp, #0x20
  403424:	add	x9, x10, x9
  403428:	mov	w8, #0x0                   	// #0
  40342c:	strb	w8, [x9]
  403430:	ldr	x9, [sp, #8]
  403434:	ldr	w8, [x9, #8]
  403438:	cmp	w8, #0x0
  40343c:	cset	w8, le
  403440:	tbnz	w8, #0, 403484 <sqrt@plt+0x1674>
  403444:	ldr	x8, [sp, #8]
  403448:	ldr	w9, [x8, #8]
  40344c:	ldr	w10, [sp, #28]
  403450:	add	w9, w9, w10
  403454:	ldr	w10, [x8, #16]
  403458:	add	w9, w9, w10
  40345c:	ldr	w10, [x8, #12]
  403460:	cmp	w9, w10
  403464:	b.le	403484 <sqrt@plt+0x1674>
  403468:	ldr	x8, [sp, #8]
  40346c:	ldr	x1, [x8]
  403470:	mov	w0, #0xa                   	// #10
  403474:	bl	401a20 <putc@plt>
  403478:	ldr	x8, [sp, #8]
  40347c:	str	wzr, [x8, #8]
  403480:	str	wzr, [x8, #16]
  403484:	ldr	x8, [sp, #8]
  403488:	ldr	w9, [x8, #16]
  40348c:	cbz	w9, 4034b0 <sqrt@plt+0x16a0>
  403490:	ldr	x8, [sp, #8]
  403494:	ldr	x1, [x8]
  403498:	mov	w0, #0x20                  	// #32
  40349c:	bl	401a20 <putc@plt>
  4034a0:	ldr	x8, [sp, #8]
  4034a4:	ldr	w9, [x8, #8]
  4034a8:	add	w9, w9, #0x1
  4034ac:	str	w9, [x8, #8]
  4034b0:	ldr	x8, [sp, #8]
  4034b4:	ldr	x1, [x8]
  4034b8:	add	x0, sp, #0x20
  4034bc:	bl	401990 <fputs@plt>
  4034c0:	ldr	w9, [sp, #28]
  4034c4:	ldr	x8, [sp, #8]
  4034c8:	ldr	w10, [x8, #8]
  4034cc:	add	w9, w10, w9
  4034d0:	str	w9, [x8, #8]
  4034d4:	mov	w9, #0x1                   	// #1
  4034d8:	str	w9, [x8, #16]
  4034dc:	mov	x0, x8
  4034e0:	ldp	x29, x30, [sp, #176]
  4034e4:	add	sp, sp, #0xc0
  4034e8:	ret
  4034ec:	sub	sp, sp, #0x30
  4034f0:	stp	x29, x30, [sp, #32]
  4034f4:	add	x29, sp, #0x20
  4034f8:	stur	x0, [x29, #-8]
  4034fc:	str	x1, [sp, #16]
  403500:	ldur	x8, [x29, #-8]
  403504:	ldr	x0, [sp, #16]
  403508:	str	x8, [sp]
  40350c:	bl	4019e0 <strlen@plt>
  403510:	str	w0, [sp, #12]
  403514:	ldr	x8, [sp]
  403518:	ldr	w9, [x8, #8]
  40351c:	cmp	w9, #0x0
  403520:	cset	w9, le
  403524:	tbnz	w9, #0, 403568 <sqrt@plt+0x1758>
  403528:	ldr	x8, [sp]
  40352c:	ldr	w9, [x8, #8]
  403530:	ldr	w10, [sp, #12]
  403534:	add	w9, w9, w10
  403538:	ldr	w10, [x8, #16]
  40353c:	add	w9, w9, w10
  403540:	ldr	w10, [x8, #12]
  403544:	cmp	w9, w10
  403548:	b.le	403568 <sqrt@plt+0x1758>
  40354c:	ldr	x8, [sp]
  403550:	ldr	x1, [x8]
  403554:	mov	w0, #0xa                   	// #10
  403558:	bl	401a20 <putc@plt>
  40355c:	ldr	x8, [sp]
  403560:	str	wzr, [x8, #8]
  403564:	str	wzr, [x8, #16]
  403568:	ldr	x8, [sp]
  40356c:	ldr	w9, [x8, #16]
  403570:	cbz	w9, 403594 <sqrt@plt+0x1784>
  403574:	ldr	x8, [sp]
  403578:	ldr	x1, [x8]
  40357c:	mov	w0, #0x20                  	// #32
  403580:	bl	401a20 <putc@plt>
  403584:	ldr	x8, [sp]
  403588:	ldr	w9, [x8, #8]
  40358c:	add	w9, w9, #0x1
  403590:	str	w9, [x8, #8]
  403594:	ldr	x0, [sp, #16]
  403598:	ldr	x8, [sp]
  40359c:	ldr	x1, [x8]
  4035a0:	bl	401990 <fputs@plt>
  4035a4:	ldr	w9, [sp, #12]
  4035a8:	ldr	x8, [sp]
  4035ac:	ldr	w10, [x8, #8]
  4035b0:	add	w9, w10, w9
  4035b4:	str	w9, [x8, #8]
  4035b8:	mov	w9, #0x1                   	// #1
  4035bc:	str	w9, [x8, #16]
  4035c0:	mov	x0, x8
  4035c4:	ldp	x29, x30, [sp, #32]
  4035c8:	add	sp, sp, #0x30
  4035cc:	ret
  4035d0:	sub	sp, sp, #0xb0
  4035d4:	stp	x29, x30, [sp, #160]
  4035d8:	add	x29, sp, #0xa0
  4035dc:	mov	x8, #0xffe000000000        	// #281337537757184
  4035e0:	movk	x8, #0x40ef, lsl #48
  4035e4:	fmov	d0, x8
  4035e8:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  4035ec:	add	x8, x8, #0x9e5
  4035f0:	add	x9, sp, #0x14
  4035f4:	stur	x0, [x29, #-8]
  4035f8:	stur	w1, [x29, #-12]
  4035fc:	ldur	x10, [x29, #-8]
  403600:	ldur	s1, [x29, #-12]
  403604:	mov	v2.16b, v1.16b
  403608:	ucvtf	d2, d2
  40360c:	fdiv	d0, d2, d0
  403610:	mov	x0, x9
  403614:	mov	x1, x8
  403618:	str	x9, [sp, #8]
  40361c:	str	x10, [sp]
  403620:	bl	401af0 <sprintf@plt>
  403624:	ldr	x8, [sp, #8]
  403628:	mov	x0, x8
  40362c:	bl	4019e0 <strlen@plt>
  403630:	str	w0, [sp, #16]
  403634:	ldr	x8, [sp]
  403638:	ldr	w11, [x8, #8]
  40363c:	cmp	w11, #0x0
  403640:	cset	w11, le
  403644:	tbnz	w11, #0, 403688 <sqrt@plt+0x1878>
  403648:	ldr	x8, [sp]
  40364c:	ldr	w9, [x8, #8]
  403650:	ldr	w10, [sp, #16]
  403654:	add	w9, w9, w10
  403658:	ldr	w10, [x8, #16]
  40365c:	add	w9, w9, w10
  403660:	ldr	w10, [x8, #12]
  403664:	cmp	w9, w10
  403668:	b.le	403688 <sqrt@plt+0x1878>
  40366c:	ldr	x8, [sp]
  403670:	ldr	x1, [x8]
  403674:	mov	w0, #0xa                   	// #10
  403678:	bl	401a20 <putc@plt>
  40367c:	ldr	x8, [sp]
  403680:	str	wzr, [x8, #8]
  403684:	str	wzr, [x8, #16]
  403688:	ldr	x8, [sp]
  40368c:	ldr	w9, [x8, #16]
  403690:	cbz	w9, 4036b4 <sqrt@plt+0x18a4>
  403694:	ldr	x8, [sp]
  403698:	ldr	x1, [x8]
  40369c:	mov	w0, #0x20                  	// #32
  4036a0:	bl	401a20 <putc@plt>
  4036a4:	ldr	x8, [sp]
  4036a8:	ldr	w9, [x8, #8]
  4036ac:	add	w9, w9, #0x1
  4036b0:	str	w9, [x8, #8]
  4036b4:	ldr	x8, [sp]
  4036b8:	ldr	x1, [x8]
  4036bc:	add	x0, sp, #0x14
  4036c0:	bl	401990 <fputs@plt>
  4036c4:	ldr	w9, [sp, #16]
  4036c8:	ldr	x8, [sp]
  4036cc:	ldr	w10, [x8, #8]
  4036d0:	add	w9, w10, w9
  4036d4:	str	w9, [x8, #8]
  4036d8:	mov	w9, #0x1                   	// #1
  4036dc:	str	w9, [x8, #16]
  4036e0:	mov	x0, x8
  4036e4:	ldp	x29, x30, [sp, #160]
  4036e8:	add	sp, sp, #0xb0
  4036ec:	ret
  4036f0:	sub	sp, sp, #0x30
  4036f4:	stp	x29, x30, [sp, #32]
  4036f8:	add	x29, sp, #0x20
  4036fc:	stur	x0, [x29, #-8]
  403700:	str	x1, [sp, #16]
  403704:	ldur	x8, [x29, #-8]
  403708:	ldr	x0, [sp, #16]
  40370c:	str	x8, [sp]
  403710:	bl	4019e0 <strlen@plt>
  403714:	str	w0, [sp, #12]
  403718:	ldr	x8, [sp]
  40371c:	ldr	w9, [x8, #8]
  403720:	cmp	w9, #0x0
  403724:	cset	w9, le
  403728:	tbnz	w9, #0, 403764 <sqrt@plt+0x1954>
  40372c:	ldr	x8, [sp]
  403730:	ldr	w9, [x8, #8]
  403734:	ldr	w10, [sp, #12]
  403738:	add	w9, w9, w10
  40373c:	add	w9, w9, #0x1
  403740:	ldr	w10, [x8, #12]
  403744:	cmp	w9, w10
  403748:	b.le	403764 <sqrt@plt+0x1954>
  40374c:	ldr	x8, [sp]
  403750:	ldr	x1, [x8]
  403754:	mov	w0, #0xa                   	// #10
  403758:	bl	401a20 <putc@plt>
  40375c:	ldr	x8, [sp]
  403760:	str	wzr, [x8, #8]
  403764:	ldr	x8, [sp]
  403768:	ldr	x1, [x8]
  40376c:	mov	w0, #0x2f                  	// #47
  403770:	bl	401a20 <putc@plt>
  403774:	ldr	x8, [sp, #16]
  403778:	ldr	x9, [sp]
  40377c:	ldr	x1, [x9]
  403780:	mov	x0, x8
  403784:	bl	401990 <fputs@plt>
  403788:	ldr	w10, [sp, #12]
  40378c:	mov	w11, #0x1                   	// #1
  403790:	add	w10, w10, #0x1
  403794:	ldr	x8, [sp]
  403798:	ldr	w12, [x8, #8]
  40379c:	add	w10, w12, w10
  4037a0:	str	w10, [x8, #8]
  4037a4:	str	w11, [x8, #16]
  4037a8:	mov	x0, x8
  4037ac:	ldp	x29, x30, [sp, #32]
  4037b0:	add	sp, sp, #0x30
  4037b4:	ret
  4037b8:	sub	sp, sp, #0x50
  4037bc:	stp	x29, x30, [sp, #64]
  4037c0:	add	x29, sp, #0x40
  4037c4:	mov	x8, #0x80                  	// #128
  4037c8:	adrp	x9, 403000 <sqrt@plt+0x11f0>
  4037cc:	add	x9, x9, #0x878
  4037d0:	stur	x0, [x29, #-16]
  4037d4:	mov	x0, x8
  4037d8:	str	x9, [sp, #16]
  4037dc:	bl	41b590 <_Znwm@@Base>
  4037e0:	ldur	x1, [x29, #-16]
  4037e4:	str	x0, [sp, #8]
  4037e8:	ldr	x8, [sp, #16]
  4037ec:	blr	x8
  4037f0:	b	4037f4 <sqrt@plt+0x19e4>
  4037f4:	ldr	x8, [sp, #8]
  4037f8:	stur	x8, [x29, #-24]
  4037fc:	ldur	x0, [x29, #-24]
  403800:	mov	x9, xzr
  403804:	mov	x1, x9
  403808:	mov	w10, wzr
  40380c:	mov	w2, w10
  403810:	bl	414c0c <sqrt@plt+0x12dfc>
  403814:	cbnz	w0, 403858 <sqrt@plt+0x1a48>
  403818:	ldur	x8, [x29, #-24]
  40381c:	str	x8, [sp]
  403820:	cbz	x8, 403838 <sqrt@plt+0x1a28>
  403824:	ldr	x8, [sp]
  403828:	ldr	x9, [x8]
  40382c:	ldr	x9, [x9, #8]
  403830:	mov	x0, x8
  403834:	blr	x9
  403838:	mov	x8, xzr
  40383c:	stur	x8, [x29, #-8]
  403840:	b	403860 <sqrt@plt+0x1a50>
  403844:	str	x0, [sp, #32]
  403848:	str	w1, [sp, #28]
  40384c:	ldr	x0, [sp, #8]
  403850:	bl	41b668 <_ZdlPv@@Base>
  403854:	b	403870 <sqrt@plt+0x1a60>
  403858:	ldur	x8, [x29, #-24]
  40385c:	stur	x8, [x29, #-8]
  403860:	ldur	x0, [x29, #-8]
  403864:	ldp	x29, x30, [sp, #64]
  403868:	add	sp, sp, #0x50
  40386c:	ret
  403870:	ldr	x0, [sp, #32]
  403874:	bl	401d70 <_Unwind_Resume@plt>
  403878:	sub	sp, sp, #0x40
  40387c:	stp	x29, x30, [sp, #48]
  403880:	add	x29, sp, #0x30
  403884:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  403888:	add	x8, x8, #0x850
  40388c:	add	x8, x8, #0x10
  403890:	mov	w9, #0xffffffff            	// #-1
  403894:	mov	x10, xzr
  403898:	stur	x0, [x29, #-8]
  40389c:	stur	x1, [x29, #-16]
  4038a0:	ldur	x11, [x29, #-8]
  4038a4:	ldur	x1, [x29, #-16]
  4038a8:	mov	x0, x11
  4038ac:	str	x8, [sp, #24]
  4038b0:	str	w9, [sp, #20]
  4038b4:	str	x10, [sp, #8]
  4038b8:	str	x11, [sp]
  4038bc:	bl	412ff4 <sqrt@plt+0x111e4>
  4038c0:	ldr	x8, [sp, #24]
  4038c4:	ldr	x10, [sp]
  4038c8:	str	x8, [x10]
  4038cc:	ldr	w9, [sp, #20]
  4038d0:	str	w9, [x10, #104]
  4038d4:	ldr	x11, [sp, #8]
  4038d8:	str	x11, [x10, #112]
  4038dc:	str	x11, [x10, #120]
  4038e0:	ldp	x29, x30, [sp, #48]
  4038e4:	add	sp, sp, #0x40
  4038e8:	ret
  4038ec:	sub	sp, sp, #0x30
  4038f0:	stp	x29, x30, [sp, #32]
  4038f4:	add	x29, sp, #0x20
  4038f8:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  4038fc:	add	x8, x8, #0x850
  403900:	add	x8, x8, #0x10
  403904:	stur	x0, [x29, #-8]
  403908:	ldur	x9, [x29, #-8]
  40390c:	str	x8, [x9]
  403910:	ldr	x0, [x9, #112]
  403914:	str	x9, [sp, #16]
  403918:	bl	401a80 <free@plt>
  40391c:	ldr	x8, [sp, #16]
  403920:	ldr	x9, [x8, #120]
  403924:	str	x9, [sp, #8]
  403928:	cbz	x9, 403934 <sqrt@plt+0x1b24>
  40392c:	ldr	x0, [sp, #8]
  403930:	bl	401c60 <_ZdaPv@plt>
  403934:	ldr	x0, [sp, #16]
  403938:	bl	4130a0 <sqrt@plt+0x11290>
  40393c:	ldp	x29, x30, [sp, #32]
  403940:	add	sp, sp, #0x30
  403944:	ret
  403948:	sub	sp, sp, #0x20
  40394c:	stp	x29, x30, [sp, #16]
  403950:	add	x29, sp, #0x10
  403954:	adrp	x8, 403000 <sqrt@plt+0x11f0>
  403958:	add	x8, x8, #0x8ec
  40395c:	str	x0, [sp, #8]
  403960:	ldr	x9, [sp, #8]
  403964:	mov	x0, x9
  403968:	str	x9, [sp]
  40396c:	blr	x8
  403970:	ldr	x0, [sp]
  403974:	bl	41b668 <_ZdlPv@@Base>
  403978:	ldp	x29, x30, [sp, #16]
  40397c:	add	sp, sp, #0x20
  403980:	ret
  403984:	sub	sp, sp, #0x50
  403988:	stp	x29, x30, [sp, #64]
  40398c:	add	x29, sp, #0x40
  403990:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  403994:	add	x8, x8, #0x9ea
  403998:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40399c:	add	x9, x9, #0x30
  4039a0:	stur	x0, [x29, #-8]
  4039a4:	stur	x1, [x29, #-16]
  4039a8:	stur	x2, [x29, #-24]
  4039ac:	str	x3, [sp, #32]
  4039b0:	str	w4, [sp, #28]
  4039b4:	ldur	x10, [x29, #-8]
  4039b8:	ldur	x0, [x29, #-16]
  4039bc:	mov	x1, x8
  4039c0:	str	x9, [sp, #16]
  4039c4:	str	x10, [sp, #8]
  4039c8:	bl	401ca0 <strcmp@plt>
  4039cc:	cbnz	w0, 403a0c <sqrt@plt+0x1bfc>
  4039d0:	ldur	x8, [x29, #-24]
  4039d4:	cbnz	x8, 4039fc <sqrt@plt+0x1bec>
  4039d8:	ldr	x0, [sp, #32]
  4039dc:	ldr	w1, [sp, #28]
  4039e0:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  4039e4:	add	x2, x2, #0x9f3
  4039e8:	ldr	x3, [sp, #16]
  4039ec:	ldr	x4, [sp, #16]
  4039f0:	ldr	x5, [sp, #16]
  4039f4:	bl	412784 <sqrt@plt+0x10974>
  4039f8:	b	403a0c <sqrt@plt+0x1bfc>
  4039fc:	ldur	x0, [x29, #-24]
  403a00:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  403a04:	ldr	x8, [sp, #8]
  403a08:	str	x0, [x8, #112]
  403a0c:	ldp	x29, x30, [sp, #64]
  403a10:	add	sp, sp, #0x50
  403a14:	ret
  403a18:	sub	sp, sp, #0x30
  403a1c:	mov	x8, xzr
  403a20:	str	x0, [sp, #40]
  403a24:	str	x1, [sp, #32]
  403a28:	str	w2, [sp, #28]
  403a2c:	str	w3, [sp, #24]
  403a30:	str	x4, [sp, #16]
  403a34:	ldr	x9, [sp, #40]
  403a38:	ldr	x10, [sp, #32]
  403a3c:	str	x10, [x9]
  403a40:	ldr	w11, [sp, #28]
  403a44:	str	w11, [x9, #8]
  403a48:	ldr	w11, [sp, #24]
  403a4c:	str	w11, [x9, #12]
  403a50:	str	x8, [x9, #16]
  403a54:	ldr	x8, [sp, #16]
  403a58:	str	x8, [x9, #2072]
  403a5c:	str	wzr, [sp, #12]
  403a60:	str	x9, [sp]
  403a64:	ldr	w8, [sp, #12]
  403a68:	cmp	w8, #0x100
  403a6c:	b.ge	403aa0 <sqrt@plt+0x1c90>  // b.tcont
  403a70:	ldr	x8, [sp]
  403a74:	add	x9, x8, #0x18
  403a78:	ldrsw	x10, [sp, #12]
  403a7c:	mov	x11, #0x8                   	// #8
  403a80:	mul	x10, x11, x10
  403a84:	add	x9, x9, x10
  403a88:	mov	x10, xzr
  403a8c:	str	x10, [x9]
  403a90:	ldr	w8, [sp, #12]
  403a94:	add	w8, w8, #0x1
  403a98:	str	w8, [sp, #12]
  403a9c:	b	403a64 <sqrt@plt+0x1c54>
  403aa0:	add	sp, sp, #0x30
  403aa4:	ret
  403aa8:	sub	sp, sp, #0x20
  403aac:	stp	x29, x30, [sp, #16]
  403ab0:	add	x29, sp, #0x10
  403ab4:	str	x0, [sp, #8]
  403ab8:	ldr	x8, [sp, #8]
  403abc:	ldr	x8, [x8, #16]
  403ac0:	str	x8, [sp]
  403ac4:	cbz	x8, 403ad0 <sqrt@plt+0x1cc0>
  403ac8:	ldr	x0, [sp]
  403acc:	bl	401c60 <_ZdaPv@plt>
  403ad0:	ldp	x29, x30, [sp, #16]
  403ad4:	add	sp, sp, #0x20
  403ad8:	ret
  403adc:	sub	sp, sp, #0x10
  403ae0:	mov	x8, xzr
  403ae4:	str	x0, [sp, #8]
  403ae8:	ldr	x9, [sp, #8]
  403aec:	str	x8, [x9]
  403af0:	add	sp, sp, #0x10
  403af4:	ret
  403af8:	sub	sp, sp, #0x30
  403afc:	str	x0, [sp, #40]
  403b00:	str	x1, [sp, #32]
  403b04:	str	x2, [sp, #24]
  403b08:	str	w3, [sp, #20]
  403b0c:	str	w4, [sp, #16]
  403b10:	str	w5, [sp, #12]
  403b14:	ldr	x8, [sp, #40]
  403b18:	ldr	x9, [sp, #32]
  403b1c:	str	x9, [x8]
  403b20:	ldr	x9, [sp, #24]
  403b24:	str	x9, [x8, #8]
  403b28:	ldr	w10, [sp, #20]
  403b2c:	str	w10, [x8, #16]
  403b30:	ldr	w10, [sp, #16]
  403b34:	str	w10, [x8, #20]
  403b38:	ldr	w10, [sp, #12]
  403b3c:	str	w10, [x8, #24]
  403b40:	add	sp, sp, #0x30
  403b44:	ret
  403b48:	sub	sp, sp, #0x20
  403b4c:	str	x0, [sp, #24]
  403b50:	str	x1, [sp, #16]
  403b54:	ldr	x8, [sp, #24]
  403b58:	ldr	x9, [x8]
  403b5c:	ldr	x10, [sp, #16]
  403b60:	ldr	x10, [x10]
  403b64:	mov	w11, #0x0                   	// #0
  403b68:	cmp	x9, x10
  403b6c:	str	x8, [sp, #8]
  403b70:	str	w11, [sp, #4]
  403b74:	b.ne	403bf4 <sqrt@plt+0x1de4>  // b.any
  403b78:	ldr	x8, [sp, #8]
  403b7c:	ldr	x9, [x8, #8]
  403b80:	ldr	x10, [sp, #16]
  403b84:	ldr	x10, [x10, #8]
  403b88:	mov	w11, #0x0                   	// #0
  403b8c:	cmp	x9, x10
  403b90:	str	w11, [sp, #4]
  403b94:	b.ne	403bf4 <sqrt@plt+0x1de4>  // b.any
  403b98:	ldr	x8, [sp, #8]
  403b9c:	ldr	w9, [x8, #16]
  403ba0:	ldr	x10, [sp, #16]
  403ba4:	ldr	w11, [x10, #16]
  403ba8:	mov	w12, #0x0                   	// #0
  403bac:	cmp	w9, w11
  403bb0:	str	w12, [sp, #4]
  403bb4:	b.ne	403bf4 <sqrt@plt+0x1de4>  // b.any
  403bb8:	ldr	x8, [sp, #8]
  403bbc:	ldr	w9, [x8, #20]
  403bc0:	ldr	x10, [sp, #16]
  403bc4:	ldr	w11, [x10, #20]
  403bc8:	mov	w12, #0x0                   	// #0
  403bcc:	cmp	w9, w11
  403bd0:	str	w12, [sp, #4]
  403bd4:	b.ne	403bf4 <sqrt@plt+0x1de4>  // b.any
  403bd8:	ldr	x8, [sp, #8]
  403bdc:	ldr	w9, [x8, #24]
  403be0:	ldr	x10, [sp, #16]
  403be4:	ldr	w11, [x10, #24]
  403be8:	cmp	w9, w11
  403bec:	cset	w9, eq  // eq = none
  403bf0:	str	w9, [sp, #4]
  403bf4:	ldr	w8, [sp, #4]
  403bf8:	and	w0, w8, #0x1
  403bfc:	add	sp, sp, #0x20
  403c00:	ret
  403c04:	sub	sp, sp, #0x20
  403c08:	stp	x29, x30, [sp, #16]
  403c0c:	add	x29, sp, #0x10
  403c10:	str	x0, [sp, #8]
  403c14:	str	x1, [sp]
  403c18:	ldr	x0, [sp, #8]
  403c1c:	ldr	x1, [sp]
  403c20:	bl	403b48 <sqrt@plt+0x1d38>
  403c24:	cmp	w0, #0x0
  403c28:	cset	w8, ne  // ne = any
  403c2c:	eor	w8, w8, #0x1
  403c30:	and	w0, w8, #0x1
  403c34:	ldp	x29, x30, [sp, #16]
  403c38:	add	sp, sp, #0x20
  403c3c:	ret
  403c40:	sub	sp, sp, #0xc0
  403c44:	stp	x29, x30, [sp, #176]
  403c48:	add	x29, sp, #0xb0
  403c4c:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  403c50:	add	x8, x8, #0x878
  403c54:	add	x8, x8, #0x10
  403c58:	mov	x9, xzr
  403c5c:	mov	w2, #0x48                  	// #72
  403c60:	adrp	x10, 402000 <sqrt@plt+0x1f0>
  403c64:	add	x10, x10, #0x7b4
  403c68:	adrp	x11, 403000 <sqrt@plt+0x11f0>
  403c6c:	add	x11, x11, #0xadc
  403c70:	adrp	x12, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  403c74:	add	x12, x12, #0x30
  403c78:	adrp	x13, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  403c7c:	add	x13, x13, #0x58
  403c80:	stur	x0, [x29, #-8]
  403c84:	stur	d0, [x29, #-16]
  403c88:	ldur	x14, [x29, #-8]
  403c8c:	mov	x0, x14
  403c90:	stur	x8, [x29, #-56]
  403c94:	stur	x9, [x29, #-64]
  403c98:	stur	w2, [x29, #-68]
  403c9c:	stur	x10, [x29, #-80]
  403ca0:	str	x11, [sp, #88]
  403ca4:	str	x12, [sp, #80]
  403ca8:	str	x13, [sp, #72]
  403cac:	str	x14, [sp, #64]
  403cb0:	bl	40fe00 <sqrt@plt+0xdff0>
  403cb4:	ldur	x8, [x29, #-56]
  403cb8:	ldr	x9, [sp, #64]
  403cbc:	str	x8, [x9]
  403cc0:	add	x0, x9, #0x40
  403cc4:	ldur	x1, [x29, #-64]
  403cc8:	ldur	w2, [x29, #-68]
  403ccc:	ldur	x10, [x29, #-80]
  403cd0:	blr	x10
  403cd4:	b	403cd8 <sqrt@plt+0x1ec8>
  403cd8:	ldr	x8, [sp, #64]
  403cdc:	str	wzr, [x8, #104]
  403ce0:	str	wzr, [x8, #372]
  403ce4:	add	x0, x8, #0x198
  403ce8:	ldr	x9, [sp, #88]
  403cec:	blr	x9
  403cf0:	b	403cf4 <sqrt@plt+0x1ee4>
  403cf4:	ldr	x8, [sp, #64]
  403cf8:	add	x9, x8, #0x1b8
  403cfc:	adrp	x10, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  403d00:	add	x10, x10, #0x5a8
  403d04:	ldr	x10, [x10]
  403d08:	stur	x10, [x29, #-40]
  403d0c:	ldur	x1, [x29, #-40]
  403d10:	mov	x0, x9
  403d14:	str	x9, [sp, #56]
  403d18:	bl	408adc <sqrt@plt+0x6ccc>
  403d1c:	b	403d20 <sqrt@plt+0x1f10>
  403d20:	ldr	x8, [sp, #64]
  403d24:	add	x0, x8, #0x1e0
  403d28:	ldr	x9, [sp, #88]
  403d2c:	blr	x9
  403d30:	b	403d34 <sqrt@plt+0x1f24>
  403d34:	mov	x8, xzr
  403d38:	ldr	x9, [sp, #64]
  403d3c:	str	x8, [x9, #512]
  403d40:	mov	w10, #0xffffffff            	// #-1
  403d44:	str	w10, [x9, #520]
  403d48:	str	w10, [x9, #524]
  403d4c:	str	w10, [x9, #532]
  403d50:	add	x8, x9, #0x220
  403d54:	add	x11, x9, #0x860
  403d58:	str	x11, [sp, #48]
  403d5c:	str	x8, [sp, #40]
  403d60:	ldr	x8, [sp, #40]
  403d64:	mov	x0, x8
  403d68:	ldr	x9, [sp, #88]
  403d6c:	str	x8, [sp, #32]
  403d70:	blr	x9
  403d74:	b	403d78 <sqrt@plt+0x1f68>
  403d78:	ldr	x8, [sp, #32]
  403d7c:	add	x9, x8, #0x20
  403d80:	ldr	x10, [sp, #48]
  403d84:	cmp	x9, x10
  403d88:	str	x9, [sp, #40]
  403d8c:	b.ne	403d60 <sqrt@plt+0x1f50>  // b.any
  403d90:	ldr	x8, [sp, #64]
  403d94:	str	wzr, [x8, #2144]
  403d98:	str	wzr, [x8, #2148]
  403d9c:	str	wzr, [x8, #2152]
  403da0:	add	x9, x8, #0x870
  403da4:	mov	x0, x9
  403da8:	str	x9, [sp, #24]
  403dac:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  403db0:	b	403db4 <sqrt@plt+0x1fa4>
  403db4:	ldr	x8, [sp, #64]
  403db8:	str	wzr, [x8, #2176]
  403dbc:	add	x9, x8, #0x888
  403dc0:	mov	x0, x9
  403dc4:	str	x9, [sp, #16]
  403dc8:	bl	409118 <sqrt@plt+0x7308>
  403dcc:	b	403dd0 <sqrt@plt+0x1fc0>
  403dd0:	ldr	x8, [sp, #64]
  403dd4:	str	wzr, [x8, #2208]
  403dd8:	mov	x9, xzr
  403ddc:	mov	x0, x9
  403de0:	mov	x1, x9
  403de4:	mov	x2, x9
  403de8:	mov	w3, #0x1                   	// #1
  403dec:	bl	41e244 <_ZdlPvm@@Base+0x2bb0>
  403df0:	str	x0, [sp, #8]
  403df4:	b	403df8 <sqrt@plt+0x1fe8>
  403df8:	ldr	x8, [sp, #8]
  403dfc:	ldr	x9, [sp, #64]
  403e00:	str	x8, [x9, #56]
  403e04:	add	x0, x9, #0x40
  403e08:	ldr	x1, [x9, #56]
  403e0c:	bl	4027ec <sqrt@plt+0x9dc>
  403e10:	b	403e14 <sqrt@plt+0x2004>
  403e14:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  403e18:	add	x8, x8, #0x260
  403e1c:	ldr	w9, [x8]
  403e20:	cmp	w9, #0x0
  403e24:	cset	w9, ge  // ge = tcont
  403e28:	tbnz	w9, #0, 403e78 <sqrt@plt+0x2068>
  403e2c:	mov	w8, #0x28                  	// #40
  403e30:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  403e34:	add	x9, x9, #0x260
  403e38:	str	w8, [x9]
  403e3c:	b	403e78 <sqrt@plt+0x2068>
  403e40:	stur	x0, [x29, #-24]
  403e44:	stur	w1, [x29, #-28]
  403e48:	b	40405c <sqrt@plt+0x224c>
  403e4c:	stur	x0, [x29, #-24]
  403e50:	stur	w1, [x29, #-28]
  403e54:	b	404054 <sqrt@plt+0x2244>
  403e58:	stur	x0, [x29, #-24]
  403e5c:	stur	w1, [x29, #-28]
  403e60:	b	40404c <sqrt@plt+0x223c>
  403e64:	stur	x0, [x29, #-24]
  403e68:	stur	w1, [x29, #-28]
  403e6c:	ldr	x0, [sp, #16]
  403e70:	bl	4095d8 <sqrt@plt+0x77c8>
  403e74:	b	40404c <sqrt@plt+0x223c>
  403e78:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  403e7c:	add	x8, x8, #0x6f0
  403e80:	ldr	w9, [x8]
  403e84:	cmp	w9, #0x1
  403e88:	b.eq	403ea8 <sqrt@plt+0x2098>  // b.none
  403e8c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  403e90:	add	x0, x0, #0xa1b
  403e94:	ldr	x1, [sp, #80]
  403e98:	ldr	x2, [sp, #80]
  403e9c:	ldr	x3, [sp, #80]
  403ea0:	bl	412740 <sqrt@plt+0x10930>
  403ea4:	b	403ea8 <sqrt@plt+0x2098>
  403ea8:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  403eac:	add	x8, x8, #0x6f4
  403eb0:	ldr	w9, [x8]
  403eb4:	cmp	w9, #0x1
  403eb8:	b.eq	403ed8 <sqrt@plt+0x20c8>  // b.none
  403ebc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  403ec0:	add	x0, x0, #0xa3b
  403ec4:	ldr	x1, [sp, #80]
  403ec8:	ldr	x2, [sp, #80]
  403ecc:	ldr	x3, [sp, #80]
  403ed0:	bl	412740 <sqrt@plt+0x10930>
  403ed4:	b	403ed8 <sqrt@plt+0x20c8>
  403ed8:	ldr	x8, [sp, #72]
  403edc:	ldr	w9, [x8]
  403ee0:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  403ee4:	add	x10, x10, #0x6f8
  403ee8:	ldr	w11, [x10]
  403eec:	mov	w12, #0x48                  	// #72
  403ef0:	mul	w11, w11, w12
  403ef4:	sdiv	w12, w9, w11
  403ef8:	mul	w11, w12, w11
  403efc:	subs	w9, w9, w11
  403f00:	cbz	w9, 403f20 <sqrt@plt+0x2110>
  403f04:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  403f08:	add	x0, x0, #0xa59
  403f0c:	ldr	x1, [sp, #80]
  403f10:	ldr	x2, [sp, #80]
  403f14:	ldr	x3, [sp, #80]
  403f18:	bl	412740 <sqrt@plt+0x10930>
  403f1c:	b	403f20 <sqrt@plt+0x2110>
  403f20:	ldr	x8, [sp, #72]
  403f24:	ldr	w9, [x8]
  403f28:	stur	w9, [x29, #-44]
  403f2c:	stur	wzr, [x29, #-48]
  403f30:	ldur	w8, [x29, #-44]
  403f34:	mov	w9, #0xa                   	// #10
  403f38:	sdiv	w10, w8, w9
  403f3c:	mul	w9, w10, w9
  403f40:	subs	w8, w8, w9
  403f44:	cbnz	w8, 403f68 <sqrt@plt+0x2158>
  403f48:	ldur	w8, [x29, #-44]
  403f4c:	mov	w9, #0xa                   	// #10
  403f50:	sdiv	w8, w8, w9
  403f54:	stur	w8, [x29, #-44]
  403f58:	ldur	w8, [x29, #-48]
  403f5c:	add	w8, w8, #0x1
  403f60:	stur	w8, [x29, #-48]
  403f64:	b	403f30 <sqrt@plt+0x2120>
  403f68:	ldur	w8, [x29, #-44]
  403f6c:	ldr	x9, [sp, #64]
  403f70:	str	w8, [x9, #88]
  403f74:	add	x0, x9, #0x40
  403f78:	ldur	w1, [x29, #-48]
  403f7c:	bl	402bcc <sqrt@plt+0xdbc>
  403f80:	b	403f84 <sqrt@plt+0x2174>
  403f84:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  403f88:	add	x0, x0, #0xa80
  403f8c:	bl	41b22c <sqrt@plt+0x1941c>
  403f90:	str	x0, [sp]
  403f94:	b	403f98 <sqrt@plt+0x2188>
  403f98:	ldr	x8, [sp]
  403f9c:	ldr	x9, [sp, #64]
  403fa0:	str	x8, [x9, #96]
  403fa4:	ldur	d0, [x29, #-16]
  403fa8:	fcmp	d0, #0.0
  403fac:	cset	w10, eq  // eq = none
  403fb0:	tbnz	w10, #0, 403fb8 <sqrt@plt+0x21a8>
  403fb4:	b	403fd0 <sqrt@plt+0x21c0>
  403fb8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  403fbc:	add	x8, x8, #0x64
  403fc0:	ldr	w9, [x8]
  403fc4:	ldr	x8, [sp, #64]
  403fc8:	str	w9, [x8, #108]
  403fcc:	b	403ff8 <sqrt@plt+0x21e8>
  403fd0:	ldur	d0, [x29, #-16]
  403fd4:	ldr	x8, [sp, #72]
  403fd8:	ldr	w9, [x8]
  403fdc:	scvtf	d1, w9
  403fe0:	fmul	d0, d0, d1
  403fe4:	fmov	d1, #5.000000000000000000e-01
  403fe8:	fadd	d0, d0, d1
  403fec:	fcvtzs	w9, d0
  403ff0:	ldr	x10, [sp, #64]
  403ff4:	str	w9, [x10, #108]
  403ff8:	ldr	x8, [sp, #64]
  403ffc:	ldr	w9, [x8, #108]
  404000:	cbnz	w9, 40401c <sqrt@plt+0x220c>
  404004:	ldr	x8, [sp, #72]
  404008:	ldr	w9, [x8]
  40400c:	mov	w10, #0xb                   	// #11
  404010:	mul	w9, w10, w9
  404014:	ldr	x11, [sp, #64]
  404018:	str	w9, [x11, #108]
  40401c:	ldr	x8, [sp, #72]
  404020:	ldr	w9, [x8]
  404024:	mov	w10, #0x1940                	// #6464
  404028:	movk	w10, #0x1, lsl #16
  40402c:	cmp	w9, w10
  404030:	cset	w9, ge  // ge = tcont
  404034:	and	w9, w9, #0x1
  404038:	ldr	x11, [sp, #64]
  40403c:	str	w9, [x11, #112]
  404040:	ldp	x29, x30, [sp, #176]
  404044:	add	sp, sp, #0xc0
  404048:	ret
  40404c:	ldr	x0, [sp, #24]
  404050:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  404054:	ldr	x0, [sp, #56]
  404058:	bl	410a70 <sqrt@plt+0xec60>
  40405c:	ldr	x0, [sp, #64]
  404060:	bl	40fe34 <sqrt@plt+0xe024>
  404064:	ldur	x0, [x29, #-24]
  404068:	bl	401d70 <_Unwind_Resume@plt>
  40406c:	sub	sp, sp, #0x50
  404070:	stp	x29, x30, [sp, #64]
  404074:	add	x29, sp, #0x40
  404078:	stur	x0, [x29, #-16]
  40407c:	stur	x1, [x29, #-24]
  404080:	ldur	x8, [x29, #-16]
  404084:	ldur	x9, [x29, #-24]
  404088:	ldr	w10, [x9, #104]
  40408c:	cmp	w10, #0x0
  404090:	cset	w10, lt  // lt = tstop
  404094:	str	x8, [sp, #8]
  404098:	tbnz	w10, #0, 4040ac <sqrt@plt+0x229c>
  40409c:	ldur	x8, [x29, #-24]
  4040a0:	ldr	w9, [x8, #104]
  4040a4:	stur	w9, [x29, #-4]
  4040a8:	b	404160 <sqrt@plt+0x2350>
  4040ac:	ldr	x8, [sp, #8]
  4040b0:	ldr	x9, [x8, #8]
  4040b4:	str	x9, [sp, #32]
  4040b8:	ldr	x8, [sp, #32]
  4040bc:	cbz	x8, 404144 <sqrt@plt+0x2334>
  4040c0:	ldr	x8, [sp, #32]
  4040c4:	ldr	x8, [x8]
  4040c8:	ldur	x9, [x29, #-24]
  4040cc:	cmp	x8, x9
  4040d0:	b.eq	404134 <sqrt@plt+0x2324>  // b.none
  4040d4:	ldr	x8, [sp, #32]
  4040d8:	ldr	x8, [x8]
  4040dc:	ldr	x8, [x8, #112]
  4040e0:	str	x8, [sp, #24]
  4040e4:	ldr	x8, [sp, #32]
  4040e8:	ldr	x8, [x8]
  4040ec:	ldr	w9, [x8, #104]
  4040f0:	str	w9, [sp, #20]
  4040f4:	ldr	x8, [sp, #24]
  4040f8:	cbz	x8, 404134 <sqrt@plt+0x2324>
  4040fc:	ldr	w8, [sp, #20]
  404100:	cmp	w8, #0x0
  404104:	cset	w8, lt  // lt = tstop
  404108:	tbnz	w8, #0, 404134 <sqrt@plt+0x2324>
  40410c:	ldur	x8, [x29, #-24]
  404110:	ldr	x0, [x8, #112]
  404114:	ldr	x1, [sp, #24]
  404118:	bl	401ca0 <strcmp@plt>
  40411c:	cbnz	w0, 404134 <sqrt@plt+0x2324>
  404120:	ldr	w8, [sp, #20]
  404124:	ldur	x9, [x29, #-24]
  404128:	str	w8, [x9, #104]
  40412c:	stur	w8, [x29, #-4]
  404130:	b	404160 <sqrt@plt+0x2350>
  404134:	ldr	x8, [sp, #32]
  404138:	ldr	x8, [x8, #8]
  40413c:	str	x8, [sp, #32]
  404140:	b	4040b8 <sqrt@plt+0x22a8>
  404144:	ldr	x8, [sp, #8]
  404148:	ldr	w9, [x8, #2148]
  40414c:	add	w10, w9, #0x1
  404150:	str	w10, [x8, #2148]
  404154:	ldur	x11, [x29, #-24]
  404158:	str	w9, [x11, #104]
  40415c:	stur	w9, [x29, #-4]
  404160:	ldur	w0, [x29, #-4]
  404164:	ldp	x29, x30, [sp, #64]
  404168:	add	sp, sp, #0x50
  40416c:	ret
  404170:	sub	sp, sp, #0x70
  404174:	stp	x29, x30, [sp, #96]
  404178:	add	x29, sp, #0x60
  40417c:	mov	w8, #0x100                 	// #256
  404180:	stur	x0, [x29, #-16]
  404184:	stur	x1, [x29, #-24]
  404188:	stur	x2, [x29, #-32]
  40418c:	stur	x3, [x29, #-40]
  404190:	ldur	x9, [x29, #-16]
  404194:	ldur	x0, [x29, #-24]
  404198:	ldur	x1, [x29, #-32]
  40419c:	str	w8, [sp, #24]
  4041a0:	str	x9, [sp, #16]
  4041a4:	bl	413b48 <sqrt@plt+0x11d38>
  4041a8:	stur	w0, [x29, #-44]
  4041ac:	ldur	w8, [x29, #-44]
  4041b0:	ldr	w10, [sp, #24]
  4041b4:	udiv	w11, w8, w10
  4041b8:	mul	w11, w11, w10
  4041bc:	subs	w8, w8, w11
  4041c0:	ldur	x9, [x29, #-40]
  4041c4:	strb	w8, [x9]
  4041c8:	ldur	w8, [x29, #-44]
  4041cc:	lsr	w8, w8, #8
  4041d0:	str	w8, [sp, #48]
  4041d4:	ldr	w8, [sp, #48]
  4041d8:	cbnz	w8, 4041e8 <sqrt@plt+0x23d8>
  4041dc:	mov	x8, xzr
  4041e0:	stur	x8, [x29, #-8]
  4041e4:	b	4042e4 <sqrt@plt+0x24d4>
  4041e8:	mov	x8, xzr
  4041ec:	str	x8, [sp, #40]
  4041f0:	ldr	x8, [sp, #16]
  4041f4:	ldr	x9, [x8, #512]
  4041f8:	str	x9, [sp, #40]
  4041fc:	ldr	x8, [sp, #40]
  404200:	cbz	x8, 404240 <sqrt@plt+0x2430>
  404204:	ldr	x8, [sp, #40]
  404208:	ldr	x8, [x8]
  40420c:	ldur	x9, [x29, #-24]
  404210:	cmp	x8, x9
  404214:	b.ne	404230 <sqrt@plt+0x2420>  // b.any
  404218:	ldr	x8, [sp, #40]
  40421c:	ldr	w9, [x8, #8]
  404220:	ldr	w10, [sp, #48]
  404224:	cmp	w9, w10
  404228:	b.ne	404230 <sqrt@plt+0x2420>  // b.any
  40422c:	b	404240 <sqrt@plt+0x2430>
  404230:	ldr	x8, [sp, #40]
  404234:	ldr	x8, [x8, #2072]
  404238:	str	x8, [sp, #40]
  40423c:	b	4041fc <sqrt@plt+0x23ec>
  404240:	ldr	x8, [sp, #40]
  404244:	cbnz	x8, 4042ac <sqrt@plt+0x249c>
  404248:	mov	x0, #0x820                 	// #2080
  40424c:	bl	41b590 <_Znwm@@Base>
  404250:	ldur	x1, [x29, #-24]
  404254:	ldr	w2, [sp, #48]
  404258:	ldr	x8, [sp, #16]
  40425c:	ldr	w9, [x8, #2152]
  404260:	add	w10, w9, #0x1
  404264:	str	w10, [x8, #2152]
  404268:	ldr	x4, [x8, #512]
  40426c:	str	x0, [sp, #8]
  404270:	mov	w3, w9
  404274:	adrp	x11, 403000 <sqrt@plt+0x11f0>
  404278:	add	x11, x11, #0xa18
  40427c:	blr	x11
  404280:	b	404284 <sqrt@plt+0x2474>
  404284:	ldr	x8, [sp, #8]
  404288:	ldr	x9, [sp, #16]
  40428c:	str	x8, [x9, #512]
  404290:	str	x8, [sp, #40]
  404294:	b	4042ac <sqrt@plt+0x249c>
  404298:	str	x0, [sp, #32]
  40429c:	str	w1, [sp, #28]
  4042a0:	ldr	x0, [sp, #8]
  4042a4:	bl	41b668 <_ZdlPv@@Base>
  4042a8:	b	4042f4 <sqrt@plt+0x24e4>
  4042ac:	ldur	x0, [x29, #-24]
  4042b0:	ldur	x1, [x29, #-32]
  4042b4:	bl	414444 <sqrt@plt+0x12634>
  4042b8:	ldr	x8, [sp, #40]
  4042bc:	add	x8, x8, #0x18
  4042c0:	ldur	x9, [x29, #-40]
  4042c4:	ldrb	w10, [x9]
  4042c8:	mov	w9, w10
  4042cc:	mov	x11, #0x8                   	// #8
  4042d0:	mul	x9, x11, x9
  4042d4:	add	x8, x8, x9
  4042d8:	str	x0, [x8]
  4042dc:	ldr	x8, [sp, #40]
  4042e0:	stur	x8, [x29, #-8]
  4042e4:	ldur	x0, [x29, #-8]
  4042e8:	ldp	x29, x30, [sp, #96]
  4042ec:	add	sp, sp, #0x70
  4042f0:	ret
  4042f4:	ldr	x0, [sp, #32]
  4042f8:	bl	401d70 <_Unwind_Resume@plt>
  4042fc:	sub	sp, sp, #0x30
  404300:	stp	x29, x30, [sp, #32]
  404304:	add	x29, sp, #0x20
  404308:	mov	w8, #0x2a6                 	// #678
  40430c:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x296c>
  404310:	add	x9, x9, #0x9bc
  404314:	stur	x0, [x29, #-8]
  404318:	str	x1, [sp, #16]
  40431c:	str	x2, [sp, #8]
  404320:	ldr	x10, [sp, #16]
  404324:	cmp	x10, #0x0
  404328:	cset	w11, ne  // ne = any
  40432c:	and	w0, w11, #0x1
  404330:	mov	w1, w8
  404334:	mov	x2, x9
  404338:	bl	408a60 <sqrt@plt+0x6c50>
  40433c:	ldr	x9, [sp, #16]
  404340:	ldr	x9, [x9, #16]
  404344:	cbnz	x9, 40438c <sqrt@plt+0x257c>
  404348:	ldr	x0, [sp, #8]
  40434c:	bl	4019e0 <strlen@plt>
  404350:	add	x8, x0, #0x2
  404354:	add	x8, x8, #0xa
  404358:	add	x0, x8, #0x1
  40435c:	bl	401980 <_Znam@plt>
  404360:	str	x0, [sp]
  404364:	ldr	x0, [sp]
  404368:	ldr	x2, [sp, #8]
  40436c:	ldr	x8, [sp, #16]
  404370:	ldr	w3, [x8, #12]
  404374:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  404378:	add	x1, x1, #0xa86
  40437c:	bl	401af0 <sprintf@plt>
  404380:	ldr	x8, [sp]
  404384:	ldr	x9, [sp, #16]
  404388:	str	x8, [x9, #16]
  40438c:	ldr	x8, [sp, #16]
  404390:	ldr	x0, [x8, #16]
  404394:	ldp	x29, x30, [sp, #32]
  404398:	add	sp, sp, #0x30
  40439c:	ret
  4043a0:	sub	sp, sp, #0xa0
  4043a4:	stp	x29, x30, [sp, #144]
  4043a8:	add	x29, sp, #0x90
  4043ac:	stur	x0, [x29, #-8]
  4043b0:	stur	x1, [x29, #-16]
  4043b4:	stur	x2, [x29, #-24]
  4043b8:	stur	x3, [x29, #-32]
  4043bc:	stur	w4, [x29, #-36]
  4043c0:	stur	x5, [x29, #-48]
  4043c4:	ldur	x8, [x29, #-8]
  4043c8:	ldur	x9, [x29, #-16]
  4043cc:	ldr	x10, [x8, #96]
  4043d0:	cmp	x9, x10
  4043d4:	str	x8, [sp, #16]
  4043d8:	b.eq	4043f0 <sqrt@plt+0x25e0>  // b.none
  4043dc:	ldr	x8, [sp, #16]
  4043e0:	ldr	w9, [x8, #2208]
  4043e4:	cmp	w9, #0x0
  4043e8:	cset	w9, le
  4043ec:	tbnz	w9, #0, 4043f4 <sqrt@plt+0x25e4>
  4043f0:	b	404894 <sqrt@plt+0x2a84>
  4043f4:	ldur	x1, [x29, #-24]
  4043f8:	ldur	x2, [x29, #-16]
  4043fc:	ldr	x0, [sp, #16]
  404400:	sub	x3, x29, #0x31
  404404:	bl	404170 <sqrt@plt+0x2360>
  404408:	stur	x0, [x29, #-64]
  40440c:	ldur	x1, [x29, #-24]
  404410:	ldur	x2, [x29, #-64]
  404414:	ldur	x8, [x29, #-32]
  404418:	ldr	w3, [x8, #4]
  40441c:	ldur	x8, [x29, #-32]
  404420:	ldr	w4, [x8, #16]
  404424:	ldur	x8, [x29, #-32]
  404428:	ldr	w5, [x8, #20]
  40442c:	add	x0, sp, #0x30
  404430:	adrp	x8, 403000 <sqrt@plt+0x11f0>
  404434:	add	x8, x8, #0xaf8
  404438:	blr	x8
  40443c:	ldr	w9, [sp, #72]
  404440:	cbz	w9, 404498 <sqrt@plt+0x2688>
  404444:	ldr	w8, [sp, #72]
  404448:	cmp	w8, #0x50
  40444c:	b.gt	404460 <sqrt@plt+0x2650>
  404450:	ldr	w8, [sp, #72]
  404454:	mov	w9, #0xffffffb0            	// #-80
  404458:	cmp	w8, w9
  40445c:	b.ge	404498 <sqrt@plt+0x2688>  // b.tcont
  404460:	ldr	w1, [sp, #72]
  404464:	add	x8, sp, #0x20
  404468:	mov	x0, x8
  40446c:	str	x8, [sp, #8]
  404470:	bl	4122e0 <sqrt@plt+0x104d0>
  404474:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  404478:	add	x0, x0, #0xa8d
  40447c:	ldr	x1, [sp, #8]
  404480:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  404484:	add	x8, x8, #0x30
  404488:	mov	x2, x8
  40448c:	mov	x3, x8
  404490:	bl	412650 <sqrt@plt+0x10840>
  404494:	str	wzr, [sp, #72]
  404498:	ldr	x8, [sp, #16]
  40449c:	ldr	w9, [x8, #372]
  4044a0:	cmp	w9, #0x0
  4044a4:	cset	w9, le
  4044a8:	tbnz	w9, #0, 4047f4 <sqrt@plt+0x29e4>
  4044ac:	ldr	x8, [sp, #16]
  4044b0:	ldr	w9, [x8, #372]
  4044b4:	cmp	w9, #0x100
  4044b8:	b.ge	4047ec <sqrt@plt+0x29dc>  // b.tcont
  4044bc:	ldr	x8, [sp, #16]
  4044c0:	add	x1, x8, #0x198
  4044c4:	add	x0, sp, #0x30
  4044c8:	bl	403b48 <sqrt@plt+0x1d38>
  4044cc:	cbz	w0, 4047ec <sqrt@plt+0x29dc>
  4044d0:	ldr	x8, [sp, #16]
  4044d4:	ldr	w9, [x8, #380]
  4044d8:	ldur	x10, [x29, #-32]
  4044dc:	ldr	w11, [x10, #12]
  4044e0:	cmp	w9, w11
  4044e4:	b.ne	4047ec <sqrt@plt+0x29dc>  // b.any
  4044e8:	ldr	x8, [sp, #16]
  4044ec:	add	x0, x8, #0x1b8
  4044f0:	ldur	x9, [x29, #-32]
  4044f4:	ldr	x1, [x9, #24]
  4044f8:	bl	410a80 <sqrt@plt+0xec70>
  4044fc:	cbz	w0, 4047ec <sqrt@plt+0x29dc>
  404500:	ldr	x8, [sp, #16]
  404504:	ldr	w9, [x8, #384]
  404508:	ldur	x10, [x29, #-32]
  40450c:	ldr	w11, [x10, #8]
  404510:	cmp	w9, w11
  404514:	b.ne	404558 <sqrt@plt+0x2748>  // b.any
  404518:	ldurb	w8, [x29, #-49]
  40451c:	ldr	x9, [sp, #16]
  404520:	add	x10, x9, #0x74
  404524:	ldrsw	x11, [x9, #372]
  404528:	mov	w12, w11
  40452c:	add	w12, w12, #0x1
  404530:	str	w12, [x9, #372]
  404534:	add	x10, x10, x11
  404538:	strb	w8, [x10]
  40453c:	ldur	w8, [x29, #-36]
  404540:	ldr	w12, [x9, #404]
  404544:	add	w8, w8, w12
  404548:	ldr	w12, [x9, #384]
  40454c:	add	w8, w12, w8
  404550:	str	w8, [x9, #384]
  404554:	b	404894 <sqrt@plt+0x2a84>
  404558:	ldr	x8, [sp, #16]
  40455c:	ldr	w9, [x8, #372]
  404560:	cmp	w9, #0x1
  404564:	b.ne	4045cc <sqrt@plt+0x27bc>  // b.any
  404568:	ldr	x8, [sp, #16]
  40456c:	ldr	w9, [x8, #404]
  404570:	cbnz	w9, 4045cc <sqrt@plt+0x27bc>
  404574:	ldur	x8, [x29, #-32]
  404578:	ldr	w9, [x8, #8]
  40457c:	ldr	x8, [sp, #16]
  404580:	ldr	w10, [x8, #384]
  404584:	subs	w9, w9, w10
  404588:	str	w9, [x8, #404]
  40458c:	ldur	x11, [x29, #-32]
  404590:	ldr	w9, [x11, #8]
  404594:	ldr	w10, [x8, #404]
  404598:	add	w9, w9, w10
  40459c:	ldur	w10, [x29, #-36]
  4045a0:	add	w9, w9, w10
  4045a4:	str	w9, [x8, #384]
  4045a8:	ldurb	w9, [x29, #-49]
  4045ac:	add	x11, x8, #0x74
  4045b0:	ldrsw	x12, [x8, #372]
  4045b4:	mov	w10, w12
  4045b8:	add	w10, w10, #0x1
  4045bc:	str	w10, [x8, #372]
  4045c0:	add	x11, x11, x12
  4045c4:	strb	w9, [x11]
  4045c8:	b	404894 <sqrt@plt+0x2a84>
  4045cc:	ldr	x8, [sp, #16]
  4045d0:	ldr	w9, [x8, #372]
  4045d4:	cmp	w9, #0xff
  4045d8:	b.ge	4047ec <sqrt@plt+0x29dc>  // b.tcont
  4045dc:	ldur	x8, [x29, #-32]
  4045e0:	ldr	w9, [x8, #8]
  4045e4:	ldr	x8, [sp, #16]
  4045e8:	ldr	w10, [x8, #384]
  4045ec:	cmp	w9, w10
  4045f0:	b.lt	4047ec <sqrt@plt+0x29dc>  // b.tstop
  4045f4:	ldr	x8, [sp, #16]
  4045f8:	ldr	w9, [x8, #404]
  4045fc:	cbz	w9, 404620 <sqrt@plt+0x2810>
  404600:	ldr	x8, [sp, #16]
  404604:	ldr	w9, [x8, #384]
  404608:	ldr	w10, [x8, #404]
  40460c:	subs	w9, w9, w10
  404610:	ldur	x11, [x29, #-32]
  404614:	ldr	w10, [x11, #8]
  404618:	cmp	w9, w10
  40461c:	b.eq	4047ec <sqrt@plt+0x29dc>  // b.none
  404620:	ldr	x8, [sp, #16]
  404624:	ldr	w9, [x8, #400]
  404628:	cmp	w9, #0x0
  40462c:	cset	w9, ge  // ge = tcont
  404630:	tbnz	w9, #0, 4046ec <sqrt@plt+0x28dc>
  404634:	ldur	x0, [x29, #-24]
  404638:	ldr	x8, [sp, #16]
  40463c:	ldr	x1, [x8, #96]
  404640:	bl	41356c <sqrt@plt+0x1175c>
  404644:	cbz	w0, 4046e8 <sqrt@plt+0x28d8>
  404648:	ldur	x8, [x29, #-64]
  40464c:	cbnz	x8, 4046e8 <sqrt@plt+0x28d8>
  404650:	ldur	x0, [x29, #-24]
  404654:	ldr	x8, [sp, #16]
  404658:	ldr	x1, [x8, #96]
  40465c:	bl	413b48 <sqrt@plt+0x11d38>
  404660:	ldr	x8, [sp, #16]
  404664:	str	w0, [x8, #400]
  404668:	ldur	x9, [x29, #-32]
  40466c:	ldr	w10, [x9, #8]
  404670:	ldr	w11, [x8, #384]
  404674:	subs	w10, w10, w11
  404678:	str	w10, [x8, #388]
  40467c:	ldur	x9, [x29, #-32]
  404680:	ldr	w10, [x9, #8]
  404684:	ldur	w11, [x29, #-36]
  404688:	add	w10, w10, w11
  40468c:	ldr	w11, [x8, #404]
  404690:	add	w10, w10, w11
  404694:	str	w10, [x8, #384]
  404698:	ldr	w10, [x8, #400]
  40469c:	add	x9, x8, #0x74
  4046a0:	ldrsw	x12, [x8, #372]
  4046a4:	mov	w11, w12
  4046a8:	add	w11, w11, #0x1
  4046ac:	str	w11, [x8, #372]
  4046b0:	add	x9, x9, x12
  4046b4:	strb	w10, [x9]
  4046b8:	ldurb	w10, [x29, #-49]
  4046bc:	add	x9, x8, #0x74
  4046c0:	ldrsw	x12, [x8, #372]
  4046c4:	mov	w11, w12
  4046c8:	add	w11, w11, #0x1
  4046cc:	str	w11, [x8, #372]
  4046d0:	add	x9, x9, x12
  4046d4:	strb	w10, [x9]
  4046d8:	ldr	w10, [x8, #392]
  4046dc:	add	w10, w10, #0x1
  4046e0:	str	w10, [x8, #392]
  4046e4:	b	404894 <sqrt@plt+0x2a84>
  4046e8:	b	4047ec <sqrt@plt+0x29dc>
  4046ec:	ldur	x8, [x29, #-32]
  4046f0:	ldr	w9, [x8, #8]
  4046f4:	ldr	x8, [sp, #16]
  4046f8:	ldr	w10, [x8, #384]
  4046fc:	subs	w9, w9, w10
  404700:	ldr	w10, [x8, #388]
  404704:	subs	w9, w9, w10
  404708:	str	w9, [sp, #28]
  40470c:	ldr	w9, [sp, #28]
  404710:	cbz	w9, 40473c <sqrt@plt+0x292c>
  404714:	ldr	x8, [sp, #16]
  404718:	ldr	w9, [x8, #112]
  40471c:	cbz	w9, 4047ec <sqrt@plt+0x29dc>
  404720:	ldr	w8, [sp, #28]
  404724:	cmp	w8, #0x1
  404728:	b.eq	40473c <sqrt@plt+0x292c>  // b.none
  40472c:	ldr	w8, [sp, #28]
  404730:	mov	w9, #0xffffffff            	// #-1
  404734:	cmp	w8, w9
  404738:	b.ne	4047ec <sqrt@plt+0x29dc>  // b.any
  40473c:	ldur	x8, [x29, #-32]
  404740:	ldr	w9, [x8, #8]
  404744:	ldur	w10, [x29, #-36]
  404748:	add	w9, w9, w10
  40474c:	ldr	x8, [sp, #16]
  404750:	ldr	w10, [x8, #404]
  404754:	add	w9, w9, w10
  404758:	str	w9, [x8, #384]
  40475c:	ldr	w9, [x8, #400]
  404760:	add	x11, x8, #0x74
  404764:	ldrsw	x12, [x8, #372]
  404768:	mov	w10, w12
  40476c:	add	w10, w10, #0x1
  404770:	str	w10, [x8, #372]
  404774:	add	x11, x11, x12
  404778:	strb	w9, [x11]
  40477c:	ldurb	w9, [x29, #-49]
  404780:	add	x11, x8, #0x74
  404784:	ldrsw	x12, [x8, #372]
  404788:	mov	w10, w12
  40478c:	add	w10, w10, #0x1
  404790:	str	w10, [x8, #372]
  404794:	add	x11, x11, x12
  404798:	strb	w9, [x11]
  40479c:	ldr	w9, [x8, #392]
  4047a0:	add	w9, w9, #0x1
  4047a4:	str	w9, [x8, #392]
  4047a8:	ldr	w9, [sp, #28]
  4047ac:	cmp	w9, #0x1
  4047b0:	b.ne	4047c8 <sqrt@plt+0x29b8>  // b.any
  4047b4:	ldr	x8, [sp, #16]
  4047b8:	ldr	w9, [x8, #396]
  4047bc:	add	w9, w9, #0x1
  4047c0:	str	w9, [x8, #396]
  4047c4:	b	4047e8 <sqrt@plt+0x29d8>
  4047c8:	ldr	w8, [sp, #28]
  4047cc:	mov	w9, #0xffffffff            	// #-1
  4047d0:	cmp	w8, w9
  4047d4:	b.ne	4047e8 <sqrt@plt+0x29d8>  // b.any
  4047d8:	ldr	x8, [sp, #16]
  4047dc:	ldr	w9, [x8, #396]
  4047e0:	subs	w9, w9, #0x1
  4047e4:	str	w9, [x8, #396]
  4047e8:	b	404894 <sqrt@plt+0x2a84>
  4047ec:	ldr	x0, [sp, #16]
  4047f0:	bl	4048a0 <sqrt@plt+0x2a90>
  4047f4:	mov	w8, #0x1                   	// #1
  4047f8:	ldr	x9, [sp, #16]
  4047fc:	str	w8, [x9, #372]
  404800:	ldurb	w8, [x29, #-49]
  404804:	strb	w8, [x9, #116]
  404808:	ldur	x10, [x29, #-32]
  40480c:	ldr	w8, [x10, #8]
  404810:	ldur	w11, [x29, #-36]
  404814:	add	w8, w8, w11
  404818:	str	w8, [x9, #384]
  40481c:	ldur	x10, [x29, #-32]
  404820:	ldr	w8, [x10, #8]
  404824:	str	w8, [x9, #376]
  404828:	ldur	x10, [x29, #-32]
  40482c:	ldr	w8, [x10, #12]
  404830:	str	w8, [x9, #380]
  404834:	add	x10, x9, #0x198
  404838:	add	x12, sp, #0x30
  40483c:	ldr	q0, [sp, #48]
  404840:	str	q0, [x10]
  404844:	ldur	q0, [x12, #12]
  404848:	add	x10, x9, #0x1a4
  40484c:	str	q0, [x10]
  404850:	mov	w8, #0xffffffff            	// #-1
  404854:	str	w8, [x9, #400]
  404858:	str	wzr, [x9, #388]
  40485c:	str	wzr, [x9, #396]
  404860:	str	wzr, [x9, #392]
  404864:	str	wzr, [x9, #404]
  404868:	add	x0, x9, #0x1b8
  40486c:	ldur	x10, [x29, #-32]
  404870:	ldr	x1, [x10, #24]
  404874:	bl	410c34 <sqrt@plt+0xee24>
  404878:	cbz	w0, 404894 <sqrt@plt+0x2a84>
  40487c:	ldur	x8, [x29, #-32]
  404880:	ldr	x1, [x8, #24]
  404884:	ldr	x0, [sp, #16]
  404888:	mov	w9, wzr
  40488c:	mov	w2, w9
  404890:	bl	404c50 <sqrt@plt+0x2e40>
  404894:	ldp	x29, x30, [sp, #144]
  404898:	add	sp, sp, #0xa0
  40489c:	ret
  4048a0:	sub	sp, sp, #0x60
  4048a4:	stp	x29, x30, [sp, #80]
  4048a8:	add	x29, sp, #0x50
  4048ac:	stur	x0, [x29, #-8]
  4048b0:	ldur	x8, [x29, #-8]
  4048b4:	stur	wzr, [x29, #-12]
  4048b8:	stur	wzr, [x29, #-16]
  4048bc:	ldr	w9, [x8, #372]
  4048c0:	str	x8, [sp, #16]
  4048c4:	cbnz	w9, 4048cc <sqrt@plt+0x2abc>
  4048c8:	b	404c44 <sqrt@plt+0x2e34>
  4048cc:	ldr	x8, [sp, #16]
  4048d0:	add	x0, x8, #0x1e0
  4048d4:	add	x1, x8, #0x198
  4048d8:	bl	403c04 <sqrt@plt+0x1df4>
  4048dc:	cbz	w0, 404910 <sqrt@plt+0x2b00>
  4048e0:	ldr	x8, [sp, #16]
  4048e4:	add	x1, x8, #0x198
  4048e8:	mov	x0, x8
  4048ec:	bl	4054c4 <sqrt@plt+0x36b4>
  4048f0:	ldr	x8, [sp, #16]
  4048f4:	add	x9, x8, #0x198
  4048f8:	ldr	q0, [x9]
  4048fc:	str	q0, [x8, #480]
  404900:	add	x9, x8, #0x1a4
  404904:	ldr	q0, [x9]
  404908:	add	x9, x8, #0x1ec
  40490c:	str	q0, [x9]
  404910:	stur	wzr, [x29, #-20]
  404914:	ldr	x8, [sp, #16]
  404918:	ldr	w9, [x8, #520]
  40491c:	cmp	w9, #0x0
  404920:	cset	w9, lt  // lt = tstop
  404924:	tbnz	w9, #0, 40493c <sqrt@plt+0x2b2c>
  404928:	ldr	x8, [sp, #16]
  40492c:	ldr	w9, [x8, #524]
  404930:	cmp	w9, #0x0
  404934:	cset	w9, ge  // ge = tcont
  404938:	tbnz	w9, #0, 404948 <sqrt@plt+0x2b38>
  40493c:	mov	w8, #0x4                   	// #4
  404940:	stur	w8, [x29, #-12]
  404944:	b	404994 <sqrt@plt+0x2b84>
  404948:	ldr	x8, [sp, #16]
  40494c:	ldr	w9, [x8, #520]
  404950:	ldr	w10, [x8, #376]
  404954:	cmp	w9, w10
  404958:	b.eq	404964 <sqrt@plt+0x2b54>  // b.none
  40495c:	mov	w8, #0x1                   	// #1
  404960:	stur	w8, [x29, #-12]
  404964:	ldr	x8, [sp, #16]
  404968:	ldr	w9, [x8, #524]
  40496c:	ldr	w10, [x8, #380]
  404970:	cmp	w9, w10
  404974:	b.eq	404994 <sqrt@plt+0x2b84>  // b.none
  404978:	ldur	w8, [x29, #-12]
  40497c:	cbz	w8, 40498c <sqrt@plt+0x2b7c>
  404980:	mov	w8, #0x3                   	// #3
  404984:	stur	w8, [x29, #-12]
  404988:	b	404994 <sqrt@plt+0x2b84>
  40498c:	mov	w8, #0x2                   	// #2
  404990:	stur	w8, [x29, #-12]
  404994:	ldr	x8, [sp, #16]
  404998:	ldr	w9, [x8, #400]
  40499c:	cmp	w9, #0x0
  4049a0:	cset	w9, lt  // lt = tstop
  4049a4:	tbnz	w9, #0, 404a8c <sqrt@plt+0x2c7c>
  4049a8:	ldr	x8, [sp, #16]
  4049ac:	ldr	x0, [x8, #408]
  4049b0:	ldr	x1, [x8, #96]
  4049b4:	ldr	w2, [x8, #424]
  4049b8:	bl	413750 <sqrt@plt+0x11940>
  4049bc:	stur	w0, [x29, #-24]
  4049c0:	ldur	w9, [x29, #-24]
  4049c4:	ldr	x8, [sp, #16]
  4049c8:	ldr	w10, [x8, #404]
  4049cc:	add	w9, w9, w10
  4049d0:	ldr	w10, [x8, #388]
  4049d4:	cmp	w9, w10
  4049d8:	b.eq	404a8c <sqrt@plt+0x2c7c>  // b.none
  4049dc:	ldr	x8, [sp, #16]
  4049e0:	ldr	w9, [x8, #400]
  4049e4:	ldrb	w10, [x8, #540]
  4049e8:	cmp	w9, w10
  4049ec:	b.eq	404a10 <sqrt@plt+0x2c00>  // b.none
  4049f0:	ldr	x8, [sp, #16]
  4049f4:	ldr	w9, [x8, #400]
  4049f8:	mov	x0, x8
  4049fc:	mov	w1, w9
  404a00:	bl	405850 <sqrt@plt+0x3a40>
  404a04:	ldr	x8, [sp, #16]
  404a08:	ldr	w9, [x8, #400]
  404a0c:	strb	w9, [x8, #540]
  404a10:	mov	w8, #0x1                   	// #1
  404a14:	stur	w8, [x29, #-16]
  404a18:	ldr	x9, [sp, #16]
  404a1c:	ldr	w8, [x9, #388]
  404a20:	ldur	w10, [x29, #-24]
  404a24:	subs	w8, w8, w10
  404a28:	ldr	w10, [x9, #404]
  404a2c:	subs	w8, w8, w10
  404a30:	stur	w8, [x29, #-20]
  404a34:	ldr	w8, [x9, #396]
  404a38:	ldr	w10, [x9, #392]
  404a3c:	mov	w11, #0x2                   	// #2
  404a40:	sdiv	w10, w10, w11
  404a44:	cmp	w8, w10
  404a48:	b.le	404a5c <sqrt@plt+0x2c4c>
  404a4c:	ldur	w8, [x29, #-20]
  404a50:	add	w8, w8, #0x1
  404a54:	stur	w8, [x29, #-20]
  404a58:	b	404a8c <sqrt@plt+0x2c7c>
  404a5c:	ldr	x8, [sp, #16]
  404a60:	ldr	w9, [x8, #396]
  404a64:	ldr	w10, [x8, #392]
  404a68:	mov	w11, #0x2                   	// #2
  404a6c:	sdiv	w10, w10, w11
  404a70:	mov	w11, wzr
  404a74:	subs	w10, w11, w10
  404a78:	cmp	w9, w10
  404a7c:	b.ge	404a8c <sqrt@plt+0x2c7c>  // b.tcont
  404a80:	ldur	w8, [x29, #-20]
  404a84:	subs	w8, w8, #0x1
  404a88:	stur	w8, [x29, #-20]
  404a8c:	ldur	w8, [x29, #-16]
  404a90:	cbz	w8, 404aa4 <sqrt@plt+0x2c94>
  404a94:	ldr	x8, [sp, #16]
  404a98:	add	x0, x8, #0x40
  404a9c:	ldur	w1, [x29, #-20]
  404aa0:	bl	403284 <sqrt@plt+0x1474>
  404aa4:	ldr	x8, [sp, #16]
  404aa8:	ldr	w9, [x8, #404]
  404aac:	cbz	w9, 404ac0 <sqrt@plt+0x2cb0>
  404ab0:	ldr	x8, [sp, #16]
  404ab4:	add	x0, x8, #0x40
  404ab8:	ldr	w1, [x8, #404]
  404abc:	bl	403284 <sqrt@plt+0x1474>
  404ac0:	ldr	x8, [sp, #16]
  404ac4:	add	x0, x8, #0x40
  404ac8:	add	x1, x8, #0x74
  404acc:	ldr	w2, [x8, #372]
  404ad0:	bl	402cc0 <sqrt@plt+0xeb0>
  404ad4:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  404ad8:	add	x8, x8, #0x8f0
  404adc:	ldr	q0, [x8]
  404ae0:	add	x9, sp, #0x20
  404ae4:	str	q0, [sp, #32]
  404ae8:	ldr	w10, [x8, #16]
  404aec:	str	w10, [sp, #48]
  404af0:	ldur	w10, [x29, #-12]
  404af4:	mov	w11, #0x4                   	// #4
  404af8:	mul	w10, w10, w11
  404afc:	ldur	w11, [x29, #-16]
  404b00:	add	w10, w10, w11
  404b04:	ldr	x8, [sp, #16]
  404b08:	ldr	w11, [x8, #404]
  404b0c:	cmp	w11, #0x0
  404b10:	cset	w11, ne  // ne = any
  404b14:	and	w11, w11, #0x1
  404b18:	mov	w12, #0x2                   	// #2
  404b1c:	mul	w11, w12, w11
  404b20:	add	w10, w10, w11
  404b24:	mov	w1, w10
  404b28:	sxtw	x13, w1
  404b2c:	add	x9, x9, x13
  404b30:	ldrb	w10, [x9]
  404b34:	add	x9, sp, #0x1e
  404b38:	strb	w10, [sp, #30]
  404b3c:	mov	w10, #0x0                   	// #0
  404b40:	strb	w10, [x9, #1]
  404b44:	ldur	w10, [x29, #-12]
  404b48:	subs	w10, w10, #0x0
  404b4c:	mov	w9, w10
  404b50:	ubfx	x9, x9, #0, #32
  404b54:	cmp	x9, #0x4
  404b58:	str	x9, [sp, #8]
  404b5c:	b.hi	404c04 <sqrt@plt+0x2df4>  // b.pmore
  404b60:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  404b64:	add	x8, x8, #0x738
  404b68:	ldr	x11, [sp, #8]
  404b6c:	ldrsw	x10, [x8, x11, lsl #2]
  404b70:	add	x9, x8, x10
  404b74:	br	x9
  404b78:	b	404c1c <sqrt@plt+0x2e0c>
  404b7c:	ldr	x8, [sp, #16]
  404b80:	add	x0, x8, #0x40
  404b84:	ldr	w1, [x8, #376]
  404b88:	bl	403284 <sqrt@plt+0x1474>
  404b8c:	ldr	x8, [sp, #16]
  404b90:	ldr	w1, [x8, #380]
  404b94:	bl	403284 <sqrt@plt+0x1474>
  404b98:	b	404c1c <sqrt@plt+0x2e0c>
  404b9c:	ldr	x8, [sp, #16]
  404ba0:	add	x0, x8, #0x40
  404ba4:	ldr	w9, [x8, #376]
  404ba8:	ldr	w10, [x8, #520]
  404bac:	subs	w1, w9, w10
  404bb0:	bl	403284 <sqrt@plt+0x1474>
  404bb4:	b	404c1c <sqrt@plt+0x2e0c>
  404bb8:	ldr	x8, [sp, #16]
  404bbc:	add	x0, x8, #0x40
  404bc0:	ldr	w9, [x8, #380]
  404bc4:	ldr	w10, [x8, #524]
  404bc8:	subs	w1, w9, w10
  404bcc:	bl	403284 <sqrt@plt+0x1474>
  404bd0:	b	404c1c <sqrt@plt+0x2e0c>
  404bd4:	ldr	x8, [sp, #16]
  404bd8:	add	x0, x8, #0x40
  404bdc:	ldr	w9, [x8, #376]
  404be0:	ldr	w10, [x8, #520]
  404be4:	subs	w1, w9, w10
  404be8:	bl	403284 <sqrt@plt+0x1474>
  404bec:	ldr	x8, [sp, #16]
  404bf0:	ldr	w9, [x8, #380]
  404bf4:	ldr	w10, [x8, #524]
  404bf8:	subs	w1, w9, w10
  404bfc:	bl	403284 <sqrt@plt+0x1474>
  404c00:	b	404c1c <sqrt@plt+0x2e0c>
  404c04:	mov	w8, wzr
  404c08:	mov	w0, w8
  404c0c:	mov	w1, #0x415                 	// #1045
  404c10:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  404c14:	add	x2, x2, #0x9bc
  404c18:	bl	408a60 <sqrt@plt+0x6c50>
  404c1c:	ldr	x8, [sp, #16]
  404c20:	add	x0, x8, #0x40
  404c24:	add	x1, sp, #0x1e
  404c28:	bl	4034ec <sqrt@plt+0x16dc>
  404c2c:	ldr	x8, [sp, #16]
  404c30:	ldr	w9, [x8, #384]
  404c34:	str	w9, [x8, #520]
  404c38:	ldr	w9, [x8, #380]
  404c3c:	str	w9, [x8, #524]
  404c40:	str	wzr, [x8, #372]
  404c44:	ldp	x29, x30, [sp, #80]
  404c48:	add	sp, sp, #0x60
  404c4c:	ret
  404c50:	sub	sp, sp, #0x60
  404c54:	stp	x29, x30, [sp, #80]
  404c58:	add	x29, sp, #0x50
  404c5c:	mov	x8, #0x28                  	// #40
  404c60:	mov	w9, #0x0                   	// #0
  404c64:	sub	x10, x29, #0x24
  404c68:	sub	x11, x29, #0x27
  404c6c:	stur	x0, [x29, #-8]
  404c70:	stur	x1, [x29, #-16]
  404c74:	stur	w2, [x29, #-20]
  404c78:	ldur	x12, [x29, #-8]
  404c7c:	ldur	x1, [x29, #-16]
  404c80:	add	x0, x12, #0x1b8
  404c84:	mov	x2, x8
  404c88:	str	w9, [sp, #32]
  404c8c:	str	x10, [sp, #24]
  404c90:	str	x11, [sp, #16]
  404c94:	str	x12, [sp, #8]
  404c98:	bl	4019a0 <memcpy@plt>
  404c9c:	ldur	x0, [x29, #-16]
  404ca0:	ldr	x1, [sp, #24]
  404ca4:	bl	410c70 <sqrt@plt+0xee60>
  404ca8:	str	w0, [sp, #36]
  404cac:	ldur	w9, [x29, #-20]
  404cb0:	mov	w13, #0x46                  	// #70
  404cb4:	mov	w14, #0x43                  	// #67
  404cb8:	cmp	w9, #0x0
  404cbc:	csel	w9, w13, w14, ne  // ne = any
  404cc0:	sturb	w9, [x29, #-39]
  404cc4:	ldr	w9, [sp, #32]
  404cc8:	ldr	x8, [sp, #16]
  404ccc:	strb	w9, [x8, #2]
  404cd0:	ldr	w13, [sp, #36]
  404cd4:	subs	w13, w13, #0x0
  404cd8:	mov	w10, w13
  404cdc:	ubfx	x10, x10, #0, #32
  404ce0:	cmp	x10, #0x4
  404ce4:	str	x10, [sp]
  404ce8:	b.hi	404dd8 <sqrt@plt+0x2fc8>  // b.pmore
  404cec:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  404cf0:	add	x8, x8, #0x74c
  404cf4:	ldr	x11, [sp]
  404cf8:	ldrsw	x10, [x8, x11, lsl #2]
  404cfc:	add	x9, x8, x10
  404d00:	br	x9
  404d04:	ldr	x8, [sp, #8]
  404d08:	add	x0, x8, #0x40
  404d0c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  404d10:	add	x1, x1, #0x1f0
  404d14:	bl	4034ec <sqrt@plt+0x16dc>
  404d18:	sub	x8, x29, #0x27
  404d1c:	mov	w9, #0x67                  	// #103
  404d20:	strb	w9, [x8, #1]
  404d24:	b	404dd8 <sqrt@plt+0x2fc8>
  404d28:	ldr	x8, [sp, #8]
  404d2c:	add	x0, x8, #0x40
  404d30:	ldur	w1, [x29, #-36]
  404d34:	bl	4035d0 <sqrt@plt+0x17c0>
  404d38:	ldur	w1, [x29, #-32]
  404d3c:	bl	4035d0 <sqrt@plt+0x17c0>
  404d40:	ldur	w1, [x29, #-28]
  404d44:	bl	4035d0 <sqrt@plt+0x17c0>
  404d48:	sub	x8, x29, #0x27
  404d4c:	mov	w9, #0x72                  	// #114
  404d50:	strb	w9, [x8, #1]
  404d54:	b	404dd8 <sqrt@plt+0x2fc8>
  404d58:	ldur	x0, [x29, #-16]
  404d5c:	sub	x8, x29, #0x24
  404d60:	add	x2, x8, #0x4
  404d64:	add	x3, x8, #0x8
  404d68:	add	x4, x8, #0xc
  404d6c:	mov	x1, x8
  404d70:	bl	4115b8 <sqrt@plt+0xf7a8>
  404d74:	ldr	x8, [sp, #8]
  404d78:	add	x0, x8, #0x40
  404d7c:	ldur	w1, [x29, #-36]
  404d80:	bl	4035d0 <sqrt@plt+0x17c0>
  404d84:	ldur	w1, [x29, #-32]
  404d88:	bl	4035d0 <sqrt@plt+0x17c0>
  404d8c:	ldur	w1, [x29, #-28]
  404d90:	bl	4035d0 <sqrt@plt+0x17c0>
  404d94:	ldur	w1, [x29, #-24]
  404d98:	bl	4035d0 <sqrt@plt+0x17c0>
  404d9c:	sub	x8, x29, #0x27
  404da0:	mov	w9, #0x6b                  	// #107
  404da4:	strb	w9, [x8, #1]
  404da8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404dac:	add	x8, x8, #0x35c
  404db0:	mov	w9, #0x1                   	// #1
  404db4:	str	w9, [x8]
  404db8:	b	404dd8 <sqrt@plt+0x2fc8>
  404dbc:	ldr	x8, [sp, #8]
  404dc0:	add	x0, x8, #0x40
  404dc4:	ldur	w1, [x29, #-36]
  404dc8:	bl	4035d0 <sqrt@plt+0x17c0>
  404dcc:	sub	x8, x29, #0x27
  404dd0:	mov	w9, #0x67                  	// #103
  404dd4:	strb	w9, [x8, #1]
  404dd8:	ldr	x8, [sp, #8]
  404ddc:	add	x0, x8, #0x40
  404de0:	sub	x1, x29, #0x27
  404de4:	bl	4034ec <sqrt@plt+0x16dc>
  404de8:	ldp	x29, x30, [sp, #80]
  404dec:	add	sp, sp, #0x60
  404df0:	ret
  404df4:	stp	x29, x30, [sp, #-32]!
  404df8:	str	x28, [sp, #16]
  404dfc:	mov	x29, sp
  404e00:	sub	sp, sp, #0xab0
  404e04:	add	x8, sp, #0x280
  404e08:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  404e0c:	add	x9, x9, #0x30
  404e10:	str	x0, [x8, #2088]
  404e14:	str	x1, [x8, #2080]
  404e18:	stur	w2, [x29, #-20]
  404e1c:	ldr	x10, [x8, #2088]
  404e20:	str	wzr, [sp, #660]
  404e24:	str	x8, [sp, #72]
  404e28:	str	x9, [sp, #64]
  404e2c:	str	x10, [sp, #56]
  404e30:	ldr	w8, [sp, #660]
  404e34:	cmp	w8, #0x100
  404e38:	b.ge	404e68 <sqrt@plt+0x3058>  // b.tcont
  404e3c:	ldrsw	x8, [sp, #660]
  404e40:	mov	x9, #0x8                   	// #8
  404e44:	mul	x8, x9, x8
  404e48:	add	x9, sp, #0x298
  404e4c:	add	x8, x9, x8
  404e50:	mov	x9, xzr
  404e54:	str	x9, [x8]
  404e58:	ldr	w8, [sp, #660]
  404e5c:	add	w8, w8, #0x1
  404e60:	str	w8, [sp, #660]
  404e64:	b	404e30 <sqrt@plt+0x3020>
  404e68:	ldr	x8, [sp, #72]
  404e6c:	ldr	x0, [x8, #2080]
  404e70:	add	x1, sp, #0x288
  404e74:	bl	417234 <sqrt@plt+0x15424>
  404e78:	ldr	x8, [sp, #72]
  404e7c:	str	x0, [x8]
  404e80:	ldr	x9, [x8]
  404e84:	cbnz	x9, 404eb8 <sqrt@plt+0x30a8>
  404e88:	ldr	x8, [sp, #72]
  404e8c:	ldr	x1, [x8, #2080]
  404e90:	add	x9, sp, #0x270
  404e94:	mov	x0, x9
  404e98:	str	x9, [sp, #48]
  404e9c:	bl	412278 <sqrt@plt+0x10468>
  404ea0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  404ea4:	add	x0, x0, #0xaa6
  404ea8:	ldr	x1, [sp, #48]
  404eac:	ldr	x2, [sp, #64]
  404eb0:	ldr	x3, [sp, #64]
  404eb4:	bl	412740 <sqrt@plt+0x10930>
  404eb8:	mov	w8, #0x1                   	// #1
  404ebc:	str	w8, [sp, #620]
  404ec0:	mov	w8, #0x200                 	// #512
  404ec4:	str	w8, [sp, #616]
  404ec8:	ldr	x8, [sp, #72]
  404ecc:	ldr	x2, [x8]
  404ed0:	add	x0, sp, #0x68
  404ed4:	mov	w1, #0x200                 	// #512
  404ed8:	bl	401cb0 <fgets@plt>
  404edc:	cbz	x0, 405014 <sqrt@plt+0x3204>
  404ee0:	add	x8, sp, #0x68
  404ee4:	str	x8, [sp, #96]
  404ee8:	ldr	x8, [sp, #96]
  404eec:	ldrb	w1, [x8]
  404ef0:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  404ef4:	add	x0, x0, #0xa29
  404ef8:	bl	408ab8 <sqrt@plt+0x6ca8>
  404efc:	cbz	w0, 404f10 <sqrt@plt+0x3100>
  404f00:	ldr	x8, [sp, #96]
  404f04:	add	x8, x8, #0x1
  404f08:	str	x8, [sp, #96]
  404f0c:	b	404ee8 <sqrt@plt+0x30d8>
  404f10:	ldr	x8, [sp, #96]
  404f14:	ldrb	w9, [x8]
  404f18:	cmp	w9, #0x23
  404f1c:	b.eq	405004 <sqrt@plt+0x31f4>  // b.none
  404f20:	ldr	x8, [sp, #96]
  404f24:	ldrb	w9, [x8]
  404f28:	cbz	w9, 405004 <sqrt@plt+0x31f4>
  404f2c:	add	x0, sp, #0x68
  404f30:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  404f34:	add	x1, x1, #0xac4
  404f38:	bl	401ae0 <strtok@plt>
  404f3c:	str	x0, [sp, #96]
  404f40:	cbz	x0, 405004 <sqrt@plt+0x31f4>
  404f44:	mov	x8, xzr
  404f48:	mov	x0, x8
  404f4c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  404f50:	add	x1, x1, #0xac4
  404f54:	bl	401ae0 <strtok@plt>
  404f58:	str	x0, [sp, #88]
  404f5c:	str	wzr, [sp, #84]
  404f60:	ldr	x8, [sp, #88]
  404f64:	cbz	x8, 404fa0 <sqrt@plt+0x3190>
  404f68:	ldr	x0, [sp, #88]
  404f6c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  404f70:	add	x1, x1, #0xaf4
  404f74:	add	x2, sp, #0x54
  404f78:	bl	401c00 <__isoc99_sscanf@plt>
  404f7c:	cmp	w0, #0x1
  404f80:	b.ne	404fa0 <sqrt@plt+0x3190>  // b.any
  404f84:	ldr	w8, [sp, #84]
  404f88:	cmp	w8, #0x0
  404f8c:	cset	w8, lt  // lt = tstop
  404f90:	tbnz	w8, #0, 404fa0 <sqrt@plt+0x3190>
  404f94:	ldr	w8, [sp, #84]
  404f98:	cmp	w8, #0x100
  404f9c:	b.lt	404fc4 <sqrt@plt+0x31b4>  // b.tstop
  404fa0:	ldr	x8, [sp, #72]
  404fa4:	ldr	x0, [x8, #8]
  404fa8:	ldr	w1, [sp, #620]
  404fac:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  404fb0:	add	x2, x2, #0xac9
  404fb4:	ldr	x3, [sp, #64]
  404fb8:	ldr	x4, [sp, #64]
  404fbc:	ldr	x5, [sp, #64]
  404fc0:	bl	412a34 <sqrt@plt+0x10c24>
  404fc4:	ldr	x0, [sp, #96]
  404fc8:	bl	4019e0 <strlen@plt>
  404fcc:	add	x0, x0, #0x1
  404fd0:	bl	401980 <_Znam@plt>
  404fd4:	ldrsw	x8, [sp, #84]
  404fd8:	mov	x9, #0x8                   	// #8
  404fdc:	mul	x8, x9, x8
  404fe0:	add	x10, sp, #0x298
  404fe4:	add	x8, x10, x8
  404fe8:	str	x0, [x8]
  404fec:	ldrsw	x8, [sp, #84]
  404ff0:	mul	x8, x9, x8
  404ff4:	add	x8, x10, x8
  404ff8:	ldr	x0, [x8]
  404ffc:	ldr	x1, [sp, #96]
  405000:	bl	401ad0 <strcpy@plt>
  405004:	ldr	w8, [sp, #620]
  405008:	add	w8, w8, #0x1
  40500c:	str	w8, [sp, #620]
  405010:	b	404ec8 <sqrt@plt+0x30b8>
  405014:	ldr	x8, [sp, #72]
  405018:	ldr	x0, [x8, #8]
  40501c:	bl	401a80 <free@plt>
  405020:	ldr	x8, [sp, #56]
  405024:	add	x0, x8, #0x40
  405028:	ldur	w9, [x29, #-20]
  40502c:	str	x0, [sp, #40]
  405030:	mov	w0, w9
  405034:	bl	405138 <sqrt@plt+0x3328>
  405038:	ldr	x8, [sp, #40]
  40503c:	str	x0, [sp, #32]
  405040:	mov	x0, x8
  405044:	ldr	x1, [sp, #32]
  405048:	bl	4036f0 <sqrt@plt+0x18e0>
  40504c:	mov	w1, #0x5b                  	// #91
  405050:	bl	402c44 <sqrt@plt+0xe34>
  405054:	str	wzr, [sp, #660]
  405058:	ldr	w8, [sp, #660]
  40505c:	cmp	w8, #0x100
  405060:	b.ge	4050fc <sqrt@plt+0x32ec>  // b.tcont
  405064:	ldrsw	x8, [sp, #660]
  405068:	mov	x9, #0x8                   	// #8
  40506c:	mul	x8, x9, x8
  405070:	add	x9, sp, #0x298
  405074:	add	x8, x9, x8
  405078:	ldr	x8, [x8]
  40507c:	cbnz	x8, 405098 <sqrt@plt+0x3288>
  405080:	ldr	x8, [sp, #56]
  405084:	add	x0, x8, #0x40
  405088:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40508c:	add	x1, x1, #0xada
  405090:	bl	4036f0 <sqrt@plt+0x18e0>
  405094:	b	4050ec <sqrt@plt+0x32dc>
  405098:	ldr	x8, [sp, #56]
  40509c:	add	x0, x8, #0x40
  4050a0:	ldrsw	x9, [sp, #660]
  4050a4:	mov	x10, #0x8                   	// #8
  4050a8:	mul	x9, x10, x9
  4050ac:	add	x11, sp, #0x298
  4050b0:	add	x9, x11, x9
  4050b4:	ldr	x1, [x9]
  4050b8:	str	x10, [sp, #24]
  4050bc:	str	x11, [sp, #16]
  4050c0:	bl	4036f0 <sqrt@plt+0x18e0>
  4050c4:	ldrsw	x8, [sp, #660]
  4050c8:	ldr	x9, [sp, #24]
  4050cc:	mul	x8, x9, x8
  4050d0:	ldr	x10, [sp, #16]
  4050d4:	add	x8, x10, x8
  4050d8:	ldr	x8, [x8]
  4050dc:	str	x8, [sp, #8]
  4050e0:	cbz	x8, 4050ec <sqrt@plt+0x32dc>
  4050e4:	ldr	x0, [sp, #8]
  4050e8:	bl	401c60 <_ZdaPv@plt>
  4050ec:	ldr	w8, [sp, #660]
  4050f0:	add	w8, w8, #0x1
  4050f4:	str	w8, [sp, #660]
  4050f8:	b	405058 <sqrt@plt+0x3248>
  4050fc:	ldr	x8, [sp, #56]
  405100:	add	x0, x8, #0x40
  405104:	mov	w1, #0x5d                  	// #93
  405108:	bl	402c44 <sqrt@plt+0xe34>
  40510c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405110:	add	x1, x1, #0xf12
  405114:	bl	4034ec <sqrt@plt+0x16dc>
  405118:	ldr	x8, [sp, #72]
  40511c:	ldr	x9, [x8]
  405120:	mov	x0, x9
  405124:	bl	401a40 <fclose@plt>
  405128:	add	sp, sp, #0xab0
  40512c:	ldr	x28, [sp, #16]
  405130:	ldp	x29, x30, [sp], #32
  405134:	ret
  405138:	sub	sp, sp, #0x20
  40513c:	stp	x29, x30, [sp, #16]
  405140:	add	x29, sp, #0x10
  405144:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  405148:	add	x8, x8, #0x380
  40514c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  405150:	add	x1, x1, #0x3b0
  405154:	stur	w0, [x29, #-4]
  405158:	ldur	w2, [x29, #-4]
  40515c:	mov	x0, x8
  405160:	str	x8, [sp]
  405164:	bl	401af0 <sprintf@plt>
  405168:	ldr	x8, [sp]
  40516c:	mov	x0, x8
  405170:	ldp	x29, x30, [sp, #16]
  405174:	add	sp, sp, #0x20
  405178:	ret
  40517c:	sub	sp, sp, #0x50
  405180:	stp	x29, x30, [sp, #64]
  405184:	add	x29, sp, #0x40
  405188:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  40518c:	add	x8, x8, #0xae2
  405190:	stur	x0, [x29, #-8]
  405194:	stur	x1, [x29, #-16]
  405198:	ldur	x9, [x29, #-8]
  40519c:	add	x0, x9, #0x40
  4051a0:	ldur	x9, [x29, #-16]
  4051a4:	ldr	x1, [x9, #120]
  4051a8:	stur	x8, [x29, #-24]
  4051ac:	bl	4036f0 <sqrt@plt+0x18e0>
  4051b0:	ldur	x8, [x29, #-16]
  4051b4:	ldr	w10, [x8, #104]
  4051b8:	str	x0, [sp, #32]
  4051bc:	mov	w0, w10
  4051c0:	bl	405138 <sqrt@plt+0x3328>
  4051c4:	ldr	x1, [sp, #32]
  4051c8:	str	x0, [sp, #24]
  4051cc:	mov	x0, x1
  4051d0:	ldr	x1, [sp, #24]
  4051d4:	bl	4034ec <sqrt@plt+0x16dc>
  4051d8:	ldur	x8, [x29, #-16]
  4051dc:	str	x0, [sp, #16]
  4051e0:	mov	x0, x8
  4051e4:	bl	41442c <sqrt@plt+0x1261c>
  4051e8:	ldr	x1, [sp, #16]
  4051ec:	str	x0, [sp, #8]
  4051f0:	mov	x0, x1
  4051f4:	ldr	x1, [sp, #8]
  4051f8:	bl	4036f0 <sqrt@plt+0x18e0>
  4051fc:	ldur	x1, [x29, #-24]
  405200:	bl	4034ec <sqrt@plt+0x16dc>
  405204:	ldp	x29, x30, [sp, #64]
  405208:	add	sp, sp, #0x50
  40520c:	ret
  405210:	sub	sp, sp, #0x50
  405214:	stp	x29, x30, [sp, #64]
  405218:	add	x29, sp, #0x40
  40521c:	stur	x0, [x29, #-8]
  405220:	ldur	x8, [x29, #-8]
  405224:	ldr	w9, [x8, #2148]
  405228:	str	x8, [sp, #16]
  40522c:	cbnz	w9, 405234 <sqrt@plt+0x3424>
  405230:	b	405350 <sqrt@plt+0x3540>
  405234:	ldr	x8, [sp, #16]
  405238:	ldrsw	x0, [x8, #2148]
  40523c:	bl	401980 <_Znam@plt>
  405240:	stur	x0, [x29, #-16]
  405244:	stur	wzr, [x29, #-20]
  405248:	ldur	w8, [x29, #-20]
  40524c:	ldr	x9, [sp, #16]
  405250:	ldr	w10, [x9, #2148]
  405254:	cmp	w8, w10
  405258:	b.ge	405280 <sqrt@plt+0x3470>  // b.tcont
  40525c:	ldur	x8, [x29, #-16]
  405260:	ldursw	x9, [x29, #-20]
  405264:	add	x8, x8, x9
  405268:	mov	w10, #0x0                   	// #0
  40526c:	strb	w10, [x8]
  405270:	ldur	w8, [x29, #-20]
  405274:	add	w8, w8, #0x1
  405278:	stur	w8, [x29, #-20]
  40527c:	b	405248 <sqrt@plt+0x3438>
  405280:	ldr	x8, [sp, #16]
  405284:	ldr	x9, [x8, #8]
  405288:	str	x9, [sp, #32]
  40528c:	ldr	x8, [sp, #32]
  405290:	cbz	x8, 40533c <sqrt@plt+0x352c>
  405294:	ldr	x8, [sp, #32]
  405298:	ldr	x8, [x8]
  40529c:	ldr	w9, [x8, #104]
  4052a0:	str	w9, [sp, #28]
  4052a4:	ldr	w9, [sp, #28]
  4052a8:	cmp	w9, #0x0
  4052ac:	cset	w9, lt  // lt = tstop
  4052b0:	tbnz	w9, #0, 40532c <sqrt@plt+0x351c>
  4052b4:	ldr	w8, [sp, #28]
  4052b8:	ldr	x9, [sp, #16]
  4052bc:	ldr	w10, [x9, #2148]
  4052c0:	cmp	w8, w10
  4052c4:	cset	w8, lt  // lt = tstop
  4052c8:	and	w0, w8, #0x1
  4052cc:	mov	w1, #0x349                 	// #841
  4052d0:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  4052d4:	add	x2, x2, #0x9bc
  4052d8:	bl	408a60 <sqrt@plt+0x6c50>
  4052dc:	ldur	x9, [x29, #-16]
  4052e0:	ldrsw	x11, [sp, #28]
  4052e4:	add	x9, x9, x11
  4052e8:	ldrb	w8, [x9]
  4052ec:	cbnz	w8, 40531c <sqrt@plt+0x350c>
  4052f0:	ldur	x8, [x29, #-16]
  4052f4:	ldrsw	x9, [sp, #28]
  4052f8:	add	x8, x8, x9
  4052fc:	mov	w10, #0x1                   	// #1
  405300:	strb	w10, [x8]
  405304:	ldr	x8, [sp, #32]
  405308:	ldr	x8, [x8]
  40530c:	ldr	x1, [x8, #112]
  405310:	ldr	w2, [sp, #28]
  405314:	ldr	x0, [sp, #16]
  405318:	bl	404df4 <sqrt@plt+0x2fe4>
  40531c:	ldr	x8, [sp, #32]
  405320:	ldr	x1, [x8]
  405324:	ldr	x0, [sp, #16]
  405328:	bl	40517c <sqrt@plt+0x336c>
  40532c:	ldr	x8, [sp, #32]
  405330:	ldr	x8, [x8, #8]
  405334:	str	x8, [sp, #32]
  405338:	b	40528c <sqrt@plt+0x347c>
  40533c:	ldur	x8, [x29, #-16]
  405340:	str	x8, [sp, #8]
  405344:	cbz	x8, 405350 <sqrt@plt+0x3540>
  405348:	ldr	x0, [sp, #8]
  40534c:	bl	401c60 <_ZdaPv@plt>
  405350:	ldp	x29, x30, [sp, #64]
  405354:	add	sp, sp, #0x50
  405358:	ret
  40535c:	sub	sp, sp, #0x40
  405360:	stp	x29, x30, [sp, #48]
  405364:	add	x29, sp, #0x30
  405368:	mov	w8, #0x356                 	// #854
  40536c:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  405370:	add	x2, x2, #0x9bc
  405374:	stur	x0, [x29, #-8]
  405378:	stur	x1, [x29, #-16]
  40537c:	ldur	x9, [x29, #-8]
  405380:	ldur	x10, [x29, #-16]
  405384:	add	x10, x10, #0x18
  405388:	cmp	x10, #0x0
  40538c:	cset	w11, ne  // ne = any
  405390:	and	w0, w11, #0x1
  405394:	mov	w1, w8
  405398:	str	x9, [sp, #16]
  40539c:	bl	408a60 <sqrt@plt+0x6c50>
  4053a0:	ldr	x9, [sp, #16]
  4053a4:	add	x0, x9, #0x40
  4053a8:	ldur	x10, [x29, #-16]
  4053ac:	ldr	w8, [x10, #12]
  4053b0:	str	x0, [sp, #8]
  4053b4:	mov	w0, w8
  4053b8:	bl	405480 <sqrt@plt+0x3670>
  4053bc:	ldr	x9, [sp, #8]
  4053c0:	str	x0, [sp]
  4053c4:	mov	x0, x9
  4053c8:	ldr	x1, [sp]
  4053cc:	bl	4036f0 <sqrt@plt+0x18e0>
  4053d0:	mov	w1, #0x5b                  	// #91
  4053d4:	bl	402c44 <sqrt@plt+0xe34>
  4053d8:	stur	wzr, [x29, #-20]
  4053dc:	ldur	w8, [x29, #-20]
  4053e0:	cmp	w8, #0x100
  4053e4:	b.ge	405458 <sqrt@plt+0x3648>  // b.tcont
  4053e8:	ldur	x8, [x29, #-16]
  4053ec:	add	x8, x8, #0x18
  4053f0:	ldursw	x9, [x29, #-20]
  4053f4:	mov	x10, #0x8                   	// #8
  4053f8:	mul	x9, x10, x9
  4053fc:	add	x8, x8, x9
  405400:	ldr	x8, [x8]
  405404:	cbz	x8, 405434 <sqrt@plt+0x3624>
  405408:	ldr	x8, [sp, #16]
  40540c:	add	x0, x8, #0x40
  405410:	ldur	x9, [x29, #-16]
  405414:	add	x9, x9, #0x18
  405418:	ldursw	x10, [x29, #-20]
  40541c:	mov	x11, #0x8                   	// #8
  405420:	mul	x10, x11, x10
  405424:	add	x9, x9, x10
  405428:	ldr	x1, [x9]
  40542c:	bl	4036f0 <sqrt@plt+0x18e0>
  405430:	b	405448 <sqrt@plt+0x3638>
  405434:	ldr	x8, [sp, #16]
  405438:	add	x0, x8, #0x40
  40543c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405440:	add	x1, x1, #0xada
  405444:	bl	4036f0 <sqrt@plt+0x18e0>
  405448:	ldur	w8, [x29, #-20]
  40544c:	add	w8, w8, #0x1
  405450:	stur	w8, [x29, #-20]
  405454:	b	4053dc <sqrt@plt+0x35cc>
  405458:	ldr	x8, [sp, #16]
  40545c:	add	x0, x8, #0x40
  405460:	mov	w1, #0x5d                  	// #93
  405464:	bl	402c44 <sqrt@plt+0xe34>
  405468:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40546c:	add	x1, x1, #0xf12
  405470:	bl	4034ec <sqrt@plt+0x16dc>
  405474:	ldp	x29, x30, [sp, #48]
  405478:	add	sp, sp, #0x40
  40547c:	ret
  405480:	sub	sp, sp, #0x20
  405484:	stp	x29, x30, [sp, #16]
  405488:	add	x29, sp, #0x10
  40548c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  405490:	add	x8, x8, #0x38e
  405494:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  405498:	add	x1, x1, #0x3ad
  40549c:	stur	w0, [x29, #-4]
  4054a0:	ldur	w2, [x29, #-4]
  4054a4:	mov	x0, x8
  4054a8:	str	x8, [sp]
  4054ac:	bl	401af0 <sprintf@plt>
  4054b0:	ldr	x8, [sp]
  4054b4:	mov	x0, x8
  4054b8:	ldp	x29, x30, [sp, #16]
  4054bc:	add	sp, sp, #0x20
  4054c0:	ret
  4054c4:	sub	sp, sp, #0xb0
  4054c8:	stp	x29, x30, [sp, #160]
  4054cc:	add	x29, sp, #0xa0
  4054d0:	stur	x0, [x29, #-8]
  4054d4:	stur	x1, [x29, #-16]
  4054d8:	ldur	x8, [x29, #-8]
  4054dc:	stur	wzr, [x29, #-32]
  4054e0:	str	x8, [sp, #56]
  4054e4:	ldur	w8, [x29, #-32]
  4054e8:	ldr	x9, [sp, #56]
  4054ec:	ldr	w10, [x9, #2144]
  4054f0:	cmp	w8, w10
  4054f4:	b.ge	405560 <sqrt@plt+0x3750>  // b.tcont
  4054f8:	ldur	x0, [x29, #-16]
  4054fc:	ldr	x8, [sp, #56]
  405500:	add	x9, x8, #0x220
  405504:	ldursw	x10, [x29, #-32]
  405508:	mov	x11, #0x20                  	// #32
  40550c:	mul	x10, x11, x10
  405510:	add	x1, x9, x10
  405514:	bl	403b48 <sqrt@plt+0x1d38>
  405518:	cbz	w0, 405550 <sqrt@plt+0x3740>
  40551c:	ldur	w2, [x29, #-32]
  405520:	sub	x8, x29, #0x1c
  405524:	mov	x0, x8
  405528:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40552c:	add	x1, x1, #0xae5
  405530:	str	x8, [sp, #48]
  405534:	bl	401af0 <sprintf@plt>
  405538:	ldr	x8, [sp, #56]
  40553c:	add	x9, x8, #0x40
  405540:	mov	x0, x9
  405544:	ldr	x1, [sp, #48]
  405548:	bl	4034ec <sqrt@plt+0x16dc>
  40554c:	b	405844 <sqrt@plt+0x3a34>
  405550:	ldur	w8, [x29, #-32]
  405554:	add	w8, w8, #0x1
  405558:	stur	w8, [x29, #-32]
  40555c:	b	4054e4 <sqrt@plt+0x36d4>
  405560:	ldr	x8, [sp, #56]
  405564:	ldr	w9, [x8, #2144]
  405568:	cmp	w9, #0x32
  40556c:	b.lt	405578 <sqrt@plt+0x3768>  // b.tstop
  405570:	ldr	x8, [sp, #56]
  405574:	str	wzr, [x8, #2144]
  405578:	ldr	x8, [sp, #56]
  40557c:	ldr	w2, [x8, #2144]
  405580:	sub	x9, x29, #0x1c
  405584:	mov	x0, x9
  405588:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40558c:	add	x1, x1, #0xae5
  405590:	str	x9, [sp, #40]
  405594:	bl	401af0 <sprintf@plt>
  405598:	ldr	x8, [sp, #56]
  40559c:	add	x9, x8, #0x40
  4055a0:	mov	x0, x9
  4055a4:	ldr	x1, [sp, #40]
  4055a8:	bl	4036f0 <sqrt@plt+0x18e0>
  4055ac:	ldur	x8, [x29, #-16]
  4055b0:	ldr	x8, [x8]
  4055b4:	mov	x0, x8
  4055b8:	bl	41442c <sqrt@plt+0x1261c>
  4055bc:	stur	x0, [x29, #-40]
  4055c0:	ldur	x8, [x29, #-40]
  4055c4:	cbnz	x8, 40560c <sqrt@plt+0x37fc>
  4055c8:	ldur	x8, [x29, #-16]
  4055cc:	ldr	x0, [x8]
  4055d0:	bl	414414 <sqrt@plt+0x12604>
  4055d4:	sub	x8, x29, #0x38
  4055d8:	str	x0, [sp, #32]
  4055dc:	mov	x0, x8
  4055e0:	ldr	x1, [sp, #32]
  4055e4:	str	x8, [sp, #24]
  4055e8:	bl	412278 <sqrt@plt+0x10468>
  4055ec:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  4055f0:	add	x0, x0, #0xae9
  4055f4:	ldr	x1, [sp, #24]
  4055f8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4055fc:	add	x8, x8, #0x30
  405600:	mov	x2, x8
  405604:	mov	x3, x8
  405608:	bl	412740 <sqrt@plt+0x10930>
  40560c:	ldur	x8, [x29, #-16]
  405610:	ldr	x8, [x8]
  405614:	ldr	x8, [x8, #112]
  405618:	stur	x8, [x29, #-64]
  40561c:	ldur	x8, [x29, #-16]
  405620:	ldr	x8, [x8, #8]
  405624:	cbnz	x8, 4056b8 <sqrt@plt+0x38a8>
  405628:	ldur	x8, [x29, #-64]
  40562c:	cbz	x8, 4056b4 <sqrt@plt+0x38a4>
  405630:	ldur	x8, [x29, #-16]
  405634:	ldr	x8, [x8]
  405638:	ldr	x8, [x8, #120]
  40563c:	stur	x8, [x29, #-72]
  405640:	ldur	x8, [x29, #-72]
  405644:	cbnz	x8, 4056ac <sqrt@plt+0x389c>
  405648:	ldur	x8, [x29, #-16]
  40564c:	ldr	x1, [x8]
  405650:	ldr	x0, [sp, #56]
  405654:	bl	40406c <sqrt@plt+0x225c>
  405658:	stur	w0, [x29, #-76]
  40565c:	ldur	x0, [x29, #-40]
  405660:	bl	4019e0 <strlen@plt>
  405664:	add	x8, x0, #0x1
  405668:	add	x8, x8, #0xa
  40566c:	add	x0, x8, #0x1
  405670:	bl	401980 <_Znam@plt>
  405674:	str	x0, [sp, #72]
  405678:	ldr	x0, [sp, #72]
  40567c:	ldur	x2, [x29, #-40]
  405680:	ldur	w3, [x29, #-76]
  405684:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405688:	add	x1, x1, #0xb11
  40568c:	bl	401af0 <sprintf@plt>
  405690:	ldr	x8, [sp, #72]
  405694:	stur	x8, [x29, #-40]
  405698:	ldr	x8, [sp, #72]
  40569c:	ldur	x9, [x29, #-16]
  4056a0:	ldr	x9, [x9]
  4056a4:	str	x8, [x9, #120]
  4056a8:	b	4056b4 <sqrt@plt+0x38a4>
  4056ac:	ldur	x8, [x29, #-72]
  4056b0:	stur	x8, [x29, #-40]
  4056b4:	b	4056d0 <sqrt@plt+0x38c0>
  4056b8:	ldur	x8, [x29, #-16]
  4056bc:	ldr	x1, [x8, #8]
  4056c0:	ldur	x2, [x29, #-40]
  4056c4:	ldr	x0, [sp, #56]
  4056c8:	bl	4042fc <sqrt@plt+0x24ec>
  4056cc:	stur	x0, [x29, #-40]
  4056d0:	ldr	x8, [sp, #56]
  4056d4:	add	x0, x8, #0x40
  4056d8:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4056dc:	add	x9, x9, #0x58
  4056e0:	ldr	w10, [x9]
  4056e4:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  4056e8:	add	x9, x9, #0x6f8
  4056ec:	ldr	w11, [x9]
  4056f0:	mov	w12, #0x48                  	// #72
  4056f4:	mul	w11, w12, w11
  4056f8:	sdiv	w10, w10, w11
  4056fc:	ldur	x9, [x29, #-16]
  405700:	ldr	w11, [x9, #16]
  405704:	mul	w1, w10, w11
  405708:	bl	403284 <sqrt@plt+0x1474>
  40570c:	ldur	x8, [x29, #-16]
  405710:	ldr	w10, [x8, #20]
  405714:	cbnz	w10, 405724 <sqrt@plt+0x3914>
  405718:	ldur	x8, [x29, #-16]
  40571c:	ldr	w9, [x8, #24]
  405720:	cbz	w9, 4057f0 <sqrt@plt+0x39e0>
  405724:	ldur	x8, [x29, #-16]
  405728:	ldr	w9, [x8, #20]
  40572c:	cbnz	w9, 405740 <sqrt@plt+0x3930>
  405730:	ldur	x8, [x29, #-16]
  405734:	ldr	w9, [x8, #16]
  405738:	str	w9, [sp, #20]
  40573c:	b	40574c <sqrt@plt+0x393c>
  405740:	ldur	x8, [x29, #-16]
  405744:	ldr	w9, [x8, #20]
  405748:	str	w9, [sp, #20]
  40574c:	ldr	w8, [sp, #20]
  405750:	str	w8, [sp, #68]
  405754:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  405758:	add	x9, x9, #0x58
  40575c:	ldr	w8, [x9]
  405760:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  405764:	add	x9, x9, #0x6f8
  405768:	ldr	w10, [x9]
  40576c:	mov	w11, #0x48                  	// #72
  405770:	mul	w10, w11, w10
  405774:	sdiv	w8, w8, w10
  405778:	ldr	w10, [sp, #68]
  40577c:	mul	w8, w10, w8
  405780:	str	w8, [sp, #68]
  405784:	ldr	w8, [sp, #68]
  405788:	scvtf	d0, w8
  40578c:	ldur	x9, [x29, #-16]
  405790:	ldr	w8, [x9, #24]
  405794:	scvtf	d1, w8
  405798:	str	d0, [sp, #8]
  40579c:	mov	v0.16b, v1.16b
  4057a0:	bl	402778 <sqrt@plt+0x968>
  4057a4:	bl	401d50 <tan@plt>
  4057a8:	ldr	d1, [sp, #8]
  4057ac:	fmul	d0, d1, d0
  4057b0:	fmov	d2, #5.000000000000000000e-01
  4057b4:	fadd	d0, d0, d2
  4057b8:	fcvtzs	w8, d0
  4057bc:	str	w8, [sp, #64]
  4057c0:	ldr	x9, [sp, #56]
  4057c4:	add	x0, x9, #0x40
  4057c8:	ldr	w1, [sp, #64]
  4057cc:	bl	403284 <sqrt@plt+0x1474>
  4057d0:	ldr	w1, [sp, #68]
  4057d4:	bl	403284 <sqrt@plt+0x1474>
  4057d8:	ldur	x1, [x29, #-40]
  4057dc:	bl	4036f0 <sqrt@plt+0x18e0>
  4057e0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4057e4:	add	x1, x1, #0xb17
  4057e8:	bl	4034ec <sqrt@plt+0x16dc>
  4057ec:	b	40580c <sqrt@plt+0x39fc>
  4057f0:	ldr	x8, [sp, #56]
  4057f4:	add	x0, x8, #0x40
  4057f8:	ldur	x1, [x29, #-40]
  4057fc:	bl	4036f0 <sqrt@plt+0x18e0>
  405800:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405804:	add	x1, x1, #0xb1a
  405808:	bl	4034ec <sqrt@plt+0x16dc>
  40580c:	ldur	x8, [x29, #-16]
  405810:	ldr	x9, [sp, #56]
  405814:	add	x10, x9, #0x220
  405818:	ldrsw	x11, [x9, #2144]
  40581c:	mov	w12, w11
  405820:	add	w12, w12, #0x1
  405824:	str	w12, [x9, #2144]
  405828:	mov	x13, #0x20                  	// #32
  40582c:	mul	x11, x13, x11
  405830:	add	x10, x10, x11
  405834:	ldr	q0, [x8]
  405838:	str	q0, [x10]
  40583c:	ldur	q0, [x8, #12]
  405840:	stur	q0, [x10, #12]
  405844:	ldp	x29, x30, [sp, #160]
  405848:	add	sp, sp, #0xb0
  40584c:	ret
  405850:	sub	sp, sp, #0x30
  405854:	stp	x29, x30, [sp, #32]
  405858:	add	x29, sp, #0x20
  40585c:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  405860:	add	x8, x8, #0x946
  405864:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x296c>
  405868:	add	x9, x9, #0xf12
  40586c:	stur	x0, [x29, #-8]
  405870:	sturb	w1, [x29, #-9]
  405874:	ldur	x10, [x29, #-8]
  405878:	add	x0, x10, #0x40
  40587c:	mov	x1, x8
  405880:	str	x9, [sp, #8]
  405884:	bl	4036f0 <sqrt@plt+0x18e0>
  405888:	ldurb	w1, [x29, #-9]
  40588c:	bl	40317c <sqrt@plt+0x136c>
  405890:	ldr	x1, [sp, #8]
  405894:	bl	4034ec <sqrt@plt+0x16dc>
  405898:	ldp	x29, x30, [sp, #32]
  40589c:	add	sp, sp, #0x30
  4058a0:	ret
  4058a4:	sub	sp, sp, #0x30
  4058a8:	stp	x29, x30, [sp, #32]
  4058ac:	add	x29, sp, #0x20
  4058b0:	mov	w8, #0xffffffff            	// #-1
  4058b4:	stur	x0, [x29, #-8]
  4058b8:	ldur	x9, [x29, #-8]
  4058bc:	mov	x0, x9
  4058c0:	stur	w8, [x29, #-12]
  4058c4:	str	x9, [sp, #8]
  4058c8:	bl	4048a0 <sqrt@plt+0x2a90>
  4058cc:	ldur	w8, [x29, #-12]
  4058d0:	ldr	x9, [sp, #8]
  4058d4:	str	w8, [x9, #520]
  4058d8:	str	w8, [x9, #524]
  4058dc:	ldp	x29, x30, [sp, #32]
  4058e0:	add	sp, sp, #0x30
  4058e4:	ret
  4058e8:	sub	sp, sp, #0x30
  4058ec:	stp	x29, x30, [sp, #32]
  4058f0:	add	x29, sp, #0x20
  4058f4:	stur	x0, [x29, #-8]
  4058f8:	str	x1, [sp, #16]
  4058fc:	ldur	x8, [x29, #-8]
  405900:	ldr	w9, [x8, #532]
  405904:	cmp	w9, #0x0
  405908:	cset	w9, ge  // ge = tcont
  40590c:	str	x8, [sp]
  405910:	tbnz	w9, #0, 4059b0 <sqrt@plt+0x3ba0>
  405914:	ldr	x8, [sp]
  405918:	ldr	w9, [x8, #528]
  40591c:	ldr	x10, [sp, #16]
  405920:	ldr	w11, [x10, #4]
  405924:	cmp	w9, w11
  405928:	b.eq	4059ac <sqrt@plt+0x3b9c>  // b.none
  40592c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  405930:	add	x8, x8, #0x58
  405934:	ldr	w9, [x8]
  405938:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40593c:	add	x8, x8, #0x6f8
  405940:	ldr	w10, [x8]
  405944:	mov	w11, #0x48                  	// #72
  405948:	mul	w10, w11, w10
  40594c:	sdiv	w9, w9, w10
  405950:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  405954:	add	x8, x8, #0x260
  405958:	ldr	w10, [x8]
  40595c:	mul	w9, w9, w10
  405960:	ldr	x8, [sp, #16]
  405964:	ldr	w10, [x8, #4]
  405968:	mul	w9, w9, w10
  40596c:	mov	w10, #0x3e8                 	// #1000
  405970:	sdiv	w9, w9, w10
  405974:	str	w9, [sp, #12]
  405978:	ldr	x8, [sp]
  40597c:	add	x0, x8, #0x40
  405980:	ldr	w1, [sp, #12]
  405984:	bl	403284 <sqrt@plt+0x1474>
  405988:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40598c:	add	x1, x1, #0xb1d
  405990:	bl	4034ec <sqrt@plt+0x16dc>
  405994:	ldr	x8, [sp, #16]
  405998:	ldr	w9, [x8, #4]
  40599c:	ldr	x8, [sp]
  4059a0:	str	w9, [x8, #528]
  4059a4:	mov	w9, #0xffffffff            	// #-1
  4059a8:	str	w9, [x8, #536]
  4059ac:	b	4059f4 <sqrt@plt+0x3be4>
  4059b0:	ldr	x8, [sp]
  4059b4:	ldr	w9, [x8, #536]
  4059b8:	ldr	w10, [x8, #532]
  4059bc:	cmp	w9, w10
  4059c0:	b.eq	4059f4 <sqrt@plt+0x3be4>  // b.none
  4059c4:	ldr	x8, [sp]
  4059c8:	add	x0, x8, #0x40
  4059cc:	ldr	w1, [x8, #532]
  4059d0:	bl	403284 <sqrt@plt+0x1474>
  4059d4:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4059d8:	add	x1, x1, #0xb1d
  4059dc:	bl	4034ec <sqrt@plt+0x16dc>
  4059e0:	ldr	x8, [sp]
  4059e4:	ldr	w9, [x8, #532]
  4059e8:	str	w9, [x8, #536]
  4059ec:	mov	w9, #0xffffffff            	// #-1
  4059f0:	str	w9, [x8, #528]
  4059f4:	ldr	x8, [sp]
  4059f8:	add	x0, x8, #0x1b8
  4059fc:	ldr	x9, [sp, #16]
  405a00:	ldr	x1, [x9, #24]
  405a04:	bl	410c34 <sqrt@plt+0xee24>
  405a08:	cbz	w0, 405a24 <sqrt@plt+0x3c14>
  405a0c:	ldr	x8, [sp, #16]
  405a10:	ldr	x1, [x8, #24]
  405a14:	ldr	x0, [sp]
  405a18:	mov	w9, wzr
  405a1c:	mov	w2, w9
  405a20:	bl	404c50 <sqrt@plt+0x2e40>
  405a24:	ldp	x29, x30, [sp, #32]
  405a28:	add	sp, sp, #0x30
  405a2c:	ret
  405a30:	sub	sp, sp, #0x30
  405a34:	stp	x29, x30, [sp, #32]
  405a38:	add	x29, sp, #0x20
  405a3c:	stur	x0, [x29, #-8]
  405a40:	str	x1, [sp, #16]
  405a44:	ldur	x8, [x29, #-8]
  405a48:	add	x0, x8, #0x1b8
  405a4c:	ldr	x9, [sp, #16]
  405a50:	ldr	x1, [x9, #32]
  405a54:	str	x8, [sp, #8]
  405a58:	bl	410a80 <sqrt@plt+0xec70>
  405a5c:	cbz	w0, 405a78 <sqrt@plt+0x3c68>
  405a60:	ldr	x8, [sp, #8]
  405a64:	add	x0, x8, #0x40
  405a68:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405a6c:	add	x1, x1, #0xb20
  405a70:	bl	4034ec <sqrt@plt+0x16dc>
  405a74:	b	405a8c <sqrt@plt+0x3c7c>
  405a78:	ldr	x8, [sp, #16]
  405a7c:	ldr	x1, [x8, #32]
  405a80:	ldr	x0, [sp, #8]
  405a84:	mov	w2, #0x1                   	// #1
  405a88:	bl	404c50 <sqrt@plt+0x2e40>
  405a8c:	ldp	x29, x30, [sp, #32]
  405a90:	add	sp, sp, #0x30
  405a94:	ret
  405a98:	sub	sp, sp, #0xd0
  405a9c:	stp	x29, x30, [sp, #192]
  405aa0:	add	x29, sp, #0xc0
  405aa4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  405aa8:	add	x8, x8, #0x30
  405aac:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x296c>
  405ab0:	add	x9, x9, #0xbd1
  405ab4:	adrp	x10, 41e000 <_ZdlPvm@@Base+0x296c>
  405ab8:	add	x10, x10, #0xb42
  405abc:	stur	x0, [x29, #-8]
  405ac0:	stur	w1, [x29, #-12]
  405ac4:	stur	x2, [x29, #-24]
  405ac8:	stur	w3, [x29, #-28]
  405acc:	stur	x4, [x29, #-40]
  405ad0:	ldur	x11, [x29, #-8]
  405ad4:	ldr	w12, [x11, #2208]
  405ad8:	cmp	w12, #0x0
  405adc:	cset	w12, le
  405ae0:	str	x8, [sp, #88]
  405ae4:	str	x9, [sp, #80]
  405ae8:	str	x10, [sp, #72]
  405aec:	str	x11, [sp, #64]
  405af0:	tbnz	w12, #0, 405af8 <sqrt@plt+0x3ce8>
  405af4:	b	4063c8 <sqrt@plt+0x45b8>
  405af8:	ldr	x0, [sp, #64]
  405afc:	bl	4048a0 <sqrt@plt+0x2a90>
  405b00:	stur	wzr, [x29, #-44]
  405b04:	ldur	w8, [x29, #-12]
  405b08:	subs	w8, w8, #0x43
  405b0c:	mov	w9, w8
  405b10:	ubfx	x9, x9, #0, #32
  405b14:	cmp	x9, #0x3b
  405b18:	str	x9, [sp, #56]
  405b1c:	b.hi	406388 <sqrt@plt+0x4578>  // b.pmore
  405b20:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  405b24:	add	x8, x8, #0x760
  405b28:	ldr	x11, [sp, #56]
  405b2c:	ldrsw	x10, [x8, x11, lsl #2]
  405b30:	add	x9, x8, x10
  405b34:	br	x9
  405b38:	mov	w8, #0x1                   	// #1
  405b3c:	stur	w8, [x29, #-44]
  405b40:	ldur	w8, [x29, #-28]
  405b44:	cmp	w8, #0x1
  405b48:	b.eq	405b80 <sqrt@plt+0x3d70>  // b.none
  405b4c:	ldur	w8, [x29, #-12]
  405b50:	cmp	w8, #0x43
  405b54:	b.ne	405b64 <sqrt@plt+0x3d54>  // b.any
  405b58:	ldur	w8, [x29, #-28]
  405b5c:	cmp	w8, #0x2
  405b60:	b.eq	405b80 <sqrt@plt+0x3d70>  // b.none
  405b64:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  405b68:	add	x0, x0, #0xb23
  405b6c:	ldr	x1, [sp, #88]
  405b70:	ldr	x2, [sp, #88]
  405b74:	ldr	x3, [sp, #88]
  405b78:	bl	412650 <sqrt@plt+0x10840>
  405b7c:	b	4063b8 <sqrt@plt+0x45a8>
  405b80:	ldr	x8, [sp, #64]
  405b84:	add	x0, x8, #0x40
  405b88:	ldur	x9, [x29, #-40]
  405b8c:	ldr	w10, [x9, #8]
  405b90:	ldur	x9, [x29, #-24]
  405b94:	ldr	w11, [x9]
  405b98:	mov	w12, #0x2                   	// #2
  405b9c:	sdiv	w11, w11, w12
  405ba0:	add	w1, w10, w11
  405ba4:	str	w12, [sp, #52]
  405ba8:	bl	403284 <sqrt@plt+0x1474>
  405bac:	ldur	x8, [x29, #-40]
  405bb0:	ldr	w1, [x8, #12]
  405bb4:	bl	403284 <sqrt@plt+0x1474>
  405bb8:	ldur	x8, [x29, #-24]
  405bbc:	ldr	w10, [x8]
  405bc0:	ldr	w11, [sp, #52]
  405bc4:	sdiv	w1, w10, w11
  405bc8:	bl	403284 <sqrt@plt+0x1474>
  405bcc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  405bd0:	add	x1, x1, #0x528
  405bd4:	bl	4034ec <sqrt@plt+0x16dc>
  405bd8:	ldur	w10, [x29, #-44]
  405bdc:	cbz	w10, 405bf0 <sqrt@plt+0x3de0>
  405be0:	ldur	x1, [x29, #-40]
  405be4:	ldr	x0, [sp, #64]
  405be8:	bl	405a30 <sqrt@plt+0x3c20>
  405bec:	b	405c0c <sqrt@plt+0x3dfc>
  405bf0:	ldur	x1, [x29, #-40]
  405bf4:	ldr	x0, [sp, #64]
  405bf8:	bl	4058e8 <sqrt@plt+0x3ad8>
  405bfc:	ldr	x8, [sp, #64]
  405c00:	add	x0, x8, #0x40
  405c04:	ldr	x1, [sp, #72]
  405c08:	bl	4034ec <sqrt@plt+0x16dc>
  405c0c:	b	4063b8 <sqrt@plt+0x45a8>
  405c10:	ldur	w8, [x29, #-28]
  405c14:	cmp	w8, #0x2
  405c18:	b.eq	405c38 <sqrt@plt+0x3e28>  // b.none
  405c1c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  405c20:	add	x0, x0, #0xb45
  405c24:	ldr	x1, [sp, #88]
  405c28:	ldr	x2, [sp, #88]
  405c2c:	ldr	x3, [sp, #88]
  405c30:	bl	412650 <sqrt@plt+0x10840>
  405c34:	b	4063b8 <sqrt@plt+0x45a8>
  405c38:	ldur	x1, [x29, #-40]
  405c3c:	ldr	x0, [sp, #64]
  405c40:	bl	4058e8 <sqrt@plt+0x3ad8>
  405c44:	ldr	x8, [sp, #64]
  405c48:	add	x0, x8, #0x40
  405c4c:	ldur	x9, [x29, #-24]
  405c50:	ldr	w10, [x9]
  405c54:	ldur	x9, [x29, #-40]
  405c58:	ldr	w11, [x9, #8]
  405c5c:	add	w1, w10, w11
  405c60:	bl	403284 <sqrt@plt+0x1474>
  405c64:	ldur	x8, [x29, #-24]
  405c68:	ldr	w10, [x8, #4]
  405c6c:	ldur	x8, [x29, #-40]
  405c70:	ldr	w11, [x8, #12]
  405c74:	add	w1, w10, w11
  405c78:	bl	403284 <sqrt@plt+0x1474>
  405c7c:	ldur	x8, [x29, #-40]
  405c80:	ldr	w1, [x8, #8]
  405c84:	bl	403284 <sqrt@plt+0x1474>
  405c88:	ldur	x8, [x29, #-40]
  405c8c:	ldr	w1, [x8, #12]
  405c90:	bl	403284 <sqrt@plt+0x1474>
  405c94:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405c98:	add	x1, x1, #0xb63
  405c9c:	bl	4034ec <sqrt@plt+0x16dc>
  405ca0:	b	4063b8 <sqrt@plt+0x45a8>
  405ca4:	mov	w8, #0x1                   	// #1
  405ca8:	stur	w8, [x29, #-44]
  405cac:	ldur	w8, [x29, #-28]
  405cb0:	cmp	w8, #0x2
  405cb4:	b.eq	405cd4 <sqrt@plt+0x3ec4>  // b.none
  405cb8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  405cbc:	add	x0, x0, #0xb66
  405cc0:	ldr	x1, [sp, #88]
  405cc4:	ldr	x2, [sp, #88]
  405cc8:	ldr	x3, [sp, #88]
  405ccc:	bl	412650 <sqrt@plt+0x10840>
  405cd0:	b	4063b8 <sqrt@plt+0x45a8>
  405cd4:	ldr	x8, [sp, #64]
  405cd8:	add	x0, x8, #0x40
  405cdc:	ldur	x9, [x29, #-24]
  405ce0:	ldr	w1, [x9]
  405ce4:	bl	403284 <sqrt@plt+0x1474>
  405ce8:	ldur	x8, [x29, #-24]
  405cec:	ldr	w1, [x8, #4]
  405cf0:	bl	403284 <sqrt@plt+0x1474>
  405cf4:	ldur	x8, [x29, #-40]
  405cf8:	ldr	w10, [x8, #8]
  405cfc:	ldur	x8, [x29, #-24]
  405d00:	ldr	w11, [x8]
  405d04:	mov	w12, #0x2                   	// #2
  405d08:	sdiv	w11, w11, w12
  405d0c:	add	w1, w10, w11
  405d10:	bl	403284 <sqrt@plt+0x1474>
  405d14:	ldur	x8, [x29, #-40]
  405d18:	ldr	w1, [x8, #12]
  405d1c:	bl	403284 <sqrt@plt+0x1474>
  405d20:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  405d24:	add	x1, x1, #0x538
  405d28:	bl	4034ec <sqrt@plt+0x16dc>
  405d2c:	ldur	w10, [x29, #-44]
  405d30:	cbz	w10, 405d44 <sqrt@plt+0x3f34>
  405d34:	ldur	x1, [x29, #-40]
  405d38:	ldr	x0, [sp, #64]
  405d3c:	bl	405a30 <sqrt@plt+0x3c20>
  405d40:	b	405d60 <sqrt@plt+0x3f50>
  405d44:	ldur	x1, [x29, #-40]
  405d48:	ldr	x0, [sp, #64]
  405d4c:	bl	4058e8 <sqrt@plt+0x3ad8>
  405d50:	ldr	x8, [sp, #64]
  405d54:	add	x0, x8, #0x40
  405d58:	ldr	x1, [sp, #72]
  405d5c:	bl	4034ec <sqrt@plt+0x16dc>
  405d60:	b	4063b8 <sqrt@plt+0x45a8>
  405d64:	mov	w8, #0x1                   	// #1
  405d68:	stur	w8, [x29, #-44]
  405d6c:	ldur	w8, [x29, #-28]
  405d70:	and	w8, w8, #0x1
  405d74:	cbz	w8, 405d94 <sqrt@plt+0x3f84>
  405d78:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  405d7c:	add	x0, x0, #0xb87
  405d80:	ldr	x1, [sp, #88]
  405d84:	ldr	x2, [sp, #88]
  405d88:	ldr	x3, [sp, #88]
  405d8c:	bl	412650 <sqrt@plt+0x10840>
  405d90:	b	4063b8 <sqrt@plt+0x45a8>
  405d94:	ldur	w8, [x29, #-28]
  405d98:	cbnz	w8, 405db8 <sqrt@plt+0x3fa8>
  405d9c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  405da0:	add	x0, x0, #0xbb5
  405da4:	ldr	x1, [sp, #88]
  405da8:	ldr	x2, [sp, #88]
  405dac:	ldr	x3, [sp, #88]
  405db0:	bl	412650 <sqrt@plt+0x10840>
  405db4:	b	4063b8 <sqrt@plt+0x45a8>
  405db8:	ldr	x8, [sp, #64]
  405dbc:	add	x0, x8, #0x40
  405dc0:	ldur	x9, [x29, #-40]
  405dc4:	ldr	w1, [x9, #8]
  405dc8:	bl	403284 <sqrt@plt+0x1474>
  405dcc:	ldur	x8, [x29, #-40]
  405dd0:	ldr	w1, [x8, #12]
  405dd4:	bl	403284 <sqrt@plt+0x1474>
  405dd8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405ddc:	add	x1, x1, #0xbce
  405de0:	bl	4034ec <sqrt@plt+0x16dc>
  405de4:	stur	wzr, [x29, #-48]
  405de8:	ldur	w8, [x29, #-48]
  405dec:	ldur	w9, [x29, #-28]
  405df0:	cmp	w8, w9
  405df4:	b.ge	405e3c <sqrt@plt+0x402c>  // b.tcont
  405df8:	ldr	x8, [sp, #64]
  405dfc:	add	x0, x8, #0x40
  405e00:	ldur	x9, [x29, #-24]
  405e04:	ldursw	x10, [x29, #-48]
  405e08:	ldr	w1, [x9, x10, lsl #2]
  405e0c:	bl	403284 <sqrt@plt+0x1474>
  405e10:	ldur	x8, [x29, #-24]
  405e14:	ldur	w11, [x29, #-48]
  405e18:	add	w11, w11, #0x1
  405e1c:	ldr	w1, [x8, w11, sxtw #2]
  405e20:	bl	403284 <sqrt@plt+0x1474>
  405e24:	ldr	x1, [sp, #80]
  405e28:	bl	4034ec <sqrt@plt+0x16dc>
  405e2c:	ldur	w8, [x29, #-48]
  405e30:	add	w8, w8, #0x2
  405e34:	stur	w8, [x29, #-48]
  405e38:	b	405de8 <sqrt@plt+0x3fd8>
  405e3c:	ldr	x8, [sp, #64]
  405e40:	add	x0, x8, #0x40
  405e44:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405e48:	add	x1, x1, #0xbd4
  405e4c:	bl	4034ec <sqrt@plt+0x16dc>
  405e50:	ldur	w9, [x29, #-44]
  405e54:	cbz	w9, 405e68 <sqrt@plt+0x4058>
  405e58:	ldur	x1, [x29, #-40]
  405e5c:	ldr	x0, [sp, #64]
  405e60:	bl	405a30 <sqrt@plt+0x3c20>
  405e64:	b	405e84 <sqrt@plt+0x4074>
  405e68:	ldur	x1, [x29, #-40]
  405e6c:	ldr	x0, [sp, #64]
  405e70:	bl	4058e8 <sqrt@plt+0x3ad8>
  405e74:	ldr	x8, [sp, #64]
  405e78:	add	x0, x8, #0x40
  405e7c:	ldr	x1, [sp, #72]
  405e80:	bl	4034ec <sqrt@plt+0x16dc>
  405e84:	b	4063b8 <sqrt@plt+0x45a8>
  405e88:	ldur	w8, [x29, #-28]
  405e8c:	and	w8, w8, #0x1
  405e90:	cbz	w8, 405eb0 <sqrt@plt+0x40a0>
  405e94:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  405e98:	add	x0, x0, #0xbd7
  405e9c:	ldr	x1, [sp, #88]
  405ea0:	ldr	x2, [sp, #88]
  405ea4:	ldr	x3, [sp, #88]
  405ea8:	bl	412650 <sqrt@plt+0x10840>
  405eac:	b	4063b8 <sqrt@plt+0x45a8>
  405eb0:	ldur	w8, [x29, #-28]
  405eb4:	cbnz	w8, 405ed4 <sqrt@plt+0x40c4>
  405eb8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  405ebc:	add	x0, x0, #0xc04
  405ec0:	ldr	x1, [sp, #88]
  405ec4:	ldr	x2, [sp, #88]
  405ec8:	ldr	x3, [sp, #88]
  405ecc:	bl	412650 <sqrt@plt+0x10840>
  405ed0:	b	4063b8 <sqrt@plt+0x45a8>
  405ed4:	ldr	x8, [sp, #64]
  405ed8:	add	x0, x8, #0x40
  405edc:	ldur	x9, [x29, #-40]
  405ee0:	ldr	w1, [x9, #8]
  405ee4:	bl	403284 <sqrt@plt+0x1474>
  405ee8:	ldur	x8, [x29, #-40]
  405eec:	ldr	w1, [x8, #12]
  405ef0:	bl	403284 <sqrt@plt+0x1474>
  405ef4:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  405ef8:	add	x1, x1, #0xbce
  405efc:	bl	4034ec <sqrt@plt+0x16dc>
  405f00:	ldr	x8, [sp, #64]
  405f04:	add	x9, x8, #0x40
  405f08:	ldur	x10, [x29, #-24]
  405f0c:	ldr	w11, [x10]
  405f10:	mov	w12, #0x2                   	// #2
  405f14:	sdiv	w1, w11, w12
  405f18:	mov	x0, x9
  405f1c:	str	w12, [sp, #48]
  405f20:	bl	403284 <sqrt@plt+0x1474>
  405f24:	ldur	x8, [x29, #-24]
  405f28:	ldr	w11, [x8, #4]
  405f2c:	ldr	w12, [sp, #48]
  405f30:	sdiv	w1, w11, w12
  405f34:	bl	403284 <sqrt@plt+0x1474>
  405f38:	ldr	x1, [sp, #80]
  405f3c:	bl	4034ec <sqrt@plt+0x16dc>
  405f40:	ldr	w11, [sp, #48]
  405f44:	stur	w11, [x29, #-52]
  405f48:	mov	w12, #0x3                   	// #3
  405f4c:	stur	w12, [x29, #-56]
  405f50:	stur	wzr, [x29, #-60]
  405f54:	ldur	w8, [x29, #-60]
  405f58:	ldur	w9, [x29, #-28]
  405f5c:	subs	w9, w9, #0x2
  405f60:	cmp	w8, w9
  405f64:	b.ge	4060e4 <sqrt@plt+0x42d4>  // b.tcont
  405f68:	ldr	x8, [sp, #64]
  405f6c:	add	x0, x8, #0x40
  405f70:	ldur	x9, [x29, #-24]
  405f74:	ldursw	x10, [x29, #-60]
  405f78:	ldr	w11, [x9, x10, lsl #2]
  405f7c:	mov	w12, #0x2                   	// #2
  405f80:	mul	w11, w11, w12
  405f84:	mov	w13, #0x6                   	// #6
  405f88:	sdiv	w1, w11, w13
  405f8c:	str	w12, [sp, #44]
  405f90:	str	w13, [sp, #40]
  405f94:	bl	403284 <sqrt@plt+0x1474>
  405f98:	ldur	x8, [x29, #-24]
  405f9c:	ldur	w11, [x29, #-60]
  405fa0:	mov	w12, #0x1                   	// #1
  405fa4:	add	w11, w11, #0x1
  405fa8:	ldr	w11, [x8, w11, sxtw #2]
  405fac:	ldr	w13, [sp, #44]
  405fb0:	mul	w11, w11, w13
  405fb4:	ldr	w14, [sp, #40]
  405fb8:	sdiv	w1, w11, w14
  405fbc:	str	w12, [sp, #36]
  405fc0:	bl	403284 <sqrt@plt+0x1474>
  405fc4:	ldur	x8, [x29, #-24]
  405fc8:	ldursw	x9, [x29, #-60]
  405fcc:	ldr	w11, [x8, x9, lsl #2]
  405fd0:	ldr	w12, [sp, #44]
  405fd4:	sdiv	w11, w11, w12
  405fd8:	ldur	x8, [x29, #-24]
  405fdc:	ldur	w13, [x29, #-60]
  405fe0:	add	w13, w13, #0x2
  405fe4:	ldr	w13, [x8, w13, sxtw #2]
  405fe8:	ldr	w14, [sp, #36]
  405fec:	mul	w13, w13, w14
  405ff0:	ldr	w15, [sp, #40]
  405ff4:	sdiv	w13, w13, w15
  405ff8:	add	w1, w11, w13
  405ffc:	bl	403284 <sqrt@plt+0x1474>
  406000:	ldur	x8, [x29, #-24]
  406004:	ldur	w11, [x29, #-60]
  406008:	add	w11, w11, #0x1
  40600c:	ldr	w11, [x8, w11, sxtw #2]
  406010:	ldr	w12, [sp, #44]
  406014:	sdiv	w11, w11, w12
  406018:	ldur	x8, [x29, #-24]
  40601c:	ldur	w13, [x29, #-60]
  406020:	add	w13, w13, #0x3
  406024:	ldr	w13, [x8, w13, sxtw #2]
  406028:	ldr	w14, [sp, #36]
  40602c:	mul	w13, w13, w14
  406030:	ldr	w15, [sp, #40]
  406034:	sdiv	w13, w13, w15
  406038:	add	w1, w11, w13
  40603c:	bl	403284 <sqrt@plt+0x1474>
  406040:	ldur	x8, [x29, #-24]
  406044:	ldursw	x9, [x29, #-60]
  406048:	ldr	w11, [x8, x9, lsl #2]
  40604c:	ldur	x8, [x29, #-24]
  406050:	ldursw	x9, [x29, #-60]
  406054:	ldr	w12, [x8, x9, lsl #2]
  406058:	ldr	w13, [sp, #44]
  40605c:	sdiv	w12, w12, w13
  406060:	subs	w11, w11, w12
  406064:	ldur	x8, [x29, #-24]
  406068:	ldur	w12, [x29, #-60]
  40606c:	add	w12, w12, #0x2
  406070:	ldr	w12, [x8, w12, sxtw #2]
  406074:	sdiv	w12, w12, w13
  406078:	add	w1, w11, w12
  40607c:	bl	403284 <sqrt@plt+0x1474>
  406080:	ldur	x8, [x29, #-24]
  406084:	ldur	w11, [x29, #-60]
  406088:	add	w11, w11, #0x1
  40608c:	ldr	w11, [x8, w11, sxtw #2]
  406090:	ldur	x8, [x29, #-24]
  406094:	ldur	w12, [x29, #-60]
  406098:	add	w12, w12, #0x1
  40609c:	ldr	w12, [x8, w12, sxtw #2]
  4060a0:	ldr	w13, [sp, #44]
  4060a4:	sdiv	w12, w12, w13
  4060a8:	subs	w11, w11, w12
  4060ac:	ldur	x8, [x29, #-24]
  4060b0:	ldur	w12, [x29, #-60]
  4060b4:	add	w12, w12, #0x3
  4060b8:	ldr	w12, [x8, w12, sxtw #2]
  4060bc:	sdiv	w12, w12, w13
  4060c0:	add	w1, w11, w12
  4060c4:	bl	403284 <sqrt@plt+0x1474>
  4060c8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4060cc:	add	x1, x1, #0xc1c
  4060d0:	bl	4034ec <sqrt@plt+0x16dc>
  4060d4:	ldur	w8, [x29, #-60]
  4060d8:	add	w8, w8, #0x2
  4060dc:	stur	w8, [x29, #-60]
  4060e0:	b	405f54 <sqrt@plt+0x4144>
  4060e4:	ldr	x8, [sp, #64]
  4060e8:	add	x0, x8, #0x40
  4060ec:	ldur	x9, [x29, #-24]
  4060f0:	ldur	w10, [x29, #-28]
  4060f4:	mov	w11, #0x2                   	// #2
  4060f8:	subs	w10, w10, #0x2
  4060fc:	ldr	w10, [x9, w10, sxtw #2]
  406100:	ldur	x9, [x29, #-24]
  406104:	ldur	w12, [x29, #-28]
  406108:	subs	w12, w12, #0x2
  40610c:	ldr	w12, [x9, w12, sxtw #2]
  406110:	sdiv	w12, w12, w11
  406114:	subs	w1, w10, w12
  406118:	str	w11, [sp, #32]
  40611c:	bl	403284 <sqrt@plt+0x1474>
  406120:	ldur	x8, [x29, #-24]
  406124:	ldur	w10, [x29, #-28]
  406128:	subs	w10, w10, #0x1
  40612c:	ldr	w10, [x8, w10, sxtw #2]
  406130:	ldur	x8, [x29, #-24]
  406134:	ldur	w11, [x29, #-28]
  406138:	subs	w11, w11, #0x1
  40613c:	ldr	w11, [x8, w11, sxtw #2]
  406140:	ldr	w12, [sp, #32]
  406144:	sdiv	w11, w11, w12
  406148:	subs	w1, w10, w11
  40614c:	bl	403284 <sqrt@plt+0x1474>
  406150:	ldr	x1, [sp, #80]
  406154:	bl	4034ec <sqrt@plt+0x16dc>
  406158:	ldur	x1, [x29, #-40]
  40615c:	ldr	x8, [sp, #64]
  406160:	mov	x0, x8
  406164:	bl	4058e8 <sqrt@plt+0x3ad8>
  406168:	ldr	x8, [sp, #64]
  40616c:	add	x0, x8, #0x40
  406170:	ldr	x1, [sp, #72]
  406174:	bl	4034ec <sqrt@plt+0x16dc>
  406178:	b	4063b8 <sqrt@plt+0x45a8>
  40617c:	ldur	w8, [x29, #-28]
  406180:	cmp	w8, #0x4
  406184:	b.eq	4061a4 <sqrt@plt+0x4394>  // b.none
  406188:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  40618c:	add	x0, x0, #0xc1f
  406190:	ldr	x1, [sp, #88]
  406194:	ldr	x2, [sp, #88]
  406198:	ldr	x3, [sp, #88]
  40619c:	bl	412650 <sqrt@plt+0x10840>
  4061a0:	b	4063b8 <sqrt@plt+0x45a8>
  4061a4:	ldur	x1, [x29, #-40]
  4061a8:	ldr	x0, [sp, #64]
  4061ac:	bl	4058e8 <sqrt@plt+0x3ad8>
  4061b0:	ldur	x0, [x29, #-24]
  4061b4:	sub	x1, x29, #0x50
  4061b8:	bl	4172f0 <sqrt@plt+0x154e0>
  4061bc:	cbz	w0, 4062b0 <sqrt@plt+0x44a0>
  4061c0:	ldr	x8, [sp, #64]
  4061c4:	add	x0, x8, #0x40
  4061c8:	ldur	x9, [x29, #-40]
  4061cc:	ldr	w10, [x9, #8]
  4061d0:	ldur	d0, [x29, #-80]
  4061d4:	fcvtzs	w11, d0
  4061d8:	add	w1, w10, w11
  4061dc:	bl	403284 <sqrt@plt+0x1474>
  4061e0:	ldur	x8, [x29, #-40]
  4061e4:	ldr	w10, [x8, #12]
  4061e8:	ldur	d0, [x29, #-72]
  4061ec:	fcvtzs	w11, d0
  4061f0:	add	w1, w10, w11
  4061f4:	bl	403284 <sqrt@plt+0x1474>
  4061f8:	ldur	d0, [x29, #-80]
  4061fc:	ldur	d1, [x29, #-80]
  406200:	fmul	d0, d0, d1
  406204:	ldur	d1, [x29, #-72]
  406208:	ldur	d2, [x29, #-72]
  40620c:	fmul	d1, d1, d2
  406210:	fadd	d0, d0, d1
  406214:	str	x0, [sp, #24]
  406218:	bl	401e10 <sqrt@plt>
  40621c:	fcvtzs	w1, d0
  406220:	ldr	x0, [sp, #24]
  406224:	bl	403284 <sqrt@plt+0x1474>
  406228:	ldur	d0, [x29, #-72]
  40622c:	fneg	d0, d0
  406230:	ldur	d1, [x29, #-80]
  406234:	fneg	d1, d1
  406238:	str	x0, [sp, #16]
  40623c:	bl	401b30 <atan2@plt>
  406240:	bl	40273c <sqrt@plt+0x92c>
  406244:	ldr	x0, [sp, #16]
  406248:	bl	403378 <sqrt@plt+0x1568>
  40624c:	ldur	x8, [x29, #-24]
  406250:	ldr	w10, [x8, #4]
  406254:	ldur	x8, [x29, #-24]
  406258:	ldr	w11, [x8, #12]
  40625c:	add	w10, w10, w11
  406260:	scvtf	d0, w10
  406264:	ldur	d1, [x29, #-72]
  406268:	fsub	d0, d0, d1
  40626c:	ldur	x8, [x29, #-24]
  406270:	ldr	w10, [x8]
  406274:	ldur	x8, [x29, #-24]
  406278:	ldr	w11, [x8, #8]
  40627c:	add	w10, w10, w11
  406280:	scvtf	d1, w10
  406284:	ldur	d2, [x29, #-80]
  406288:	fsub	d1, d1, d2
  40628c:	str	x0, [sp, #8]
  406290:	bl	401b30 <atan2@plt>
  406294:	bl	40273c <sqrt@plt+0x92c>
  406298:	ldr	x0, [sp, #8]
  40629c:	bl	403378 <sqrt@plt+0x1568>
  4062a0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  4062a4:	add	x1, x1, #0x518
  4062a8:	bl	4034ec <sqrt@plt+0x16dc>
  4062ac:	b	406324 <sqrt@plt+0x4514>
  4062b0:	ldr	x8, [sp, #64]
  4062b4:	add	x0, x8, #0x40
  4062b8:	ldur	x9, [x29, #-24]
  4062bc:	ldr	w10, [x9]
  4062c0:	ldur	x9, [x29, #-24]
  4062c4:	ldr	w11, [x9, #8]
  4062c8:	add	w10, w10, w11
  4062cc:	ldur	x9, [x29, #-40]
  4062d0:	ldr	w11, [x9, #8]
  4062d4:	add	w1, w10, w11
  4062d8:	bl	403284 <sqrt@plt+0x1474>
  4062dc:	ldur	x8, [x29, #-24]
  4062e0:	ldr	w10, [x8, #4]
  4062e4:	ldur	x8, [x29, #-24]
  4062e8:	ldr	w11, [x8, #12]
  4062ec:	add	w10, w10, w11
  4062f0:	ldur	x8, [x29, #-40]
  4062f4:	ldr	w11, [x8, #12]
  4062f8:	add	w1, w10, w11
  4062fc:	bl	403284 <sqrt@plt+0x1474>
  406300:	ldur	x8, [x29, #-40]
  406304:	ldr	w1, [x8, #8]
  406308:	bl	403284 <sqrt@plt+0x1474>
  40630c:	ldur	x8, [x29, #-40]
  406310:	ldr	w1, [x8, #12]
  406314:	bl	403284 <sqrt@plt+0x1474>
  406318:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40631c:	add	x1, x1, #0xb63
  406320:	bl	4034ec <sqrt@plt+0x16dc>
  406324:	b	4063b8 <sqrt@plt+0x45a8>
  406328:	ldur	w8, [x29, #-28]
  40632c:	cbnz	w8, 406340 <sqrt@plt+0x4530>
  406330:	mov	w8, #0xffffffff            	// #-1
  406334:	ldr	x9, [sp, #64]
  406338:	str	w8, [x9, #532]
  40633c:	b	406384 <sqrt@plt+0x4574>
  406340:	ldur	w8, [x29, #-28]
  406344:	cmp	w8, #0x1
  406348:	b.eq	406374 <sqrt@plt+0x4564>  // b.none
  40634c:	ldur	w8, [x29, #-28]
  406350:	cmp	w8, #0x2
  406354:	b.eq	406374 <sqrt@plt+0x4564>  // b.none
  406358:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  40635c:	add	x0, x0, #0xc3c
  406360:	ldr	x1, [sp, #88]
  406364:	ldr	x2, [sp, #88]
  406368:	ldr	x3, [sp, #88]
  40636c:	bl	412650 <sqrt@plt+0x10840>
  406370:	b	4063b8 <sqrt@plt+0x45a8>
  406374:	ldur	x8, [x29, #-24]
  406378:	ldr	w9, [x8]
  40637c:	ldr	x8, [sp, #64]
  406380:	str	w9, [x8, #532]
  406384:	b	4063b8 <sqrt@plt+0x45a8>
  406388:	ldur	w8, [x29, #-12]
  40638c:	add	x9, sp, #0x60
  406390:	mov	x0, x9
  406394:	mov	w1, w8
  406398:	str	x9, [sp]
  40639c:	bl	412330 <sqrt@plt+0x10520>
  4063a0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  4063a4:	add	x0, x0, #0xc63
  4063a8:	ldr	x1, [sp]
  4063ac:	ldr	x2, [sp, #88]
  4063b0:	ldr	x3, [sp, #88]
  4063b4:	bl	412650 <sqrt@plt+0x10840>
  4063b8:	mov	w8, #0xffffffff            	// #-1
  4063bc:	ldr	x9, [sp, #64]
  4063c0:	str	w8, [x9, #524]
  4063c4:	str	w8, [x9, #520]
  4063c8:	ldp	x29, x30, [sp, #192]
  4063cc:	add	sp, sp, #0xd0
  4063d0:	ret
  4063d4:	sub	sp, sp, #0x10
  4063d8:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  4063dc:	add	x8, x8, #0xc85
  4063e0:	str	x0, [sp, #8]
  4063e4:	mov	x0, x8
  4063e8:	add	sp, sp, #0x10
  4063ec:	ret
  4063f0:	sub	sp, sp, #0x10
  4063f4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4063f8:	add	x8, x8, #0x360
  4063fc:	str	x0, [sp, #8]
  406400:	ldr	d0, [x8]
  406404:	fcmp	d0, #0.0
  406408:	cset	w9, ne  // ne = any
  40640c:	tbnz	w9, #0, 406414 <sqrt@plt+0x4604>
  406410:	b	40643c <sqrt@plt+0x462c>
  406414:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406418:	add	x8, x8, #0x360
  40641c:	ldr	d0, [x8]
  406420:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  406424:	fmov	d1, x8
  406428:	fmul	d0, d0, d1
  40642c:	fmov	d1, #5.000000000000000000e-01
  406430:	fadd	d0, d0, d1
  406434:	str	d0, [sp]
  406438:	b	406478 <sqrt@plt+0x4668>
  40643c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  406440:	add	x8, x8, #0x60
  406444:	ldr	w9, [x8]
  406448:	scvtf	d0, w9
  40644c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  406450:	fmov	d1, x8
  406454:	fmul	d0, d0, d1
  406458:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40645c:	add	x8, x8, #0x58
  406460:	ldr	w9, [x8]
  406464:	scvtf	d1, w9
  406468:	fdiv	d0, d0, d1
  40646c:	fmov	d1, #5.000000000000000000e-01
  406470:	fadd	d0, d0, d1
  406474:	str	d0, [sp]
  406478:	ldr	d0, [sp]
  40647c:	fcvtzs	w0, d0
  406480:	add	sp, sp, #0x10
  406484:	ret
  406488:	sub	sp, sp, #0x20
  40648c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406490:	add	x8, x8, #0x368
  406494:	str	x0, [sp, #24]
  406498:	ldr	x9, [sp, #24]
  40649c:	ldr	d0, [x8]
  4064a0:	fcmp	d0, #0.0
  4064a4:	cset	w10, ne  // ne = any
  4064a8:	str	x9, [sp, #16]
  4064ac:	tbnz	w10, #0, 4064b4 <sqrt@plt+0x46a4>
  4064b0:	b	4064dc <sqrt@plt+0x46cc>
  4064b4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064b8:	add	x8, x8, #0x368
  4064bc:	ldr	d0, [x8]
  4064c0:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4064c4:	fmov	d1, x8
  4064c8:	fmul	d0, d0, d1
  4064cc:	fmov	d1, #5.000000000000000000e-01
  4064d0:	fadd	d0, d0, d1
  4064d4:	str	d0, [sp, #8]
  4064d8:	b	406514 <sqrt@plt+0x4704>
  4064dc:	ldr	x8, [sp, #16]
  4064e0:	ldr	w9, [x8, #108]
  4064e4:	scvtf	d0, w9
  4064e8:	mov	x10, #0x4052000000000000    	// #4634766966517661696
  4064ec:	fmov	d1, x10
  4064f0:	fmul	d0, d0, d1
  4064f4:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4064f8:	add	x10, x10, #0x58
  4064fc:	ldr	w9, [x10]
  406500:	scvtf	d1, w9
  406504:	fdiv	d0, d0, d1
  406508:	fmov	d1, #5.000000000000000000e-01
  40650c:	fadd	d0, d0, d1
  406510:	str	d0, [sp, #8]
  406514:	ldr	d0, [sp, #8]
  406518:	fcvtzs	w0, d0
  40651c:	add	sp, sp, #0x20
  406520:	ret
  406524:	sub	sp, sp, #0x40
  406528:	stp	x29, x30, [sp, #48]
  40652c:	add	x29, sp, #0x30
  406530:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406534:	add	x8, x8, #0x358
  406538:	stur	x0, [x29, #-8]
  40653c:	ldur	x9, [x29, #-8]
  406540:	ldr	w10, [x8]
  406544:	and	w10, w10, #0x18
  406548:	str	x9, [sp, #24]
  40654c:	cbnz	w10, 406608 <sqrt@plt+0x47f8>
  406550:	ldr	x8, [sp, #24]
  406554:	add	x0, x8, #0x40
  406558:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40655c:	add	x1, x1, #0xc8d
  406560:	bl	402a18 <sqrt@plt+0xc08>
  406564:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406568:	add	x1, x1, #0xc9b
  40656c:	bl	402b04 <sqrt@plt+0xcf4>
  406570:	ldr	x8, [sp, #24]
  406574:	str	x0, [sp, #16]
  406578:	mov	x0, x8
  40657c:	bl	4063d4 <sqrt@plt+0x45c4>
  406580:	ldr	x1, [sp, #16]
  406584:	str	x0, [sp, #8]
  406588:	mov	x0, x1
  40658c:	ldr	x1, [sp, #8]
  406590:	bl	402b04 <sqrt@plt+0xcf4>
  406594:	bl	402ab4 <sqrt@plt+0xca4>
  406598:	ldr	x8, [sp, #24]
  40659c:	mov	x0, x8
  4065a0:	bl	4063f0 <sqrt@plt+0x45e0>
  4065a4:	stur	w0, [x29, #-12]
  4065a8:	ldr	x0, [sp, #24]
  4065ac:	bl	406488 <sqrt@plt+0x4678>
  4065b0:	stur	w0, [x29, #-16]
  4065b4:	ldur	w9, [x29, #-12]
  4065b8:	cmp	w9, #0x0
  4065bc:	cset	w9, le
  4065c0:	tbnz	w9, #0, 4065f4 <sqrt@plt+0x47e4>
  4065c4:	ldur	w8, [x29, #-16]
  4065c8:	cmp	w8, #0x0
  4065cc:	cset	w8, le
  4065d0:	tbnz	w8, #0, 4065f4 <sqrt@plt+0x47e4>
  4065d4:	ldr	x8, [sp, #24]
  4065d8:	add	x0, x8, #0x40
  4065dc:	bl	408b00 <sqrt@plt+0x6cf0>
  4065e0:	ldur	w2, [x29, #-12]
  4065e4:	ldur	w3, [x29, #-16]
  4065e8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4065ec:	add	x1, x1, #0xca5
  4065f0:	bl	4019f0 <fprintf@plt>
  4065f4:	ldr	x8, [sp, #24]
  4065f8:	add	x0, x8, #0x40
  4065fc:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406600:	add	x1, x1, #0xce0
  406604:	bl	402974 <sqrt@plt+0xb64>
  406608:	ldp	x29, x30, [sp, #48]
  40660c:	add	sp, sp, #0x40
  406610:	ret
  406614:	sub	sp, sp, #0x80
  406618:	stp	x29, x30, [sp, #112]
  40661c:	add	x29, sp, #0x70
  406620:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  406624:	add	x8, x8, #0xceb
  406628:	mov	x9, xzr
  40662c:	mov	w10, #0x20                  	// #32
  406630:	mov	w11, #0xffffffff            	// #-1
  406634:	adrp	x12, 41e000 <_ZdlPvm@@Base+0x296c>
  406638:	add	x12, x12, #0xcf1
  40663c:	adrp	x13, 41e000 <_ZdlPvm@@Base+0x296c>
  406640:	add	x13, x13, #0xd00
  406644:	adrp	x14, 41e000 <_ZdlPvm@@Base+0x296c>
  406648:	add	x14, x14, #0xd03
  40664c:	adrp	x15, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  406650:	add	x15, x15, #0x500
  406654:	stur	x0, [x29, #-8]
  406658:	stur	w1, [x29, #-12]
  40665c:	ldur	x16, [x29, #-8]
  406660:	add	x0, x16, #0x40
  406664:	mov	x1, x8
  406668:	stur	x9, [x29, #-24]
  40666c:	stur	w10, [x29, #-28]
  406670:	stur	w11, [x29, #-32]
  406674:	stur	x12, [x29, #-40]
  406678:	stur	x13, [x29, #-48]
  40667c:	str	x14, [sp, #56]
  406680:	str	x15, [sp, #48]
  406684:	str	x16, [sp, #40]
  406688:	bl	402a18 <sqrt@plt+0xc08>
  40668c:	ldur	w10, [x29, #-12]
  406690:	str	x0, [sp, #32]
  406694:	mov	w0, w10
  406698:	bl	419c90 <sqrt@plt+0x17e80>
  40669c:	ldr	x1, [sp, #32]
  4066a0:	str	x0, [sp, #24]
  4066a4:	mov	x0, x1
  4066a8:	ldr	x1, [sp, #24]
  4066ac:	bl	402b04 <sqrt@plt+0xcf4>
  4066b0:	ldr	x8, [sp, #40]
  4066b4:	add	x9, x8, #0x40
  4066b8:	ldr	w10, [x8, #104]
  4066bc:	add	w10, w10, #0x1
  4066c0:	str	w10, [x8, #104]
  4066c4:	mov	w0, w10
  4066c8:	str	x9, [sp, #16]
  4066cc:	bl	419c90 <sqrt@plt+0x17e80>
  4066d0:	ldr	x8, [sp, #16]
  4066d4:	str	x0, [sp, #8]
  4066d8:	mov	x0, x8
  4066dc:	ldr	x1, [sp, #8]
  4066e0:	bl	402b04 <sqrt@plt+0xcf4>
  4066e4:	bl	402ab4 <sqrt@plt+0xca4>
  4066e8:	ldur	x8, [x29, #-24]
  4066ec:	ldr	x9, [sp, #40]
  4066f0:	str	x8, [x9, #480]
  4066f4:	ldur	w10, [x29, #-28]
  4066f8:	strb	w10, [x9, #540]
  4066fc:	ldur	w11, [x29, #-32]
  406700:	str	w11, [x9, #528]
  406704:	str	w11, [x9, #536]
  406708:	str	w11, [x9, #524]
  40670c:	str	w11, [x9, #520]
  406710:	str	wzr, [x9, #2144]
  406714:	add	x12, x9, #0x40
  406718:	mov	x0, x12
  40671c:	ldur	x1, [x29, #-40]
  406720:	bl	402974 <sqrt@plt+0xb64>
  406724:	ldr	x8, [sp, #40]
  406728:	add	x9, x8, #0x40
  40672c:	mov	x0, x9
  406730:	ldur	x1, [x29, #-48]
  406734:	bl	4034ec <sqrt@plt+0x16dc>
  406738:	ldr	x1, [sp, #56]
  40673c:	bl	402974 <sqrt@plt+0xb64>
  406740:	ldr	x8, [sp, #40]
  406744:	add	x9, x8, #0x1b8
  406748:	mov	x0, x9
  40674c:	ldr	x1, [sp, #48]
  406750:	bl	410c34 <sqrt@plt+0xee24>
  406754:	cbz	w0, 406770 <sqrt@plt+0x4960>
  406758:	ldr	x8, [sp, #40]
  40675c:	add	x1, x8, #0x1b8
  406760:	mov	x0, x8
  406764:	mov	w9, wzr
  406768:	mov	w2, w9
  40676c:	bl	404c50 <sqrt@plt+0x2e40>
  406770:	ldp	x29, x30, [sp, #112]
  406774:	add	sp, sp, #0x80
  406778:	ret
  40677c:	sub	sp, sp, #0x50
  406780:	stp	x29, x30, [sp, #64]
  406784:	add	x29, sp, #0x40
  406788:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40678c:	add	x8, x8, #0x500
  406790:	mov	w9, wzr
  406794:	adrp	x10, 41e000 <_ZdlPvm@@Base+0x296c>
  406798:	add	x10, x10, #0xd10
  40679c:	adrp	x11, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4067a0:	add	x11, x11, #0x30
  4067a4:	stur	x0, [x29, #-8]
  4067a8:	stur	w1, [x29, #-12]
  4067ac:	ldur	x12, [x29, #-8]
  4067b0:	mov	x0, x12
  4067b4:	stur	x8, [x29, #-24]
  4067b8:	stur	w9, [x29, #-28]
  4067bc:	str	x10, [sp, #24]
  4067c0:	str	x11, [sp, #16]
  4067c4:	str	x12, [sp, #8]
  4067c8:	bl	4048a0 <sqrt@plt+0x2a90>
  4067cc:	ldr	x0, [sp, #8]
  4067d0:	ldur	x1, [x29, #-24]
  4067d4:	ldur	w2, [x29, #-28]
  4067d8:	bl	404c50 <sqrt@plt+0x2e40>
  4067dc:	ldr	x8, [sp, #8]
  4067e0:	add	x0, x8, #0x40
  4067e4:	ldr	x1, [sp, #24]
  4067e8:	bl	4034ec <sqrt@plt+0x16dc>
  4067ec:	ldr	x8, [sp, #8]
  4067f0:	ldr	w9, [x8, #2208]
  4067f4:	cbz	w9, 406818 <sqrt@plt+0x4a08>
  4067f8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  4067fc:	add	x0, x0, #0xd13
  406800:	ldr	x1, [sp, #16]
  406804:	ldr	x2, [sp, #16]
  406808:	ldr	x3, [sp, #16]
  40680c:	bl	412650 <sqrt@plt+0x10840>
  406810:	ldr	x8, [sp, #8]
  406814:	str	wzr, [x8, #2208]
  406818:	ldp	x29, x30, [sp, #64]
  40681c:	add	sp, sp, #0x50
  406820:	ret
  406824:	sub	sp, sp, #0x20
  406828:	stp	x29, x30, [sp, #16]
  40682c:	add	x29, sp, #0x10
  406830:	str	x0, [sp, #8]
  406834:	str	x1, [sp]
  406838:	ldr	x0, [sp]
  40683c:	bl	4037b8 <sqrt@plt+0x19a8>
  406840:	ldp	x29, x30, [sp, #16]
  406844:	add	sp, sp, #0x20
  406848:	ret
  40684c:	stp	x29, x30, [sp, #-32]!
  406850:	str	x28, [sp, #16]
  406854:	mov	x29, sp
  406858:	sub	sp, sp, #0x250
  40685c:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  406860:	add	x8, x8, #0x878
  406864:	add	x8, x8, #0x10
  406868:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40686c:	add	x1, x1, #0xd2e
  406870:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  406874:	add	x9, x9, #0x30
  406878:	adrp	x10, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40687c:	add	x10, x10, #0x328
  406880:	adrp	x11, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406884:	add	x11, x11, #0x358
  406888:	adrp	x12, 436000 <_Znam@GLIBCXX_3.4>
  40688c:	add	x12, x12, #0x264
  406890:	adrp	x13, 41e000 <_ZdlPvm@@Base+0x296c>
  406894:	add	x13, x13, #0xf12
  406898:	stur	x0, [x29, #-8]
  40689c:	ldur	x14, [x29, #-8]
  4068a0:	str	x8, [x14]
  4068a4:	add	x0, x14, #0x40
  4068a8:	stur	x9, [x29, #-72]
  4068ac:	stur	x10, [x29, #-80]
  4068b0:	stur	x11, [x29, #-88]
  4068b4:	stur	x12, [x29, #-96]
  4068b8:	stur	x13, [x29, #-104]
  4068bc:	stur	x14, [x29, #-112]
  4068c0:	bl	402974 <sqrt@plt+0xb64>
  4068c4:	stur	x0, [x29, #-120]
  4068c8:	b	4068cc <sqrt@plt+0x4abc>
  4068cc:	ldur	x0, [x29, #-120]
  4068d0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4068d4:	add	x1, x1, #0xdaf
  4068d8:	bl	4034ec <sqrt@plt+0x16dc>
  4068dc:	stur	x0, [x29, #-128]
  4068e0:	b	4068e4 <sqrt@plt+0x4ad4>
  4068e4:	ldur	x0, [x29, #-128]
  4068e8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4068ec:	add	x1, x1, #0xd36
  4068f0:	bl	402974 <sqrt@plt+0xb64>
  4068f4:	b	4068f8 <sqrt@plt+0x4ae8>
  4068f8:	ldur	x8, [x29, #-112]
  4068fc:	ldr	x0, [x8, #56]
  406900:	mov	x9, xzr
  406904:	mov	x1, x9
  406908:	mov	w10, wzr
  40690c:	mov	w2, w10
  406910:	bl	401df0 <fseek@plt>
  406914:	stur	w0, [x29, #-132]
  406918:	b	40691c <sqrt@plt+0x4b0c>
  40691c:	ldur	w8, [x29, #-132]
  406920:	cmp	w8, #0x0
  406924:	cset	w9, ge  // ge = tcont
  406928:	tbnz	w9, #0, 406984 <sqrt@plt+0x4b74>
  40692c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  406930:	add	x0, x0, #0xd3a
  406934:	ldur	x1, [x29, #-72]
  406938:	ldur	x2, [x29, #-72]
  40693c:	ldur	x3, [x29, #-72]
  406940:	bl	412740 <sqrt@plt+0x10930>
  406944:	b	406948 <sqrt@plt+0x4b38>
  406948:	b	406984 <sqrt@plt+0x4b74>
  40694c:	stur	x0, [x29, #-16]
  406950:	stur	w1, [x29, #-20]
  406954:	ldur	x8, [x29, #-112]
  406958:	add	x0, x8, #0x888
  40695c:	bl	4095d8 <sqrt@plt+0x77c8>
  406960:	ldur	x8, [x29, #-112]
  406964:	add	x0, x8, #0x870
  406968:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40696c:	ldur	x8, [x29, #-112]
  406970:	add	x0, x8, #0x1b8
  406974:	bl	410a70 <sqrt@plt+0xec60>
  406978:	ldur	x0, [x29, #-112]
  40697c:	bl	40fe34 <sqrt@plt+0xe024>
  406980:	b	407480 <sqrt@plt+0x5670>
  406984:	ldur	x8, [x29, #-80]
  406988:	ldr	x1, [x8]
  40698c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  406990:	add	x0, x0, #0xd59
  406994:	bl	401990 <fputs@plt>
  406998:	b	40699c <sqrt@plt+0x4b8c>
  40699c:	ldur	x8, [x29, #-88]
  4069a0:	ldr	w9, [x8]
  4069a4:	and	w9, w9, #0x8
  4069a8:	cbz	w9, 4069bc <sqrt@plt+0x4bac>
  4069ac:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  4069b0:	add	x8, x8, #0xd65
  4069b4:	stur	x8, [x29, #-144]
  4069b8:	b	4069c8 <sqrt@plt+0x4bb8>
  4069bc:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  4069c0:	add	x8, x8, #0xd69
  4069c4:	stur	x8, [x29, #-144]
  4069c8:	ldur	x8, [x29, #-144]
  4069cc:	ldur	x9, [x29, #-80]
  4069d0:	ldr	x1, [x9]
  4069d4:	mov	x0, x8
  4069d8:	bl	401990 <fputs@plt>
  4069dc:	b	4069e0 <sqrt@plt+0x4bd0>
  4069e0:	mov	w0, #0xa                   	// #10
  4069e4:	bl	401b20 <putchar@plt>
  4069e8:	b	4069ec <sqrt@plt+0x4bdc>
  4069ec:	ldur	x8, [x29, #-112]
  4069f0:	add	x0, x8, #0x40
  4069f4:	ldur	x9, [x29, #-80]
  4069f8:	ldr	x1, [x9]
  4069fc:	bl	4027ec <sqrt@plt+0x9dc>
  406a00:	b	406a04 <sqrt@plt+0x4bf4>
  406a04:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a08:	add	x8, x8, #0x35c
  406a0c:	ldr	w9, [x8]
  406a10:	cbz	w9, 406a54 <sqrt@plt+0x4c44>
  406a14:	ldur	x8, [x29, #-112]
  406a18:	add	x0, x8, #0x40
  406a1c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  406a20:	add	x1, x1, #0xa33
  406a24:	bl	402a18 <sqrt@plt+0xc08>
  406a28:	stur	x0, [x29, #-152]
  406a2c:	b	406a30 <sqrt@plt+0x4c20>
  406a30:	ldur	x0, [x29, #-152]
  406a34:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406a38:	add	x1, x1, #0xd6d
  406a3c:	bl	402b04 <sqrt@plt+0xcf4>
  406a40:	stur	x0, [x29, #-160]
  406a44:	b	406a48 <sqrt@plt+0x4c38>
  406a48:	ldur	x0, [x29, #-160]
  406a4c:	bl	402ab4 <sqrt@plt+0xca4>
  406a50:	b	406a54 <sqrt@plt+0x4c44>
  406a54:	ldur	x8, [x29, #-112]
  406a58:	add	x0, x8, #0x40
  406a5c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406a60:	add	x1, x1, #0xd72
  406a64:	bl	402a18 <sqrt@plt+0xc08>
  406a68:	stur	x0, [x29, #-168]
  406a6c:	b	406a70 <sqrt@plt+0x4c60>
  406a70:	ldur	x0, [x29, #-168]
  406a74:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406a78:	add	x1, x1, #0xd7b
  406a7c:	bl	402b04 <sqrt@plt+0xcf4>
  406a80:	stur	x0, [x29, #-176]
  406a84:	b	406a88 <sqrt@plt+0x4c78>
  406a88:	ldur	x0, [x29, #-176]
  406a8c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406a90:	add	x1, x1, #0xd81
  406a94:	bl	402b04 <sqrt@plt+0xcf4>
  406a98:	stur	x0, [x29, #-184]
  406a9c:	b	406aa0 <sqrt@plt+0x4c90>
  406aa0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406aa4:	add	x8, x8, #0x318
  406aa8:	ldr	x1, [x8]
  406aac:	ldur	x0, [x29, #-184]
  406ab0:	bl	402b04 <sqrt@plt+0xcf4>
  406ab4:	stur	x0, [x29, #-192]
  406ab8:	b	406abc <sqrt@plt+0x4cac>
  406abc:	ldur	x0, [x29, #-192]
  406ac0:	bl	402ab4 <sqrt@plt+0xca4>
  406ac4:	b	406ac8 <sqrt@plt+0x4cb8>
  406ac8:	ldur	x8, [x29, #-112]
  406acc:	add	x0, x8, #0x40
  406ad0:	bl	408b00 <sqrt@plt+0x6cf0>
  406ad4:	stur	x0, [x29, #-200]
  406ad8:	b	406adc <sqrt@plt+0x4ccc>
  406adc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  406ae0:	add	x0, x0, #0xd89
  406ae4:	ldur	x1, [x29, #-200]
  406ae8:	bl	401990 <fputs@plt>
  406aec:	b	406af0 <sqrt@plt+0x4ce0>
  406af0:	bl	41210c <sqrt@plt+0x102fc>
  406af4:	stur	x0, [x29, #-208]
  406af8:	b	406afc <sqrt@plt+0x4cec>
  406afc:	sub	x0, x29, #0x20
  406b00:	ldur	x8, [x29, #-208]
  406b04:	stur	x8, [x29, #-32]
  406b08:	bl	401a10 <ctime@plt>
  406b0c:	ldur	x8, [x29, #-112]
  406b10:	add	x9, x8, #0x40
  406b14:	stur	x0, [x29, #-216]
  406b18:	mov	x0, x9
  406b1c:	bl	408b00 <sqrt@plt+0x6cf0>
  406b20:	stur	x0, [x29, #-224]
  406b24:	b	406b28 <sqrt@plt+0x4d18>
  406b28:	ldur	x0, [x29, #-216]
  406b2c:	ldur	x1, [x29, #-224]
  406b30:	bl	401990 <fputs@plt>
  406b34:	b	406b38 <sqrt@plt+0x4d28>
  406b38:	ldur	x8, [x29, #-112]
  406b3c:	ldr	x9, [x8, #8]
  406b40:	stur	x9, [x29, #-40]
  406b44:	ldur	x8, [x29, #-40]
  406b48:	cbz	x8, 406b98 <sqrt@plt+0x4d88>
  406b4c:	ldur	x8, [x29, #-40]
  406b50:	ldr	x8, [x8]
  406b54:	stur	x8, [x29, #-48]
  406b58:	ldur	x8, [x29, #-112]
  406b5c:	add	x0, x8, #0x888
  406b60:	ldur	x9, [x29, #-48]
  406b64:	stur	x0, [x29, #-232]
  406b68:	mov	x0, x9
  406b6c:	bl	41442c <sqrt@plt+0x1261c>
  406b70:	stur	x0, [x29, #-240]
  406b74:	b	406b78 <sqrt@plt+0x4d68>
  406b78:	ldur	x0, [x29, #-232]
  406b7c:	ldur	x1, [x29, #-240]
  406b80:	bl	4097cc <sqrt@plt+0x79bc>
  406b84:	b	406b88 <sqrt@plt+0x4d78>
  406b88:	ldur	x8, [x29, #-40]
  406b8c:	ldr	x8, [x8, #8]
  406b90:	stur	x8, [x29, #-40]
  406b94:	b	406b44 <sqrt@plt+0x4d34>
  406b98:	ldur	x8, [x29, #-112]
  406b9c:	add	x0, x8, #0x888
  406ba0:	add	x1, x8, #0x40
  406ba4:	bl	40a064 <sqrt@plt+0x8254>
  406ba8:	b	406bac <sqrt@plt+0x4d9c>
  406bac:	ldur	x8, [x29, #-112]
  406bb0:	add	x0, x8, #0x40
  406bb4:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406bb8:	add	x1, x1, #0xd9a
  406bbc:	bl	402a18 <sqrt@plt+0xc08>
  406bc0:	stur	x0, [x29, #-248]
  406bc4:	b	406bc8 <sqrt@plt+0x4db8>
  406bc8:	ldur	x8, [x29, #-112]
  406bcc:	ldr	w0, [x8, #104]
  406bd0:	bl	419c90 <sqrt@plt+0x17e80>
  406bd4:	stur	x0, [x29, #-256]
  406bd8:	b	406bdc <sqrt@plt+0x4dcc>
  406bdc:	ldur	x0, [x29, #-248]
  406be0:	ldur	x1, [x29, #-256]
  406be4:	bl	402b04 <sqrt@plt+0xcf4>
  406be8:	str	x0, [sp, #328]
  406bec:	b	406bf0 <sqrt@plt+0x4de0>
  406bf0:	ldr	x0, [sp, #328]
  406bf4:	bl	402ab4 <sqrt@plt+0xca4>
  406bf8:	b	406bfc <sqrt@plt+0x4dec>
  406bfc:	ldur	x8, [x29, #-112]
  406c00:	add	x0, x8, #0x40
  406c04:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406c08:	add	x1, x1, #0xda1
  406c0c:	bl	402a18 <sqrt@plt+0xc08>
  406c10:	str	x0, [sp, #320]
  406c14:	b	406c18 <sqrt@plt+0x4e08>
  406c18:	ldr	x0, [sp, #320]
  406c1c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406c20:	add	x1, x1, #0xdac
  406c24:	bl	402b04 <sqrt@plt+0xcf4>
  406c28:	str	x0, [sp, #312]
  406c2c:	b	406c30 <sqrt@plt+0x4e20>
  406c30:	ldr	x0, [sp, #312]
  406c34:	bl	402ab4 <sqrt@plt+0xca4>
  406c38:	b	406c3c <sqrt@plt+0x4e2c>
  406c3c:	ldur	x8, [x29, #-88]
  406c40:	ldr	w9, [x8]
  406c44:	and	w9, w9, #0x10
  406c48:	cbnz	w9, 406d54 <sqrt@plt+0x4f44>
  406c4c:	ldur	x0, [x29, #-112]
  406c50:	bl	4063f0 <sqrt@plt+0x45e0>
  406c54:	str	w0, [sp, #308]
  406c58:	b	406c5c <sqrt@plt+0x4e4c>
  406c5c:	ldr	w8, [sp, #308]
  406c60:	stur	w8, [x29, #-52]
  406c64:	ldur	x0, [x29, #-112]
  406c68:	bl	406488 <sqrt@plt+0x4678>
  406c6c:	str	w0, [sp, #304]
  406c70:	b	406c74 <sqrt@plt+0x4e64>
  406c74:	ldr	w8, [sp, #304]
  406c78:	stur	w8, [x29, #-56]
  406c7c:	ldur	w9, [x29, #-52]
  406c80:	cmp	w9, #0x0
  406c84:	cset	w9, le
  406c88:	tbnz	w9, #0, 406cfc <sqrt@plt+0x4eec>
  406c8c:	ldur	w8, [x29, #-56]
  406c90:	cmp	w8, #0x0
  406c94:	cset	w8, le
  406c98:	tbnz	w8, #0, 406cfc <sqrt@plt+0x4eec>
  406c9c:	ldur	x8, [x29, #-112]
  406ca0:	add	x0, x8, #0x40
  406ca4:	bl	408b00 <sqrt@plt+0x6cf0>
  406ca8:	str	x0, [sp, #296]
  406cac:	b	406cb0 <sqrt@plt+0x4ea0>
  406cb0:	ldur	x0, [x29, #-112]
  406cb4:	bl	4063d4 <sqrt@plt+0x45c4>
  406cb8:	str	x0, [sp, #288]
  406cbc:	b	406cc0 <sqrt@plt+0x4eb0>
  406cc0:	ldur	w3, [x29, #-52]
  406cc4:	ldur	w4, [x29, #-56]
  406cc8:	ldr	x0, [sp, #296]
  406ccc:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406cd0:	add	x1, x1, #0xdb3
  406cd4:	ldr	x2, [sp, #288]
  406cd8:	mov	w8, wzr
  406cdc:	mov	w5, w8
  406ce0:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x296c>
  406ce4:	add	x9, x9, #0xdd9
  406ce8:	mov	x6, x9
  406cec:	mov	x7, x9
  406cf0:	bl	4019f0 <fprintf@plt>
  406cf4:	b	406cf8 <sqrt@plt+0x4ee8>
  406cf8:	b	406d54 <sqrt@plt+0x4f44>
  406cfc:	ldur	w8, [x29, #-56]
  406d00:	cmp	w8, #0x0
  406d04:	cset	w8, gt
  406d08:	tbnz	w8, #0, 406d28 <sqrt@plt+0x4f18>
  406d0c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  406d10:	add	x0, x0, #0xddc
  406d14:	ldur	x1, [x29, #-72]
  406d18:	ldur	x2, [x29, #-72]
  406d1c:	ldur	x3, [x29, #-72]
  406d20:	bl	4126fc <sqrt@plt+0x108ec>
  406d24:	b	406d28 <sqrt@plt+0x4f18>
  406d28:	ldur	w8, [x29, #-52]
  406d2c:	cmp	w8, #0x0
  406d30:	cset	w8, gt
  406d34:	tbnz	w8, #0, 406d54 <sqrt@plt+0x4f44>
  406d38:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  406d3c:	add	x0, x0, #0xe00
  406d40:	ldur	x1, [x29, #-72]
  406d44:	ldur	x2, [x29, #-72]
  406d48:	ldur	x3, [x29, #-72]
  406d4c:	bl	4126fc <sqrt@plt+0x108ec>
  406d50:	b	406d54 <sqrt@plt+0x4f44>
  406d54:	ldur	x8, [x29, #-112]
  406d58:	add	x0, x8, #0x40
  406d5c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406d60:	add	x1, x1, #0xe10
  406d64:	bl	402a18 <sqrt@plt+0xc08>
  406d68:	str	x0, [sp, #280]
  406d6c:	b	406d70 <sqrt@plt+0x4f60>
  406d70:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d74:	add	x8, x8, #0x370
  406d78:	ldr	w9, [x8]
  406d7c:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  406d80:	add	x8, x8, #0xe27
  406d84:	adrp	x10, 41e000 <_ZdlPvm@@Base+0x296c>
  406d88:	add	x10, x10, #0xe1d
  406d8c:	cmp	w9, #0x0
  406d90:	csel	x1, x10, x8, ne  // ne = any
  406d94:	ldr	x0, [sp, #280]
  406d98:	bl	402b04 <sqrt@plt+0xcf4>
  406d9c:	str	x0, [sp, #272]
  406da0:	b	406da4 <sqrt@plt+0x4f94>
  406da4:	ldr	x0, [sp, #272]
  406da8:	bl	402ab4 <sqrt@plt+0xca4>
  406dac:	b	406db0 <sqrt@plt+0x4fa0>
  406db0:	ldur	x8, [x29, #-96]
  406db4:	ldr	w9, [x8]
  406db8:	cmp	w9, #0x1
  406dbc:	b.eq	406e00 <sqrt@plt+0x4ff0>  // b.none
  406dc0:	ldur	x8, [x29, #-112]
  406dc4:	add	x0, x8, #0x40
  406dc8:	bl	40286c <sqrt@plt+0xa5c>
  406dcc:	b	406dd0 <sqrt@plt+0x4fc0>
  406dd0:	ldur	x8, [x29, #-112]
  406dd4:	add	x0, x8, #0x40
  406dd8:	bl	408b00 <sqrt@plt+0x6cf0>
  406ddc:	str	x0, [sp, #264]
  406de0:	b	406de4 <sqrt@plt+0x4fd4>
  406de4:	ldur	x8, [x29, #-96]
  406de8:	ldr	w2, [x8]
  406dec:	ldr	x0, [sp, #264]
  406df0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406df4:	add	x1, x1, #0xe30
  406df8:	bl	4019f0 <fprintf@plt>
  406dfc:	b	406e00 <sqrt@plt+0x4ff0>
  406e00:	ldur	x8, [x29, #-112]
  406e04:	add	x0, x8, #0x40
  406e08:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406e0c:	add	x1, x1, #0xe51
  406e10:	bl	402974 <sqrt@plt+0xb64>
  406e14:	b	406e18 <sqrt@plt+0x5008>
  406e18:	ldur	x8, [x29, #-88]
  406e1c:	ldr	w9, [x8]
  406e20:	and	w9, w9, #0x10
  406e24:	cbnz	w9, 406e94 <sqrt@plt+0x5084>
  406e28:	ldur	x8, [x29, #-112]
  406e2c:	add	x0, x8, #0x40
  406e30:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406e34:	add	x1, x1, #0xe5d
  406e38:	bl	402974 <sqrt@plt+0xb64>
  406e3c:	b	406e40 <sqrt@plt+0x5030>
  406e40:	ldur	x8, [x29, #-112]
  406e44:	add	x0, x8, #0x40
  406e48:	bl	408b00 <sqrt@plt+0x6cf0>
  406e4c:	str	x0, [sp, #256]
  406e50:	b	406e54 <sqrt@plt+0x5044>
  406e54:	ldur	x0, [x29, #-112]
  406e58:	bl	4063d4 <sqrt@plt+0x45c4>
  406e5c:	str	x0, [sp, #248]
  406e60:	b	406e64 <sqrt@plt+0x5054>
  406e64:	ldr	x0, [sp, #256]
  406e68:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406e6c:	add	x1, x1, #0xe6b
  406e70:	ldr	x2, [sp, #248]
  406e74:	bl	4019f0 <fprintf@plt>
  406e78:	b	406e7c <sqrt@plt+0x506c>
  406e7c:	ldur	x8, [x29, #-112]
  406e80:	add	x0, x8, #0x40
  406e84:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406e88:	add	x1, x1, #0xe7e
  406e8c:	bl	402974 <sqrt@plt+0xb64>
  406e90:	b	406e94 <sqrt@plt+0x5084>
  406e94:	ldur	x8, [x29, #-112]
  406e98:	add	x0, x8, #0x40
  406e9c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406ea0:	add	x1, x1, #0xe8a
  406ea4:	bl	402974 <sqrt@plt+0xb64>
  406ea8:	b	406eac <sqrt@plt+0x509c>
  406eac:	ldur	x8, [x29, #-112]
  406eb0:	add	x0, x8, #0x888
  406eb4:	add	x1, x8, #0x40
  406eb8:	bl	40a264 <sqrt@plt+0x8454>
  406ebc:	b	406ec0 <sqrt@plt+0x50b0>
  406ec0:	ldur	x8, [x29, #-88]
  406ec4:	ldr	w9, [x8]
  406ec8:	and	w9, w9, #0x1
  406ecc:	cbnz	w9, 406f00 <sqrt@plt+0x50f0>
  406ed0:	ldur	x8, [x29, #-112]
  406ed4:	add	x0, x8, #0x40
  406ed8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406edc:	add	x1, x1, #0xe96
  406ee0:	bl	402974 <sqrt@plt+0xb64>
  406ee4:	b	406ee8 <sqrt@plt+0x50d8>
  406ee8:	ldur	x8, [x29, #-112]
  406eec:	add	x0, x8, #0x40
  406ef0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406ef4:	add	x1, x1, #0xea0
  406ef8:	bl	402974 <sqrt@plt+0xb64>
  406efc:	b	406f00 <sqrt@plt+0x50f0>
  406f00:	ldur	x0, [x29, #-112]
  406f04:	bl	406524 <sqrt@plt+0x4714>
  406f08:	b	406f0c <sqrt@plt+0x50fc>
  406f0c:	ldur	x8, [x29, #-112]
  406f10:	add	x0, x8, #0x888
  406f14:	add	x1, x8, #0x40
  406f18:	bl	409804 <sqrt@plt+0x79f4>
  406f1c:	b	406f20 <sqrt@plt+0x5110>
  406f20:	ldur	x8, [x29, #-112]
  406f24:	add	x0, x8, #0x40
  406f28:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406f2c:	add	x1, x1, #0xeab
  406f30:	bl	4034ec <sqrt@plt+0x16dc>
  406f34:	str	x0, [sp, #240]
  406f38:	b	406f3c <sqrt@plt+0x512c>
  406f3c:	ldr	x0, [sp, #240]
  406f40:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406f44:	add	x1, x1, #0xeb1
  406f48:	bl	4034ec <sqrt@plt+0x16dc>
  406f4c:	b	406f50 <sqrt@plt+0x5140>
  406f50:	ldur	x8, [x29, #-112]
  406f54:	ldr	w9, [x8, #2176]
  406f58:	cmp	w9, #0x0
  406f5c:	cset	w9, le
  406f60:	tbnz	w9, #0, 406f74 <sqrt@plt+0x5164>
  406f64:	ldur	x8, [x29, #-112]
  406f68:	ldr	w9, [x8, #2176]
  406f6c:	add	w9, w9, #0x32
  406f70:	str	w9, [x8, #2176]
  406f74:	ldur	x8, [x29, #-112]
  406f78:	add	x0, x8, #0x40
  406f7c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406f80:	add	x1, x1, #0xeb7
  406f84:	bl	4036f0 <sqrt@plt+0x18e0>
  406f88:	str	x0, [sp, #232]
  406f8c:	b	406f90 <sqrt@plt+0x5180>
  406f90:	ldur	x8, [x29, #-112]
  406f94:	ldr	w9, [x8, #2176]
  406f98:	add	w1, w9, #0x1
  406f9c:	ldr	x0, [sp, #232]
  406fa0:	bl	40317c <sqrt@plt+0x136c>
  406fa4:	str	x0, [sp, #224]
  406fa8:	b	406fac <sqrt@plt+0x519c>
  406fac:	ldr	x0, [sp, #224]
  406fb0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406fb4:	add	x1, x1, #0xebc
  406fb8:	bl	4034ec <sqrt@plt+0x16dc>
  406fbc:	str	x0, [sp, #216]
  406fc0:	b	406fc4 <sqrt@plt+0x51b4>
  406fc4:	ldr	x0, [sp, #216]
  406fc8:	ldur	x1, [x29, #-104]
  406fcc:	bl	4034ec <sqrt@plt+0x16dc>
  406fd0:	b	406fd4 <sqrt@plt+0x51c4>
  406fd4:	ldur	x8, [x29, #-112]
  406fd8:	add	x0, x8, #0x40
  406fdc:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406fe0:	add	x1, x1, #0xeb7
  406fe4:	bl	4034ec <sqrt@plt+0x16dc>
  406fe8:	str	x0, [sp, #208]
  406fec:	b	406ff0 <sqrt@plt+0x51e0>
  406ff0:	ldr	x0, [sp, #208]
  406ff4:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  406ff8:	add	x1, x1, #0xeb1
  406ffc:	bl	4034ec <sqrt@plt+0x16dc>
  407000:	b	407004 <sqrt@plt+0x51f4>
  407004:	ldur	x8, [x29, #-112]
  407008:	add	x0, x8, #0x40
  40700c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  407010:	add	x1, x1, #0x5bc
  407014:	bl	4036f0 <sqrt@plt+0x18e0>
  407018:	str	x0, [sp, #200]
  40701c:	b	407020 <sqrt@plt+0x5210>
  407020:	ldr	x0, [sp, #200]
  407024:	mov	w1, #0x7b                  	// #123
  407028:	bl	402c44 <sqrt@plt+0xe34>
  40702c:	str	x0, [sp, #192]
  407030:	b	407034 <sqrt@plt+0x5224>
  407034:	ldr	x0, [sp, #192]
  407038:	mov	w1, #0x1                   	// #1
  40703c:	bl	403284 <sqrt@plt+0x1474>
  407040:	str	x0, [sp, #184]
  407044:	b	407048 <sqrt@plt+0x5238>
  407048:	ldr	x0, [sp, #184]
  40704c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  407050:	add	x1, x1, #0xec1
  407054:	bl	4034ec <sqrt@plt+0x16dc>
  407058:	str	x0, [sp, #176]
  40705c:	b	407060 <sqrt@plt+0x5250>
  407060:	ldr	x0, [sp, #176]
  407064:	mov	w1, #0x7d                  	// #125
  407068:	bl	402c44 <sqrt@plt+0xe34>
  40706c:	str	x0, [sp, #168]
  407070:	b	407074 <sqrt@plt+0x5264>
  407074:	ldr	x0, [sp, #168]
  407078:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40707c:	add	x1, x1, #0xec5
  407080:	bl	4034ec <sqrt@plt+0x16dc>
  407084:	str	x0, [sp, #160]
  407088:	b	40708c <sqrt@plt+0x527c>
  40708c:	ldr	x0, [sp, #160]
  407090:	ldur	x1, [x29, #-104]
  407094:	bl	4034ec <sqrt@plt+0x16dc>
  407098:	b	40709c <sqrt@plt+0x528c>
  40709c:	ldur	x8, [x29, #-112]
  4070a0:	add	x0, x8, #0x870
  4070a4:	mov	w9, wzr
  4070a8:	mov	w1, w9
  4070ac:	bl	408b18 <sqrt@plt+0x6d08>
  4070b0:	b	4070b4 <sqrt@plt+0x52a4>
  4070b4:	ldur	x8, [x29, #-112]
  4070b8:	add	x0, x8, #0x40
  4070bc:	add	x9, x8, #0x870
  4070c0:	str	x0, [sp, #152]
  4070c4:	mov	x0, x9
  4070c8:	bl	408b80 <sqrt@plt+0x6d70>
  4070cc:	str	x0, [sp, #144]
  4070d0:	b	4070d4 <sqrt@plt+0x52c4>
  4070d4:	ldr	x0, [sp, #152]
  4070d8:	ldr	x1, [sp, #144]
  4070dc:	bl	4028b8 <sqrt@plt+0xaa8>
  4070e0:	b	4070e4 <sqrt@plt+0x52d4>
  4070e4:	ldur	x8, [x29, #-112]
  4070e8:	add	x0, x8, #0x40
  4070ec:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4070f0:	add	x1, x1, #0xdaf
  4070f4:	bl	4034ec <sqrt@plt+0x16dc>
  4070f8:	b	4070fc <sqrt@plt+0x52ec>
  4070fc:	ldur	x8, [x29, #-96]
  407100:	ldr	w9, [x8]
  407104:	cmp	w9, #0x1
  407108:	b.eq	407150 <sqrt@plt+0x5340>  // b.none
  40710c:	ldur	x8, [x29, #-112]
  407110:	add	x0, x8, #0x40
  407114:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  407118:	add	x1, x1, #0xeca
  40711c:	bl	4036f0 <sqrt@plt+0x18e0>
  407120:	str	x0, [sp, #136]
  407124:	b	407128 <sqrt@plt+0x5318>
  407128:	ldur	x8, [x29, #-96]
  40712c:	ldr	w1, [x8]
  407130:	ldr	x0, [sp, #136]
  407134:	bl	40317c <sqrt@plt+0x136c>
  407138:	str	x0, [sp, #128]
  40713c:	b	407140 <sqrt@plt+0x5330>
  407140:	ldr	x0, [sp, #128]
  407144:	ldur	x1, [x29, #-104]
  407148:	bl	4034ec <sqrt@plt+0x16dc>
  40714c:	b	407150 <sqrt@plt+0x5340>
  407150:	ldur	x8, [x29, #-112]
  407154:	add	x0, x8, #0x40
  407158:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40715c:	add	x1, x1, #0xed2
  407160:	bl	4036f0 <sqrt@plt+0x18e0>
  407164:	str	x0, [sp, #120]
  407168:	b	40716c <sqrt@plt+0x535c>
  40716c:	ldur	x8, [x29, #-112]
  407170:	ldr	w1, [x8, #88]
  407174:	ldr	x0, [sp, #120]
  407178:	bl	40317c <sqrt@plt+0x136c>
  40717c:	str	x0, [sp, #112]
  407180:	b	407184 <sqrt@plt+0x5374>
  407184:	ldr	x0, [sp, #112]
  407188:	ldur	x1, [x29, #-104]
  40718c:	bl	4034ec <sqrt@plt+0x16dc>
  407190:	b	407194 <sqrt@plt+0x5384>
  407194:	ldur	x8, [x29, #-112]
  407198:	add	x0, x8, #0x40
  40719c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4071a0:	add	x1, x1, #0xed6
  4071a4:	bl	4036f0 <sqrt@plt+0x18e0>
  4071a8:	b	4071ac <sqrt@plt+0x539c>
  4071ac:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4071b0:	add	x8, x8, #0x374
  4071b4:	ldr	w9, [x8]
  4071b8:	cbz	w9, 4071d8 <sqrt@plt+0x53c8>
  4071bc:	ldur	x8, [x29, #-112]
  4071c0:	add	x0, x8, #0x40
  4071c4:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4071c8:	add	x1, x1, #0xed9
  4071cc:	bl	4034ec <sqrt@plt+0x16dc>
  4071d0:	b	4071d4 <sqrt@plt+0x53c4>
  4071d4:	b	4071ec <sqrt@plt+0x53dc>
  4071d8:	ldur	x8, [x29, #-112]
  4071dc:	add	x0, x8, #0x40
  4071e0:	ldr	w1, [x8, #108]
  4071e4:	bl	403284 <sqrt@plt+0x1474>
  4071e8:	b	4071ec <sqrt@plt+0x53dc>
  4071ec:	ldur	x8, [x29, #-112]
  4071f0:	add	x0, x8, #0x40
  4071f4:	ldur	x1, [x29, #-104]
  4071f8:	bl	4034ec <sqrt@plt+0x16dc>
  4071fc:	b	407200 <sqrt@plt+0x53f0>
  407200:	ldur	x8, [x29, #-112]
  407204:	add	x0, x8, #0x40
  407208:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40720c:	add	x1, x1, #0xedd
  407210:	bl	4036f0 <sqrt@plt+0x18e0>
  407214:	str	x0, [sp, #104]
  407218:	b	40721c <sqrt@plt+0x540c>
  40721c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407220:	add	x8, x8, #0x370
  407224:	ldr	w9, [x8]
  407228:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  40722c:	add	x8, x8, #0xee5
  407230:	adrp	x10, 41e000 <_ZdlPvm@@Base+0x296c>
  407234:	add	x10, x10, #0xee0
  407238:	cmp	w9, #0x0
  40723c:	csel	x1, x10, x8, ne  // ne = any
  407240:	ldr	x0, [sp, #104]
  407244:	bl	4034ec <sqrt@plt+0x16dc>
  407248:	str	x0, [sp, #96]
  40724c:	b	407250 <sqrt@plt+0x5440>
  407250:	ldr	x0, [sp, #96]
  407254:	ldur	x1, [x29, #-104]
  407258:	bl	4034ec <sqrt@plt+0x16dc>
  40725c:	b	407260 <sqrt@plt+0x5450>
  407260:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407264:	add	x8, x8, #0x378
  407268:	ldr	w9, [x8]
  40726c:	cbz	w9, 4072f8 <sqrt@plt+0x54e8>
  407270:	ldur	x8, [x29, #-112]
  407274:	add	x0, x8, #0x40
  407278:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40727c:	add	x1, x1, #0xc8d
  407280:	bl	402a18 <sqrt@plt+0xc08>
  407284:	str	x0, [sp, #88]
  407288:	b	40728c <sqrt@plt+0x547c>
  40728c:	ldr	x0, [sp, #88]
  407290:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  407294:	add	x1, x1, #0xeeb
  407298:	bl	402b04 <sqrt@plt+0xcf4>
  40729c:	str	x0, [sp, #80]
  4072a0:	b	4072a4 <sqrt@plt+0x5494>
  4072a4:	ldr	x0, [sp, #80]
  4072a8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4072ac:	add	x1, x1, #0xef7
  4072b0:	bl	402b04 <sqrt@plt+0xcf4>
  4072b4:	str	x0, [sp, #72]
  4072b8:	b	4072bc <sqrt@plt+0x54ac>
  4072bc:	ldr	x0, [sp, #72]
  4072c0:	bl	402ab4 <sqrt@plt+0xca4>
  4072c4:	str	x0, [sp, #64]
  4072c8:	b	4072cc <sqrt@plt+0x54bc>
  4072cc:	ldr	x0, [sp, #64]
  4072d0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4072d4:	add	x1, x1, #0xefc
  4072d8:	bl	4034ec <sqrt@plt+0x16dc>
  4072dc:	str	x0, [sp, #56]
  4072e0:	b	4072e4 <sqrt@plt+0x54d4>
  4072e4:	ldr	x0, [sp, #56]
  4072e8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4072ec:	add	x1, x1, #0xce0
  4072f0:	bl	402974 <sqrt@plt+0xb64>
  4072f4:	b	4072f8 <sqrt@plt+0x54e8>
  4072f8:	ldur	x0, [x29, #-112]
  4072fc:	bl	405210 <sqrt@plt+0x3400>
  407300:	b	407304 <sqrt@plt+0x54f4>
  407304:	ldur	x8, [x29, #-112]
  407308:	ldr	x9, [x8, #512]
  40730c:	cbz	x9, 4073e0 <sqrt@plt+0x55d0>
  407310:	ldur	x8, [x29, #-112]
  407314:	ldr	x9, [x8, #512]
  407318:	stur	x9, [x29, #-64]
  40731c:	ldr	x9, [x8, #512]
  407320:	ldr	x9, [x9, #2072]
  407324:	str	x9, [x8, #512]
  407328:	ldur	x1, [x29, #-64]
  40732c:	mov	x0, x8
  407330:	bl	40535c <sqrt@plt+0x354c>
  407334:	b	407338 <sqrt@plt+0x5528>
  407338:	ldur	x8, [x29, #-112]
  40733c:	add	x0, x8, #0x40
  407340:	ldur	x9, [x29, #-64]
  407344:	ldr	x1, [x9, #16]
  407348:	bl	4036f0 <sqrt@plt+0x18e0>
  40734c:	str	x0, [sp, #48]
  407350:	b	407354 <sqrt@plt+0x5544>
  407354:	ldur	x8, [x29, #-64]
  407358:	ldr	w0, [x8, #12]
  40735c:	bl	405480 <sqrt@plt+0x3670>
  407360:	str	x0, [sp, #40]
  407364:	b	407368 <sqrt@plt+0x5558>
  407368:	ldr	x0, [sp, #48]
  40736c:	ldr	x1, [sp, #40]
  407370:	bl	4034ec <sqrt@plt+0x16dc>
  407374:	str	x0, [sp, #32]
  407378:	b	40737c <sqrt@plt+0x556c>
  40737c:	ldur	x8, [x29, #-64]
  407380:	ldr	x0, [x8]
  407384:	bl	41442c <sqrt@plt+0x1261c>
  407388:	str	x0, [sp, #24]
  40738c:	b	407390 <sqrt@plt+0x5580>
  407390:	ldr	x0, [sp, #32]
  407394:	ldr	x1, [sp, #24]
  407398:	bl	4036f0 <sqrt@plt+0x18e0>
  40739c:	str	x0, [sp, #16]
  4073a0:	b	4073a4 <sqrt@plt+0x5594>
  4073a4:	ldr	x0, [sp, #16]
  4073a8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4073ac:	add	x1, x1, #0xae2
  4073b0:	bl	4034ec <sqrt@plt+0x16dc>
  4073b4:	b	4073b8 <sqrt@plt+0x55a8>
  4073b8:	ldur	x8, [x29, #-64]
  4073bc:	str	x8, [sp, #8]
  4073c0:	cbz	x8, 4073dc <sqrt@plt+0x55cc>
  4073c4:	ldr	x0, [sp, #8]
  4073c8:	adrp	x8, 403000 <sqrt@plt+0x11f0>
  4073cc:	add	x8, x8, #0xaa8
  4073d0:	blr	x8
  4073d4:	ldr	x0, [sp, #8]
  4073d8:	bl	41b668 <_ZdlPv@@Base>
  4073dc:	b	407304 <sqrt@plt+0x54f4>
  4073e0:	ldur	x8, [x29, #-112]
  4073e4:	add	x0, x8, #0x40
  4073e8:	ldur	x9, [x29, #-88]
  4073ec:	ldr	w10, [x9]
  4073f0:	adrp	x11, 41e000 <_ZdlPvm@@Base+0x296c>
  4073f4:	add	x11, x11, #0xf03
  4073f8:	adrp	x12, 41e000 <_ZdlPvm@@Base+0x296c>
  4073fc:	add	x12, x12, #0xe96
  407400:	tst	w10, #0x1
  407404:	csel	x1, x12, x11, ne  // ne = any
  407408:	bl	402974 <sqrt@plt+0xb64>
  40740c:	b	407410 <sqrt@plt+0x5600>
  407410:	ldur	x8, [x29, #-112]
  407414:	add	x0, x8, #0x40
  407418:	bl	40286c <sqrt@plt+0xa5c>
  40741c:	b	407420 <sqrt@plt+0x5610>
  407420:	ldur	x8, [x29, #-112]
  407424:	add	x0, x8, #0x40
  407428:	ldr	x1, [x8, #56]
  40742c:	bl	402814 <sqrt@plt+0xa04>
  407430:	b	407434 <sqrt@plt+0x5624>
  407434:	ldur	x8, [x29, #-112]
  407438:	ldr	x0, [x8, #56]
  40743c:	bl	401a40 <fclose@plt>
  407440:	b	407444 <sqrt@plt+0x5634>
  407444:	ldur	x8, [x29, #-112]
  407448:	add	x0, x8, #0x888
  40744c:	bl	4095d8 <sqrt@plt+0x77c8>
  407450:	ldur	x8, [x29, #-112]
  407454:	add	x0, x8, #0x870
  407458:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40745c:	ldur	x8, [x29, #-112]
  407460:	add	x0, x8, #0x1b8
  407464:	bl	410a70 <sqrt@plt+0xec60>
  407468:	ldur	x0, [x29, #-112]
  40746c:	bl	40fe34 <sqrt@plt+0xe024>
  407470:	add	sp, sp, #0x250
  407474:	ldr	x28, [sp, #16]
  407478:	ldp	x29, x30, [sp], #32
  40747c:	ret
  407480:	ldur	x0, [x29, #-16]
  407484:	bl	408b98 <sqrt@plt+0x6d88>
  407488:	sub	sp, sp, #0x20
  40748c:	stp	x29, x30, [sp, #16]
  407490:	add	x29, sp, #0x10
  407494:	adrp	x8, 406000 <sqrt@plt+0x41f0>
  407498:	add	x8, x8, #0x84c
  40749c:	str	x0, [sp, #8]
  4074a0:	ldr	x9, [sp, #8]
  4074a4:	mov	x0, x9
  4074a8:	str	x9, [sp]
  4074ac:	blr	x8
  4074b0:	ldr	x0, [sp]
  4074b4:	bl	41b668 <_ZdlPv@@Base>
  4074b8:	ldp	x29, x30, [sp, #16]
  4074bc:	add	sp, sp, #0x20
  4074c0:	ret
  4074c4:	sub	sp, sp, #0xa0
  4074c8:	stp	x29, x30, [sp, #144]
  4074cc:	add	x29, sp, #0x90
  4074d0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4074d4:	add	x8, x8, #0x30
  4074d8:	stur	x0, [x29, #-8]
  4074dc:	stur	x1, [x29, #-16]
  4074e0:	stur	x2, [x29, #-24]
  4074e4:	sturb	w3, [x29, #-25]
  4074e8:	ldur	x9, [x29, #-8]
  4074ec:	ldurb	w10, [x29, #-25]
  4074f0:	cmp	w10, #0x70
  4074f4:	str	x8, [sp, #56]
  4074f8:	str	x9, [sp, #48]
  4074fc:	b.eq	407504 <sqrt@plt+0x56f4>  // b.none
  407500:	b	407834 <sqrt@plt+0x5a24>
  407504:	ldur	x8, [x29, #-16]
  407508:	stur	x8, [x29, #-40]
  40750c:	ldur	x8, [x29, #-40]
  407510:	ldrb	w9, [x8]
  407514:	mov	w10, #0x1                   	// #1
  407518:	cmp	w9, #0x20
  40751c:	str	w10, [sp, #44]
  407520:	b.eq	407538 <sqrt@plt+0x5728>  // b.none
  407524:	ldur	x8, [x29, #-40]
  407528:	ldrb	w9, [x8]
  40752c:	cmp	w9, #0xa
  407530:	cset	w9, eq  // eq = none
  407534:	str	w9, [sp, #44]
  407538:	ldr	w8, [sp, #44]
  40753c:	tbnz	w8, #0, 407544 <sqrt@plt+0x5734>
  407540:	b	407554 <sqrt@plt+0x5744>
  407544:	ldur	x8, [x29, #-40]
  407548:	add	x8, x8, #0x1
  40754c:	stur	x8, [x29, #-40]
  407550:	b	40750c <sqrt@plt+0x56fc>
  407554:	ldur	x8, [x29, #-40]
  407558:	stur	x8, [x29, #-48]
  40755c:	ldur	x8, [x29, #-40]
  407560:	ldrb	w9, [x8]
  407564:	mov	w10, #0x0                   	// #0
  407568:	str	w10, [sp, #40]
  40756c:	cbz	w9, 4075b4 <sqrt@plt+0x57a4>
  407570:	ldur	x8, [x29, #-40]
  407574:	ldrb	w9, [x8]
  407578:	mov	w10, #0x0                   	// #0
  40757c:	cmp	w9, #0x3a
  407580:	str	w10, [sp, #40]
  407584:	b.eq	4075b4 <sqrt@plt+0x57a4>  // b.none
  407588:	ldur	x8, [x29, #-40]
  40758c:	ldrb	w9, [x8]
  407590:	mov	w10, #0x0                   	// #0
  407594:	cmp	w9, #0x20
  407598:	str	w10, [sp, #40]
  40759c:	b.eq	4075b4 <sqrt@plt+0x57a4>  // b.none
  4075a0:	ldur	x8, [x29, #-40]
  4075a4:	ldrb	w9, [x8]
  4075a8:	cmp	w9, #0xa
  4075ac:	cset	w9, ne  // ne = any
  4075b0:	str	w9, [sp, #40]
  4075b4:	ldr	w8, [sp, #40]
  4075b8:	tbnz	w8, #0, 4075c0 <sqrt@plt+0x57b0>
  4075bc:	b	4075d0 <sqrt@plt+0x57c0>
  4075c0:	ldur	x8, [x29, #-40]
  4075c4:	add	x8, x8, #0x1
  4075c8:	stur	x8, [x29, #-40]
  4075cc:	b	40755c <sqrt@plt+0x574c>
  4075d0:	ldur	x8, [x29, #-40]
  4075d4:	ldrb	w9, [x8]
  4075d8:	cbz	w9, 4075fc <sqrt@plt+0x57ec>
  4075dc:	ldur	x0, [x29, #-48]
  4075e0:	ldur	x8, [x29, #-40]
  4075e4:	ldur	x9, [x29, #-48]
  4075e8:	subs	x2, x8, x9
  4075ec:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4075f0:	add	x1, x1, #0xeae
  4075f4:	bl	401bb0 <strncmp@plt>
  4075f8:	cbz	w0, 407618 <sqrt@plt+0x5808>
  4075fc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  407600:	add	x0, x0, #0xf26
  407604:	ldr	x1, [sp, #56]
  407608:	ldr	x2, [sp, #56]
  40760c:	ldr	x3, [sp, #56]
  407610:	bl	412650 <sqrt@plt+0x10840>
  407614:	b	407834 <sqrt@plt+0x5a24>
  407618:	ldur	x8, [x29, #-40]
  40761c:	add	x8, x8, #0x1
  407620:	stur	x8, [x29, #-40]
  407624:	ldur	x8, [x29, #-40]
  407628:	ldrb	w9, [x8]
  40762c:	mov	w10, #0x1                   	// #1
  407630:	cmp	w9, #0x20
  407634:	str	w10, [sp, #36]
  407638:	b.eq	407650 <sqrt@plt+0x5840>  // b.none
  40763c:	ldur	x8, [x29, #-40]
  407640:	ldrb	w9, [x8]
  407644:	cmp	w9, #0xa
  407648:	cset	w9, eq  // eq = none
  40764c:	str	w9, [sp, #36]
  407650:	ldr	w8, [sp, #36]
  407654:	tbnz	w8, #0, 40765c <sqrt@plt+0x584c>
  407658:	b	40766c <sqrt@plt+0x585c>
  40765c:	ldur	x8, [x29, #-40]
  407660:	add	x8, x8, #0x1
  407664:	stur	x8, [x29, #-40]
  407668:	b	407624 <sqrt@plt+0x5814>
  40766c:	ldur	x8, [x29, #-40]
  407670:	stur	x8, [x29, #-56]
  407674:	ldur	x8, [x29, #-40]
  407678:	ldrb	w9, [x8]
  40767c:	mov	w10, #0x0                   	// #0
  407680:	str	w10, [sp, #32]
  407684:	cbz	w9, 4076b4 <sqrt@plt+0x58a4>
  407688:	ldur	x8, [x29, #-40]
  40768c:	ldrb	w9, [x8]
  407690:	mov	w10, #0x0                   	// #0
  407694:	cmp	w9, #0x20
  407698:	str	w10, [sp, #32]
  40769c:	b.eq	4076b4 <sqrt@plt+0x58a4>  // b.none
  4076a0:	ldur	x8, [x29, #-40]
  4076a4:	ldrb	w9, [x8]
  4076a8:	cmp	w9, #0xa
  4076ac:	cset	w9, ne  // ne = any
  4076b0:	str	w9, [sp, #32]
  4076b4:	ldr	w8, [sp, #32]
  4076b8:	tbnz	w8, #0, 4076c0 <sqrt@plt+0x58b0>
  4076bc:	b	4076d0 <sqrt@plt+0x58c0>
  4076c0:	ldur	x8, [x29, #-40]
  4076c4:	add	x8, x8, #0x1
  4076c8:	stur	x8, [x29, #-40]
  4076cc:	b	407674 <sqrt@plt+0x5864>
  4076d0:	ldur	x8, [x29, #-56]
  4076d4:	ldrb	w9, [x8]
  4076d8:	cbnz	w9, 4076f8 <sqrt@plt+0x58e8>
  4076dc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  4076e0:	add	x0, x0, #0xf4a
  4076e4:	ldr	x1, [sp, #56]
  4076e8:	ldr	x2, [sp, #56]
  4076ec:	ldr	x3, [sp, #56]
  4076f0:	bl	412650 <sqrt@plt+0x10840>
  4076f4:	b	407834 <sqrt@plt+0x5a24>
  4076f8:	stur	wzr, [x29, #-60]
  4076fc:	ldur	w8, [x29, #-60]
  407700:	mov	w9, w8
  407704:	cmp	x9, #0x7
  407708:	b.cs	407808 <sqrt@plt+0x59f8>  // b.hs, b.nlast
  40770c:	ldur	x0, [x29, #-56]
  407710:	ldur	w8, [x29, #-60]
  407714:	mov	w9, w8
  407718:	mov	x10, #0x18                  	// #24
  40771c:	mul	x9, x10, x9
  407720:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  407724:	add	x10, x10, #0x268
  407728:	add	x9, x10, x9
  40772c:	ldr	x1, [x9]
  407730:	ldur	x9, [x29, #-40]
  407734:	ldur	x10, [x29, #-56]
  407738:	subs	x2, x9, x10
  40773c:	bl	401bb0 <strncmp@plt>
  407740:	cbnz	w0, 4077f8 <sqrt@plt+0x59e8>
  407744:	ldr	x0, [sp, #48]
  407748:	bl	4048a0 <sqrt@plt+0x2a90>
  40774c:	ldr	x8, [sp, #48]
  407750:	add	x0, x8, #0x1b8
  407754:	ldur	x9, [x29, #-24]
  407758:	ldr	x1, [x9, #24]
  40775c:	bl	410c34 <sqrt@plt+0xee24>
  407760:	cbz	w0, 40777c <sqrt@plt+0x596c>
  407764:	ldur	x8, [x29, #-24]
  407768:	ldr	x1, [x8, #24]
  40776c:	ldr	x0, [sp, #48]
  407770:	mov	w9, wzr
  407774:	mov	w2, w9
  407778:	bl	404c50 <sqrt@plt+0x2e40>
  40777c:	ldur	w8, [x29, #-60]
  407780:	mov	w9, w8
  407784:	mov	x10, #0x18                  	// #24
  407788:	mul	x9, x10, x9
  40778c:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  407790:	add	x10, x10, #0x268
  407794:	add	x9, x10, x9
  407798:	ldr	x10, [x9, #8]
  40779c:	ldr	x9, [x9, #16]
  4077a0:	asr	x11, x9, #1
  4077a4:	ldr	x12, [sp, #48]
  4077a8:	add	x11, x12, x11
  4077ac:	and	x9, x9, #0x1
  4077b0:	str	x10, [sp, #24]
  4077b4:	str	x11, [sp, #16]
  4077b8:	cbz	x9, 4077d8 <sqrt@plt+0x59c8>
  4077bc:	ldr	x8, [sp, #16]
  4077c0:	ldr	x9, [x8]
  4077c4:	ldr	x10, [sp, #24]
  4077c8:	add	x9, x9, x10
  4077cc:	ldr	x9, [x9]
  4077d0:	str	x9, [sp, #8]
  4077d4:	b	4077e0 <sqrt@plt+0x59d0>
  4077d8:	ldr	x8, [sp, #24]
  4077dc:	str	x8, [sp, #8]
  4077e0:	ldr	x8, [sp, #8]
  4077e4:	ldur	x1, [x29, #-40]
  4077e8:	ldur	x2, [x29, #-24]
  4077ec:	ldr	x0, [sp, #16]
  4077f0:	blr	x8
  4077f4:	b	407834 <sqrt@plt+0x5a24>
  4077f8:	ldur	w8, [x29, #-60]
  4077fc:	add	w8, w8, #0x1
  407800:	stur	w8, [x29, #-60]
  407804:	b	4076fc <sqrt@plt+0x58ec>
  407808:	ldur	x1, [x29, #-56]
  40780c:	add	x8, sp, #0x40
  407810:	mov	x0, x8
  407814:	str	x8, [sp]
  407818:	bl	412278 <sqrt@plt+0x10468>
  40781c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  407820:	add	x0, x0, #0xf62
  407824:	ldr	x1, [sp]
  407828:	ldr	x2, [sp, #56]
  40782c:	ldr	x3, [sp, #56]
  407830:	bl	412650 <sqrt@plt+0x10840>
  407834:	ldp	x29, x30, [sp, #144]
  407838:	add	sp, sp, #0xa0
  40783c:	ret
  407840:	sub	sp, sp, #0x40
  407844:	stp	x29, x30, [sp, #48]
  407848:	add	x29, sp, #0x30
  40784c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  407850:	add	x8, x8, #0x30
  407854:	stur	x0, [x29, #-8]
  407858:	stur	x1, [x29, #-16]
  40785c:	str	x2, [sp, #24]
  407860:	ldur	x9, [x29, #-8]
  407864:	str	x8, [sp, #16]
  407868:	str	x9, [sp, #8]
  40786c:	ldur	x8, [x29, #-16]
  407870:	ldrb	w1, [x8]
  407874:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  407878:	add	x0, x0, #0xa29
  40787c:	bl	408ab8 <sqrt@plt+0x6ca8>
  407880:	cbz	w0, 407894 <sqrt@plt+0x5a84>
  407884:	ldur	x8, [x29, #-16]
  407888:	add	x8, x8, #0x1
  40788c:	stur	x8, [x29, #-16]
  407890:	b	40786c <sqrt@plt+0x5a5c>
  407894:	ldur	x8, [x29, #-16]
  407898:	ldrb	w9, [x8]
  40789c:	cbnz	w9, 4078bc <sqrt@plt+0x5aac>
  4078a0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  4078a4:	add	x0, x0, #0xf80
  4078a8:	ldr	x1, [sp, #16]
  4078ac:	ldr	x2, [sp, #16]
  4078b0:	ldr	x3, [sp, #16]
  4078b4:	bl	412650 <sqrt@plt+0x10840>
  4078b8:	b	407958 <sqrt@plt+0x5b48>
  4078bc:	ldur	x0, [x29, #-16]
  4078c0:	bl	408304 <sqrt@plt+0x64f4>
  4078c4:	cbnz	w0, 4078e0 <sqrt@plt+0x5ad0>
  4078c8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  4078cc:	add	x0, x0, #0xfa3
  4078d0:	ldr	x1, [sp, #16]
  4078d4:	ldr	x2, [sp, #16]
  4078d8:	ldr	x3, [sp, #16]
  4078dc:	bl	4126fc <sqrt@plt+0x108ec>
  4078e0:	ldr	x8, [sp, #8]
  4078e4:	add	x0, x8, #0x40
  4078e8:	ldr	x9, [sp, #24]
  4078ec:	ldr	w1, [x9, #8]
  4078f0:	bl	403284 <sqrt@plt+0x1474>
  4078f4:	ldr	x8, [sp, #24]
  4078f8:	ldr	w1, [x8, #12]
  4078fc:	bl	403284 <sqrt@plt+0x1474>
  407900:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  407904:	add	x1, x1, #0xfe7
  407908:	bl	4034ec <sqrt@plt+0x16dc>
  40790c:	ldur	x1, [x29, #-16]
  407910:	bl	4028b8 <sqrt@plt+0xaa8>
  407914:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  407918:	add	x1, x1, #0xfee
  40791c:	bl	4034ec <sqrt@plt+0x16dc>
  407920:	mov	w10, #0xffffffff            	// #-1
  407924:	ldr	x8, [sp, #8]
  407928:	str	w10, [x8, #524]
  40792c:	str	w10, [x8, #520]
  407930:	mov	x9, xzr
  407934:	str	x9, [x8, #480]
  407938:	str	w10, [x8, #528]
  40793c:	str	w10, [x8, #536]
  407940:	str	wzr, [x8, #2144]
  407944:	ldr	w10, [x8, #2176]
  407948:	cbnz	w10, 407958 <sqrt@plt+0x5b48>
  40794c:	mov	w8, #0x1                   	// #1
  407950:	ldr	x9, [sp, #8]
  407954:	str	w8, [x9, #2176]
  407958:	ldp	x29, x30, [sp, #48]
  40795c:	add	sp, sp, #0x40
  407960:	ret
  407964:	sub	sp, sp, #0x40
  407968:	stp	x29, x30, [sp, #48]
  40796c:	add	x29, sp, #0x30
  407970:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  407974:	add	x8, x8, #0x30
  407978:	stur	x0, [x29, #-8]
  40797c:	stur	x1, [x29, #-16]
  407980:	str	x2, [sp, #24]
  407984:	ldur	x9, [x29, #-8]
  407988:	str	x8, [sp, #16]
  40798c:	str	x9, [sp, #8]
  407990:	ldur	x8, [x29, #-16]
  407994:	ldrb	w1, [x8]
  407998:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40799c:	add	x0, x0, #0xa29
  4079a0:	bl	408ab8 <sqrt@plt+0x6ca8>
  4079a4:	cbz	w0, 4079b8 <sqrt@plt+0x5ba8>
  4079a8:	ldur	x8, [x29, #-16]
  4079ac:	add	x8, x8, #0x1
  4079b0:	stur	x8, [x29, #-16]
  4079b4:	b	407990 <sqrt@plt+0x5b80>
  4079b8:	ldur	x0, [x29, #-16]
  4079bc:	bl	408304 <sqrt@plt+0x64f4>
  4079c0:	cbnz	w0, 4079dc <sqrt@plt+0x5bcc>
  4079c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  4079c8:	add	x0, x0, #0x16
  4079cc:	ldr	x1, [sp, #16]
  4079d0:	ldr	x2, [sp, #16]
  4079d4:	ldr	x3, [sp, #16]
  4079d8:	bl	4126fc <sqrt@plt+0x108ec>
  4079dc:	ldur	x1, [x29, #-16]
  4079e0:	ldr	x8, [sp, #8]
  4079e4:	add	x0, x8, #0x870
  4079e8:	bl	41cbf4 <_ZdlPvm@@Base+0x1560>
  4079ec:	ldur	x8, [x29, #-16]
  4079f0:	ldrb	w9, [x8]
  4079f4:	cbz	w9, 407a24 <sqrt@plt+0x5c14>
  4079f8:	ldur	x0, [x29, #-16]
  4079fc:	mov	w8, wzr
  407a00:	mov	w1, w8
  407a04:	bl	401a90 <strchr@plt>
  407a08:	ldurb	w8, [x0, #-1]
  407a0c:	cmp	w8, #0xa
  407a10:	b.eq	407a24 <sqrt@plt+0x5c14>  // b.none
  407a14:	ldr	x8, [sp, #8]
  407a18:	add	x0, x8, #0x870
  407a1c:	mov	w1, #0xa                   	// #10
  407a20:	bl	408b18 <sqrt@plt+0x6d08>
  407a24:	ldr	x8, [sp, #8]
  407a28:	ldr	w9, [x8, #2176]
  407a2c:	add	w9, w9, #0x1
  407a30:	str	w9, [x8, #2176]
  407a34:	ldp	x29, x30, [sp, #48]
  407a38:	add	sp, sp, #0x40
  407a3c:	ret
  407a40:	sub	sp, sp, #0x60
  407a44:	stp	x29, x30, [sp, #80]
  407a48:	add	x29, sp, #0x50
  407a4c:	mov	w8, #0xa                   	// #10
  407a50:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  407a54:	add	x9, x9, #0x30
  407a58:	sub	x10, x29, #0x20
  407a5c:	stur	x0, [x29, #-8]
  407a60:	stur	x1, [x29, #-16]
  407a64:	stur	x2, [x29, #-24]
  407a68:	ldur	x11, [x29, #-8]
  407a6c:	ldur	x0, [x29, #-16]
  407a70:	mov	x1, x10
  407a74:	mov	w2, w8
  407a78:	str	x9, [sp, #16]
  407a7c:	str	x11, [sp, #8]
  407a80:	bl	401a70 <strtol@plt>
  407a84:	stur	w0, [x29, #-36]
  407a88:	ldur	w8, [x29, #-36]
  407a8c:	cbnz	w8, 407abc <sqrt@plt+0x5cac>
  407a90:	ldur	x8, [x29, #-32]
  407a94:	ldur	x9, [x29, #-16]
  407a98:	cmp	x8, x9
  407a9c:	b.ne	407abc <sqrt@plt+0x5cac>  // b.any
  407aa0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407aa4:	add	x0, x0, #0x59
  407aa8:	ldr	x1, [sp, #16]
  407aac:	ldr	x2, [sp, #16]
  407ab0:	ldr	x3, [sp, #16]
  407ab4:	bl	412650 <sqrt@plt+0x10840>
  407ab8:	b	407bac <sqrt@plt+0x5d9c>
  407abc:	ldur	w8, [x29, #-36]
  407ac0:	cmp	w8, #0x0
  407ac4:	cset	w8, ge  // ge = tcont
  407ac8:	tbnz	w8, #0, 407afc <sqrt@plt+0x5cec>
  407acc:	ldur	w1, [x29, #-36]
  407ad0:	add	x8, sp, #0x18
  407ad4:	mov	x0, x8
  407ad8:	str	x8, [sp]
  407adc:	bl	4122e0 <sqrt@plt+0x104d0>
  407ae0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407ae4:	add	x0, x0, #0x85
  407ae8:	ldr	x1, [sp]
  407aec:	ldr	x2, [sp, #16]
  407af0:	ldr	x3, [sp, #16]
  407af4:	bl	412650 <sqrt@plt+0x10840>
  407af8:	b	407bac <sqrt@plt+0x5d9c>
  407afc:	ldur	x8, [x29, #-32]
  407b00:	stur	x8, [x29, #-16]
  407b04:	ldur	x8, [x29, #-16]
  407b08:	ldrb	w1, [x8]
  407b0c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  407b10:	add	x0, x0, #0xa29
  407b14:	bl	408ab8 <sqrt@plt+0x6ca8>
  407b18:	cbz	w0, 407b2c <sqrt@plt+0x5d1c>
  407b1c:	ldur	x8, [x29, #-16]
  407b20:	add	x8, x8, #0x1
  407b24:	stur	x8, [x29, #-16]
  407b28:	b	407b04 <sqrt@plt+0x5cf4>
  407b2c:	ldur	x0, [x29, #-16]
  407b30:	bl	408304 <sqrt@plt+0x64f4>
  407b34:	cbnz	w0, 407b50 <sqrt@plt+0x5d40>
  407b38:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407b3c:	add	x0, x0, #0xb2
  407b40:	ldr	x1, [sp, #16]
  407b44:	ldr	x2, [sp, #16]
  407b48:	ldr	x3, [sp, #16]
  407b4c:	bl	4126fc <sqrt@plt+0x108ec>
  407b50:	ldur	x1, [x29, #-16]
  407b54:	ldr	x8, [sp, #8]
  407b58:	add	x0, x8, #0x870
  407b5c:	bl	41cbf4 <_ZdlPvm@@Base+0x1560>
  407b60:	ldur	x8, [x29, #-16]
  407b64:	ldrb	w9, [x8]
  407b68:	cbz	w9, 407b98 <sqrt@plt+0x5d88>
  407b6c:	ldur	x0, [x29, #-16]
  407b70:	mov	w8, wzr
  407b74:	mov	w1, w8
  407b78:	bl	401a90 <strchr@plt>
  407b7c:	ldurb	w8, [x0, #-1]
  407b80:	cmp	w8, #0xa
  407b84:	b.eq	407b98 <sqrt@plt+0x5d88>  // b.none
  407b88:	ldr	x8, [sp, #8]
  407b8c:	add	x0, x8, #0x870
  407b90:	mov	w1, #0xa                   	// #10
  407b94:	bl	408b18 <sqrt@plt+0x6d08>
  407b98:	ldur	w8, [x29, #-36]
  407b9c:	ldr	x9, [sp, #8]
  407ba0:	ldr	w10, [x9, #2176]
  407ba4:	add	w8, w10, w8
  407ba8:	str	w8, [x9, #2176]
  407bac:	ldp	x29, x30, [sp, #80]
  407bb0:	add	sp, sp, #0x60
  407bb4:	ret
  407bb8:	sub	sp, sp, #0x100
  407bbc:	stp	x29, x30, [sp, #240]
  407bc0:	add	x29, sp, #0xf0
  407bc4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  407bc8:	add	x8, x8, #0x30
  407bcc:	stur	x0, [x29, #-8]
  407bd0:	stur	x1, [x29, #-16]
  407bd4:	stur	x2, [x29, #-24]
  407bd8:	ldur	x9, [x29, #-8]
  407bdc:	str	x8, [sp, #56]
  407be0:	str	x9, [sp, #48]
  407be4:	ldur	x8, [x29, #-16]
  407be8:	ldrb	w9, [x8]
  407bec:	mov	w10, #0x1                   	// #1
  407bf0:	cmp	w9, #0x20
  407bf4:	str	w10, [sp, #44]
  407bf8:	b.eq	407c10 <sqrt@plt+0x5e00>  // b.none
  407bfc:	ldur	x8, [x29, #-16]
  407c00:	ldrb	w9, [x8]
  407c04:	cmp	w9, #0xa
  407c08:	cset	w9, eq  // eq = none
  407c0c:	str	w9, [sp, #44]
  407c10:	ldr	w8, [sp, #44]
  407c14:	tbnz	w8, #0, 407c1c <sqrt@plt+0x5e0c>
  407c18:	b	407c2c <sqrt@plt+0x5e1c>
  407c1c:	ldur	x8, [x29, #-16]
  407c20:	add	x8, x8, #0x1
  407c24:	stur	x8, [x29, #-16]
  407c28:	b	407be4 <sqrt@plt+0x5dd4>
  407c2c:	ldur	x8, [x29, #-16]
  407c30:	stur	x8, [x29, #-32]
  407c34:	ldur	x8, [x29, #-32]
  407c38:	ldrb	w9, [x8]
  407c3c:	mov	w10, #0x0                   	// #0
  407c40:	str	w10, [sp, #40]
  407c44:	cbz	w9, 407c74 <sqrt@plt+0x5e64>
  407c48:	ldur	x8, [x29, #-32]
  407c4c:	ldrb	w9, [x8]
  407c50:	mov	w10, #0x0                   	// #0
  407c54:	cmp	w9, #0x20
  407c58:	str	w10, [sp, #40]
  407c5c:	b.eq	407c74 <sqrt@plt+0x5e64>  // b.none
  407c60:	ldur	x8, [x29, #-32]
  407c64:	ldrb	w9, [x8]
  407c68:	cmp	w9, #0xa
  407c6c:	cset	w9, ne  // ne = any
  407c70:	str	w9, [sp, #40]
  407c74:	ldr	w8, [sp, #40]
  407c78:	tbnz	w8, #0, 407c80 <sqrt@plt+0x5e70>
  407c7c:	b	407c90 <sqrt@plt+0x5e80>
  407c80:	ldur	x8, [x29, #-32]
  407c84:	add	x8, x8, #0x1
  407c88:	stur	x8, [x29, #-32]
  407c8c:	b	407c34 <sqrt@plt+0x5e24>
  407c90:	ldur	x8, [x29, #-32]
  407c94:	ldrb	w9, [x8]
  407c98:	cbz	w9, 407cb0 <sqrt@plt+0x5ea0>
  407c9c:	ldur	x8, [x29, #-32]
  407ca0:	add	x9, x8, #0x1
  407ca4:	stur	x9, [x29, #-32]
  407ca8:	mov	w10, #0x0                   	// #0
  407cac:	strb	w10, [x8]
  407cb0:	stur	wzr, [x29, #-60]
  407cb4:	ldur	w8, [x29, #-60]
  407cb8:	cmp	w8, #0x6
  407cbc:	b.ge	407d18 <sqrt@plt+0x5f08>  // b.tcont
  407cc0:	ldur	x0, [x29, #-32]
  407cc4:	sub	x1, x29, #0x48
  407cc8:	mov	w2, #0xa                   	// #10
  407ccc:	bl	401a70 <strtol@plt>
  407cd0:	stur	x0, [x29, #-80]
  407cd4:	ldur	x8, [x29, #-80]
  407cd8:	cbnz	x8, 407cf0 <sqrt@plt+0x5ee0>
  407cdc:	ldur	x8, [x29, #-72]
  407ce0:	ldur	x9, [x29, #-32]
  407ce4:	cmp	x8, x9
  407ce8:	b.ne	407cf0 <sqrt@plt+0x5ee0>  // b.any
  407cec:	b	407d18 <sqrt@plt+0x5f08>
  407cf0:	ldur	x8, [x29, #-80]
  407cf4:	ldursw	x9, [x29, #-60]
  407cf8:	mov	w10, w9
  407cfc:	add	w10, w10, #0x1
  407d00:	stur	w10, [x29, #-60]
  407d04:	sub	x11, x29, #0x38
  407d08:	str	w8, [x11, x9, lsl #2]
  407d0c:	ldur	x9, [x29, #-72]
  407d10:	stur	x9, [x29, #-32]
  407d14:	b	407cb4 <sqrt@plt+0x5ea4>
  407d18:	ldur	x8, [x29, #-32]
  407d1c:	ldrb	w1, [x8]
  407d20:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  407d24:	add	x0, x0, #0x529
  407d28:	bl	408ab8 <sqrt@plt+0x6ca8>
  407d2c:	cbz	w0, 407d78 <sqrt@plt+0x5f68>
  407d30:	ldur	x8, [x29, #-32]
  407d34:	ldrb	w9, [x8, #1]
  407d38:	cbz	w9, 407d5c <sqrt@plt+0x5f4c>
  407d3c:	ldur	x8, [x29, #-32]
  407d40:	ldrb	w9, [x8, #1]
  407d44:	cmp	w9, #0x20
  407d48:	b.eq	407d5c <sqrt@plt+0x5f4c>  // b.none
  407d4c:	ldur	x8, [x29, #-32]
  407d50:	ldrb	w9, [x8, #1]
  407d54:	cmp	w9, #0xa
  407d58:	b.ne	407d78 <sqrt@plt+0x5f68>  // b.any
  407d5c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407d60:	add	x0, x0, #0xf6
  407d64:	ldr	x1, [sp, #56]
  407d68:	ldr	x2, [sp, #56]
  407d6c:	ldr	x3, [sp, #56]
  407d70:	bl	412650 <sqrt@plt+0x10840>
  407d74:	b	4080f0 <sqrt@plt+0x62e0>
  407d78:	ldur	x8, [x29, #-32]
  407d7c:	ldrb	w9, [x8]
  407d80:	mov	w10, #0x1                   	// #1
  407d84:	cmp	w9, #0x20
  407d88:	str	w10, [sp, #36]
  407d8c:	b.eq	407da4 <sqrt@plt+0x5f94>  // b.none
  407d90:	ldur	x8, [x29, #-32]
  407d94:	ldrb	w9, [x8]
  407d98:	cmp	w9, #0xa
  407d9c:	cset	w9, eq  // eq = none
  407da0:	str	w9, [sp, #36]
  407da4:	ldr	w8, [sp, #36]
  407da8:	tbnz	w8, #0, 407db0 <sqrt@plt+0x5fa0>
  407dac:	b	407dc0 <sqrt@plt+0x5fb0>
  407db0:	ldur	x8, [x29, #-32]
  407db4:	add	x8, x8, #0x1
  407db8:	stur	x8, [x29, #-32]
  407dbc:	b	407d78 <sqrt@plt+0x5f68>
  407dc0:	ldur	w8, [x29, #-60]
  407dc4:	cmp	w8, #0x5
  407dc8:	b.ge	407e24 <sqrt@plt+0x6014>  // b.tcont
  407dcc:	ldur	x8, [x29, #-32]
  407dd0:	ldrb	w9, [x8]
  407dd4:	cbnz	w9, 407df4 <sqrt@plt+0x5fe4>
  407dd8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407ddc:	add	x0, x0, #0x137
  407de0:	ldr	x1, [sp, #56]
  407de4:	ldr	x2, [sp, #56]
  407de8:	ldr	x3, [sp, #56]
  407dec:	bl	412650 <sqrt@plt+0x10840>
  407df0:	b	407e20 <sqrt@plt+0x6010>
  407df4:	ldur	x1, [x29, #-32]
  407df8:	sub	x8, x29, #0x60
  407dfc:	mov	x0, x8
  407e00:	str	x8, [sp, #24]
  407e04:	bl	412278 <sqrt@plt+0x10468>
  407e08:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407e0c:	add	x0, x0, #0x15e
  407e10:	ldr	x1, [sp, #24]
  407e14:	ldr	x2, [sp, #56]
  407e18:	ldr	x3, [sp, #56]
  407e1c:	bl	412650 <sqrt@plt+0x10840>
  407e20:	b	4080f0 <sqrt@plt+0x62e0>
  407e24:	ldur	x8, [x29, #-32]
  407e28:	ldrb	w9, [x8]
  407e2c:	cbz	w9, 407e60 <sqrt@plt+0x6050>
  407e30:	ldur	x1, [x29, #-32]
  407e34:	sub	x8, x29, #0x70
  407e38:	mov	x0, x8
  407e3c:	str	x8, [sp, #16]
  407e40:	bl	412278 <sqrt@plt+0x10468>
  407e44:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407e48:	add	x0, x0, #0x189
  407e4c:	ldr	x1, [sp, #16]
  407e50:	ldr	x2, [sp, #56]
  407e54:	ldr	x3, [sp, #56]
  407e58:	bl	412650 <sqrt@plt+0x10840>
  407e5c:	b	4080f0 <sqrt@plt+0x62e0>
  407e60:	ldur	w8, [x29, #-56]
  407e64:	stur	w8, [x29, #-116]
  407e68:	ldur	w8, [x29, #-52]
  407e6c:	str	w8, [sp, #120]
  407e70:	ldur	w8, [x29, #-48]
  407e74:	str	w8, [sp, #116]
  407e78:	ldur	w8, [x29, #-44]
  407e7c:	str	w8, [sp, #112]
  407e80:	ldur	w8, [x29, #-40]
  407e84:	str	w8, [sp, #108]
  407e88:	ldur	w8, [x29, #-36]
  407e8c:	str	w8, [sp, #104]
  407e90:	ldr	w8, [sp, #108]
  407e94:	cmp	w8, #0x0
  407e98:	cset	w8, gt
  407e9c:	tbnz	w8, #0, 407ed0 <sqrt@plt+0x60c0>
  407ea0:	ldr	w1, [sp, #108]
  407ea4:	add	x8, sp, #0x58
  407ea8:	mov	x0, x8
  407eac:	str	x8, [sp, #8]
  407eb0:	bl	4122e0 <sqrt@plt+0x104d0>
  407eb4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407eb8:	add	x0, x0, #0x1b8
  407ebc:	ldr	x1, [sp, #8]
  407ec0:	ldr	x2, [sp, #56]
  407ec4:	ldr	x3, [sp, #56]
  407ec8:	bl	412650 <sqrt@plt+0x10840>
  407ecc:	b	4080f0 <sqrt@plt+0x62e0>
  407ed0:	ldur	w8, [x29, #-60]
  407ed4:	cmp	w8, #0x6
  407ed8:	b.ne	407f1c <sqrt@plt+0x610c>  // b.any
  407edc:	ldr	w8, [sp, #104]
  407ee0:	cmp	w8, #0x0
  407ee4:	cset	w8, gt
  407ee8:	tbnz	w8, #0, 407f1c <sqrt@plt+0x610c>
  407eec:	ldr	w1, [sp, #104]
  407ef0:	add	x8, sp, #0x48
  407ef4:	mov	x0, x8
  407ef8:	str	x8, [sp]
  407efc:	bl	4122e0 <sqrt@plt+0x104d0>
  407f00:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407f04:	add	x0, x0, #0x1f2
  407f08:	ldr	x1, [sp]
  407f0c:	ldr	x2, [sp, #56]
  407f10:	ldr	x3, [sp, #56]
  407f14:	bl	412650 <sqrt@plt+0x10840>
  407f18:	b	4080f0 <sqrt@plt+0x62e0>
  407f1c:	ldur	w8, [x29, #-116]
  407f20:	ldr	w9, [sp, #116]
  407f24:	cmp	w8, w9
  407f28:	b.ne	407f48 <sqrt@plt+0x6138>  // b.any
  407f2c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407f30:	add	x0, x0, #0x22d
  407f34:	ldr	x1, [sp, #56]
  407f38:	ldr	x2, [sp, #56]
  407f3c:	ldr	x3, [sp, #56]
  407f40:	bl	412650 <sqrt@plt+0x10840>
  407f44:	b	4080f0 <sqrt@plt+0x62e0>
  407f48:	ldr	w8, [sp, #120]
  407f4c:	ldr	w9, [sp, #112]
  407f50:	cmp	w8, w9
  407f54:	b.ne	407f74 <sqrt@plt+0x6164>  // b.any
  407f58:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  407f5c:	add	x0, x0, #0x26a
  407f60:	ldr	x1, [sp, #56]
  407f64:	ldr	x2, [sp, #56]
  407f68:	ldr	x3, [sp, #56]
  407f6c:	bl	412650 <sqrt@plt+0x10840>
  407f70:	b	4080f0 <sqrt@plt+0x62e0>
  407f74:	ldur	w8, [x29, #-60]
  407f78:	cmp	w8, #0x5
  407f7c:	b.ne	408010 <sqrt@plt+0x6200>  // b.any
  407f80:	ldr	w8, [sp, #116]
  407f84:	ldur	w9, [x29, #-116]
  407f88:	subs	w8, w8, w9
  407f8c:	str	w8, [sp, #68]
  407f90:	ldr	w8, [sp, #112]
  407f94:	ldr	w9, [sp, #120]
  407f98:	subs	w8, w8, w9
  407f9c:	str	w8, [sp, #64]
  407fa0:	ldr	w8, [sp, #68]
  407fa4:	cmp	w8, #0x0
  407fa8:	cset	w8, ge  // ge = tcont
  407fac:	tbnz	w8, #0, 407fc0 <sqrt@plt+0x61b0>
  407fb0:	ldr	w8, [sp, #68]
  407fb4:	mov	w9, wzr
  407fb8:	subs	w8, w9, w8
  407fbc:	str	w8, [sp, #68]
  407fc0:	ldr	w8, [sp, #64]
  407fc4:	cmp	w8, #0x0
  407fc8:	cset	w8, ge  // ge = tcont
  407fcc:	tbnz	w8, #0, 407fe0 <sqrt@plt+0x61d0>
  407fd0:	ldr	w8, [sp, #64]
  407fd4:	mov	w9, wzr
  407fd8:	subs	w8, w9, w8
  407fdc:	str	w8, [sp, #64]
  407fe0:	ldr	w8, [sp, #108]
  407fe4:	scvtf	d0, w8
  407fe8:	ldr	w8, [sp, #64]
  407fec:	scvtf	d1, w8
  407ff0:	ldr	w8, [sp, #68]
  407ff4:	scvtf	d2, w8
  407ff8:	fdiv	d1, d1, d2
  407ffc:	fmul	d0, d0, d1
  408000:	fmov	d1, #5.000000000000000000e-01
  408004:	fadd	d0, d0, d1
  408008:	fcvtzs	w8, d0
  40800c:	str	w8, [sp, #104]
  408010:	ldur	x8, [x29, #-24]
  408014:	ldr	w9, [x8, #12]
  408018:	ldr	w10, [sp, #104]
  40801c:	subs	w9, w9, w10
  408020:	cmp	w9, #0x0
  408024:	cset	w9, ge  // ge = tcont
  408028:	tbnz	w9, #0, 408044 <sqrt@plt+0x6234>
  40802c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  408030:	add	x0, x0, #0x2a7
  408034:	ldr	x1, [sp, #56]
  408038:	ldr	x2, [sp, #56]
  40803c:	ldr	x3, [sp, #56]
  408040:	bl	4126fc <sqrt@plt+0x108ec>
  408044:	ldr	x8, [sp, #48]
  408048:	add	x0, x8, #0x40
  40804c:	ldur	w1, [x29, #-116]
  408050:	bl	40317c <sqrt@plt+0x136c>
  408054:	ldr	w1, [sp, #120]
  408058:	bl	40317c <sqrt@plt+0x136c>
  40805c:	ldr	w1, [sp, #108]
  408060:	bl	403284 <sqrt@plt+0x1474>
  408064:	ldr	w9, [sp, #116]
  408068:	ldur	w10, [x29, #-116]
  40806c:	subs	w1, w9, w10
  408070:	bl	40317c <sqrt@plt+0x136c>
  408074:	ldr	w9, [sp, #104]
  408078:	mov	w10, wzr
  40807c:	subs	w1, w10, w9
  408080:	bl	403284 <sqrt@plt+0x1474>
  408084:	ldr	w9, [sp, #112]
  408088:	ldr	w10, [sp, #120]
  40808c:	subs	w1, w9, w10
  408090:	bl	40317c <sqrt@plt+0x136c>
  408094:	ldur	x8, [x29, #-24]
  408098:	ldr	w1, [x8, #8]
  40809c:	bl	403284 <sqrt@plt+0x1474>
  4080a0:	ldur	x8, [x29, #-24]
  4080a4:	ldr	w1, [x8, #12]
  4080a8:	bl	403284 <sqrt@plt+0x1474>
  4080ac:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  4080b0:	add	x1, x1, #0x2dc
  4080b4:	bl	4034ec <sqrt@plt+0x16dc>
  4080b8:	ldr	x8, [sp, #48]
  4080bc:	add	x11, x8, #0x888
  4080c0:	ldur	x1, [x29, #-16]
  4080c4:	add	x2, x8, #0x40
  4080c8:	mov	x0, x11
  4080cc:	bl	40aa78 <sqrt@plt+0x8c68>
  4080d0:	ldr	x8, [sp, #48]
  4080d4:	add	x0, x8, #0x40
  4080d8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4080dc:	add	x1, x1, #0xdaf
  4080e0:	bl	4034ec <sqrt@plt+0x16dc>
  4080e4:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  4080e8:	add	x1, x1, #0x2e3
  4080ec:	bl	4034ec <sqrt@plt+0x16dc>
  4080f0:	ldp	x29, x30, [sp, #240]
  4080f4:	add	sp, sp, #0x100
  4080f8:	ret
  4080fc:	sub	sp, sp, #0x50
  408100:	stp	x29, x30, [sp, #64]
  408104:	add	x29, sp, #0x40
  408108:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40810c:	add	x8, x8, #0x30
  408110:	stur	x0, [x29, #-8]
  408114:	stur	x1, [x29, #-16]
  408118:	stur	x2, [x29, #-24]
  40811c:	ldur	x9, [x29, #-8]
  408120:	str	x8, [sp, #24]
  408124:	str	x9, [sp, #16]
  408128:	ldur	x8, [x29, #-16]
  40812c:	ldrb	w1, [x8]
  408130:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  408134:	add	x0, x0, #0xa29
  408138:	bl	408ab8 <sqrt@plt+0x6ca8>
  40813c:	cbz	w0, 408150 <sqrt@plt+0x6340>
  408140:	ldur	x8, [x29, #-16]
  408144:	add	x8, x8, #0x1
  408148:	stur	x8, [x29, #-16]
  40814c:	b	408128 <sqrt@plt+0x6318>
  408150:	ldur	x8, [x29, #-16]
  408154:	ldrb	w9, [x8]
  408158:	cbnz	w9, 408178 <sqrt@plt+0x6368>
  40815c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x296c>
  408160:	add	x0, x0, #0xff3
  408164:	ldr	x1, [sp, #24]
  408168:	ldr	x2, [sp, #24]
  40816c:	ldr	x3, [sp, #24]
  408170:	bl	412650 <sqrt@plt+0x10840>
  408174:	b	408264 <sqrt@plt+0x6454>
  408178:	ldur	x8, [x29, #-16]
  40817c:	str	x8, [sp, #32]
  408180:	ldur	x8, [x29, #-16]
  408184:	add	x8, x8, #0x1
  408188:	stur	x8, [x29, #-16]
  40818c:	ldur	x8, [x29, #-16]
  408190:	ldrb	w9, [x8]
  408194:	mov	w10, #0x0                   	// #0
  408198:	str	w10, [sp, #12]
  40819c:	cbz	w9, 4081cc <sqrt@plt+0x63bc>
  4081a0:	ldur	x8, [x29, #-16]
  4081a4:	ldrb	w9, [x8]
  4081a8:	mov	w10, #0x0                   	// #0
  4081ac:	cmp	w9, #0x20
  4081b0:	str	w10, [sp, #12]
  4081b4:	b.eq	4081cc <sqrt@plt+0x63bc>  // b.none
  4081b8:	ldur	x8, [x29, #-16]
  4081bc:	ldrb	w9, [x8]
  4081c0:	cmp	w9, #0xa
  4081c4:	cset	w9, ne  // ne = any
  4081c8:	str	w9, [sp, #12]
  4081cc:	ldr	w8, [sp, #12]
  4081d0:	tbnz	w8, #0, 408180 <sqrt@plt+0x6370>
  4081d4:	ldr	x8, [sp, #16]
  4081d8:	add	x0, x8, #0x40
  4081dc:	ldur	x9, [x29, #-24]
  4081e0:	ldr	w1, [x9, #8]
  4081e4:	bl	403284 <sqrt@plt+0x1474>
  4081e8:	ldur	x8, [x29, #-24]
  4081ec:	ldr	w1, [x8, #12]
  4081f0:	bl	403284 <sqrt@plt+0x1474>
  4081f4:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4081f8:	add	x1, x1, #0xfe7
  4081fc:	bl	4034ec <sqrt@plt+0x16dc>
  408200:	ldr	x8, [sp, #16]
  408204:	add	x9, x8, #0x888
  408208:	ldr	x1, [sp, #32]
  40820c:	add	x2, x8, #0x40
  408210:	mov	x0, x9
  408214:	bl	40aa78 <sqrt@plt+0x8c68>
  408218:	ldr	x8, [sp, #16]
  40821c:	add	x0, x8, #0x40
  408220:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  408224:	add	x1, x1, #0xfee
  408228:	bl	4034ec <sqrt@plt+0x16dc>
  40822c:	mov	w10, #0xffffffff            	// #-1
  408230:	ldr	x8, [sp, #16]
  408234:	str	w10, [x8, #524]
  408238:	str	w10, [x8, #520]
  40823c:	mov	x9, xzr
  408240:	str	x9, [x8, #480]
  408244:	str	w10, [x8, #528]
  408248:	str	w10, [x8, #536]
  40824c:	str	wzr, [x8, #2144]
  408250:	ldr	w10, [x8, #2176]
  408254:	cbnz	w10, 408264 <sqrt@plt+0x6454>
  408258:	mov	w8, #0x1                   	// #1
  40825c:	ldr	x9, [sp, #16]
  408260:	str	w8, [x9, #2176]
  408264:	ldp	x29, x30, [sp, #64]
  408268:	add	sp, sp, #0x50
  40826c:	ret
  408270:	sub	sp, sp, #0x20
  408274:	str	x0, [sp, #24]
  408278:	str	x1, [sp, #16]
  40827c:	str	x2, [sp, #8]
  408280:	ldr	x8, [sp, #24]
  408284:	ldr	w9, [x8, #2208]
  408288:	add	w9, w9, #0x1
  40828c:	str	w9, [x8, #2208]
  408290:	add	sp, sp, #0x20
  408294:	ret
  408298:	sub	sp, sp, #0x40
  40829c:	stp	x29, x30, [sp, #48]
  4082a0:	add	x29, sp, #0x30
  4082a4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4082a8:	add	x8, x8, #0x30
  4082ac:	stur	x0, [x29, #-8]
  4082b0:	stur	x1, [x29, #-16]
  4082b4:	str	x2, [sp, #24]
  4082b8:	ldur	x9, [x29, #-8]
  4082bc:	ldr	w10, [x9, #2208]
  4082c0:	str	x8, [sp, #16]
  4082c4:	str	x9, [sp, #8]
  4082c8:	cbnz	w10, 4082e8 <sqrt@plt+0x64d8>
  4082cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  4082d0:	add	x0, x0, #0x2e8
  4082d4:	ldr	x1, [sp, #16]
  4082d8:	ldr	x2, [sp, #16]
  4082dc:	ldr	x3, [sp, #16]
  4082e0:	bl	412650 <sqrt@plt+0x10840>
  4082e4:	b	4082f8 <sqrt@plt+0x64e8>
  4082e8:	ldr	x8, [sp, #8]
  4082ec:	ldr	w9, [x8, #2208]
  4082f0:	subs	w9, w9, #0x1
  4082f4:	str	w9, [x8, #2208]
  4082f8:	ldp	x29, x30, [sp, #48]
  4082fc:	add	sp, sp, #0x40
  408300:	ret
  408304:	sub	sp, sp, #0x30
  408308:	stp	x29, x30, [sp, #32]
  40830c:	add	x29, sp, #0x20
  408310:	str	x0, [sp, #16]
  408314:	ldr	x0, [sp, #16]
  408318:	mov	w1, #0xa                   	// #10
  40831c:	bl	401a90 <strchr@plt>
  408320:	str	x0, [sp, #8]
  408324:	ldr	x8, [sp, #8]
  408328:	cbnz	x8, 408340 <sqrt@plt+0x6530>
  40832c:	ldr	x0, [sp, #16]
  408330:	mov	w8, wzr
  408334:	mov	w1, w8
  408338:	bl	401a90 <strchr@plt>
  40833c:	str	x0, [sp, #8]
  408340:	ldr	x8, [sp, #8]
  408344:	ldr	x9, [sp, #16]
  408348:	subs	x8, x8, x9
  40834c:	cmp	x8, #0xff
  408350:	b.le	40835c <sqrt@plt+0x654c>
  408354:	stur	wzr, [x29, #-4]
  408358:	b	408384 <sqrt@plt+0x6574>
  40835c:	ldr	x8, [sp, #8]
  408360:	ldrb	w9, [x8]
  408364:	cbnz	w9, 40836c <sqrt@plt+0x655c>
  408368:	b	40837c <sqrt@plt+0x656c>
  40836c:	ldr	x8, [sp, #8]
  408370:	add	x8, x8, #0x1
  408374:	str	x8, [sp, #16]
  408378:	b	408314 <sqrt@plt+0x6504>
  40837c:	mov	w8, #0x1                   	// #1
  408380:	stur	w8, [x29, #-4]
  408384:	ldur	w0, [x29, #-4]
  408388:	ldp	x29, x30, [sp, #32]
  40838c:	add	sp, sp, #0x30
  408390:	ret
  408394:	sub	sp, sp, #0x40
  408398:	stp	x29, x30, [sp, #48]
  40839c:	add	x29, sp, #0x30
  4083a0:	mov	x0, #0x8a8                 	// #2216
  4083a4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4083a8:	add	x8, x8, #0x368
  4083ac:	adrp	x9, 403000 <sqrt@plt+0x11f0>
  4083b0:	add	x9, x9, #0xc40
  4083b4:	str	x8, [sp, #24]
  4083b8:	str	x9, [sp, #16]
  4083bc:	bl	41b590 <_Znwm@@Base>
  4083c0:	ldr	x8, [sp, #24]
  4083c4:	ldr	d0, [x8]
  4083c8:	str	x0, [sp, #8]
  4083cc:	ldr	x9, [sp, #16]
  4083d0:	blr	x9
  4083d4:	b	4083d8 <sqrt@plt+0x65c8>
  4083d8:	ldr	x0, [sp, #8]
  4083dc:	ldp	x29, x30, [sp, #48]
  4083e0:	add	sp, sp, #0x40
  4083e4:	ret
  4083e8:	stur	x0, [x29, #-8]
  4083ec:	stur	w1, [x29, #-12]
  4083f0:	ldr	x0, [sp, #8]
  4083f4:	bl	41b668 <_ZdlPv@@Base>
  4083f8:	ldur	x0, [x29, #-8]
  4083fc:	bl	401d70 <_Unwind_Resume@plt>
  408400:	sub	sp, sp, #0xe0
  408404:	stp	x29, x30, [sp, #208]
  408408:	add	x29, sp, #0xd0
  40840c:	mov	w8, #0x1                   	// #1
  408410:	adrp	x9, 421000 <_ZdlPvm@@Base+0x596c>
  408414:	add	x9, x9, #0x642
  408418:	adrp	x10, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  40841c:	add	x10, x10, #0x560
  408420:	adrp	x11, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408424:	add	x11, x11, #0x330
  408428:	adrp	x12, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40842c:	add	x12, x12, #0x37c
  408430:	adrp	x13, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  408434:	add	x13, x13, #0x5d8
  408438:	adrp	x14, 436000 <_Znam@GLIBCXX_3.4>
  40843c:	add	x14, x14, #0x260
  408440:	adrp	x15, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  408444:	add	x15, x15, #0x30
  408448:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  40844c:	add	x16, x16, #0x264
  408450:	sub	x17, x29, #0x20
  408454:	stur	wzr, [x29, #-4]
  408458:	stur	w0, [x29, #-8]
  40845c:	stur	x1, [x29, #-16]
  408460:	mov	w0, w8
  408464:	mov	x1, x9
  408468:	str	x10, [sp, #88]
  40846c:	str	x11, [sp, #80]
  408470:	str	x12, [sp, #72]
  408474:	str	x13, [sp, #64]
  408478:	str	x14, [sp, #56]
  40847c:	str	x15, [sp, #48]
  408480:	str	x16, [sp, #40]
  408484:	str	x17, [sp, #32]
  408488:	bl	401b90 <setlocale@plt>
  40848c:	ldur	x9, [x29, #-16]
  408490:	ldr	x9, [x9]
  408494:	ldr	x10, [sp, #88]
  408498:	str	x9, [x10]
  40849c:	ldr	x9, [sp, #32]
  4084a0:	mov	x0, x9
  4084a4:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  4084a8:	ldr	x9, [sp, #80]
  4084ac:	ldr	x0, [x9]
  4084b0:	ldr	x1, [sp, #72]
  4084b4:	bl	401dd0 <setbuf@plt>
  4084b8:	ldur	w0, [x29, #-8]
  4084bc:	ldur	x1, [x29, #-16]
  4084c0:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x396c>
  4084c4:	add	x2, x2, #0x30b
  4084c8:	adrp	x3, 41e000 <_ZdlPvm@@Base+0x296c>
  4084cc:	add	x3, x3, #0x908
  4084d0:	mov	x8, xzr
  4084d4:	mov	x4, x8
  4084d8:	bl	418e58 <sqrt@plt+0x17048>
  4084dc:	stur	w0, [x29, #-36]
  4084e0:	mov	w9, #0xffffffff            	// #-1
  4084e4:	cmp	w0, w9
  4084e8:	b.eq	4088dc <sqrt@plt+0x6acc>  // b.none
  4084ec:	ldur	w8, [x29, #-36]
  4084f0:	cmp	w8, #0x3f
  4084f4:	str	w8, [sp, #28]
  4084f8:	b.eq	4088a0 <sqrt@plt+0x6a90>  // b.none
  4084fc:	b	408500 <sqrt@plt+0x66f0>
  408500:	ldr	w8, [sp, #28]
  408504:	cmp	w8, #0x46
  408508:	b.eq	408678 <sqrt@plt+0x6868>  // b.none
  40850c:	b	408510 <sqrt@plt+0x6700>
  408510:	ldr	w8, [sp, #28]
  408514:	cmp	w8, #0x49
  408518:	b.eq	4086a0 <sqrt@plt+0x6890>  // b.none
  40851c:	b	408520 <sqrt@plt+0x6710>
  408520:	ldr	w8, [sp, #28]
  408524:	cmp	w8, #0x50
  408528:	b.eq	40874c <sqrt@plt+0x693c>  // b.none
  40852c:	b	408530 <sqrt@plt+0x6720>
  408530:	ldr	w8, [sp, #28]
  408534:	cmp	w8, #0x62
  408538:	b.eq	4085c0 <sqrt@plt+0x67b0>  // b.none
  40853c:	b	408540 <sqrt@plt+0x6730>
  408540:	ldr	w8, [sp, #28]
  408544:	cmp	w8, #0x63
  408548:	b.eq	4085ec <sqrt@plt+0x67dc>  // b.none
  40854c:	b	408550 <sqrt@plt+0x6740>
  408550:	ldr	w8, [sp, #28]
  408554:	cmp	w8, #0x67
  408558:	b.eq	40868c <sqrt@plt+0x687c>  // b.none
  40855c:	b	408560 <sqrt@plt+0x6750>
  408560:	ldr	w8, [sp, #28]
  408564:	cmp	w8, #0x6c
  408568:	b.eq	4086bc <sqrt@plt+0x68ac>  // b.none
  40856c:	b	408570 <sqrt@plt+0x6760>
  408570:	ldr	w8, [sp, #28]
  408574:	cmp	w8, #0x6d
  408578:	b.eq	4086d0 <sqrt@plt+0x68c0>  // b.none
  40857c:	b	408580 <sqrt@plt+0x6770>
  408580:	ldr	w8, [sp, #28]
  408584:	cmp	w8, #0x70
  408588:	b.eq	4086e4 <sqrt@plt+0x68d4>  // b.none
  40858c:	b	408590 <sqrt@plt+0x6780>
  408590:	ldr	w8, [sp, #28]
  408594:	cmp	w8, #0x76
  408598:	b.eq	4087e4 <sqrt@plt+0x69d4>  // b.none
  40859c:	b	4085a0 <sqrt@plt+0x6790>
  4085a0:	ldr	w8, [sp, #28]
  4085a4:	cmp	w8, #0x77
  4085a8:	b.eq	40880c <sqrt@plt+0x69fc>  // b.none
  4085ac:	b	4085b0 <sqrt@plt+0x67a0>
  4085b0:	ldr	w8, [sp, #28]
  4085b4:	cmp	w8, #0x100
  4085b8:	b.eq	408880 <sqrt@plt+0x6a70>  // b.none
  4085bc:	b	4088bc <sqrt@plt+0x6aac>
  4085c0:	ldr	x8, [sp, #64]
  4085c4:	ldr	x0, [x8]
  4085c8:	bl	401b40 <atoi@plt>
  4085cc:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4085d0:	add	x8, x8, #0x358
  4085d4:	str	w0, [x8]
  4085d8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4085dc:	add	x8, x8, #0x37c
  4085e0:	mov	w9, #0x1                   	// #1
  4085e4:	str	w9, [x8]
  4085e8:	b	4088d8 <sqrt@plt+0x6ac8>
  4085ec:	ldr	x8, [sp, #64]
  4085f0:	ldr	x0, [x8]
  4085f4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4085f8:	add	x1, x1, #0xaf4
  4085fc:	ldr	x2, [sp, #40]
  408600:	bl	401c00 <__isoc99_sscanf@plt>
  408604:	cmp	w0, #0x1
  408608:	b.ne	408620 <sqrt@plt+0x6810>  // b.any
  40860c:	ldr	x8, [sp, #40]
  408610:	ldr	w9, [x8]
  408614:	cmp	w9, #0x0
  408618:	cset	w9, gt
  40861c:	tbnz	w9, #0, 408674 <sqrt@plt+0x6864>
  408620:	ldr	x8, [sp, #64]
  408624:	ldr	x1, [x8]
  408628:	sub	x0, x29, #0x38
  40862c:	bl	412278 <sqrt@plt+0x10468>
  408630:	b	408634 <sqrt@plt+0x6824>
  408634:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  408638:	add	x0, x0, #0x31e
  40863c:	sub	x1, x29, #0x38
  408640:	ldr	x2, [sp, #48]
  408644:	ldr	x3, [sp, #48]
  408648:	bl	412650 <sqrt@plt+0x10840>
  40864c:	b	408650 <sqrt@plt+0x6840>
  408650:	mov	w8, #0x1                   	// #1
  408654:	ldr	x9, [sp, #40]
  408658:	str	w8, [x9]
  40865c:	b	408674 <sqrt@plt+0x6864>
  408660:	stur	x0, [x29, #-64]
  408664:	stur	w1, [x29, #-68]
  408668:	sub	x0, x29, #0x20
  40866c:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  408670:	b	408984 <sqrt@plt+0x6b74>
  408674:	b	4088d8 <sqrt@plt+0x6ac8>
  408678:	ldr	x8, [sp, #64]
  40867c:	ldr	x0, [x8]
  408680:	bl	417204 <sqrt@plt+0x153f4>
  408684:	b	408688 <sqrt@plt+0x6878>
  408688:	b	4088d8 <sqrt@plt+0x6ac8>
  40868c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408690:	add	x8, x8, #0x374
  408694:	mov	w9, #0x1                   	// #1
  408698:	str	w9, [x8]
  40869c:	b	4088d8 <sqrt@plt+0x6ac8>
  4086a0:	ldr	x8, [sp, #64]
  4086a4:	ldr	x1, [x8]
  4086a8:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086ac:	add	x0, x0, #0x348
  4086b0:	bl	41bde8 <_ZdlPvm@@Base+0x754>
  4086b4:	b	4086b8 <sqrt@plt+0x68a8>
  4086b8:	b	4088d8 <sqrt@plt+0x6ac8>
  4086bc:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086c0:	add	x8, x8, #0x370
  4086c4:	mov	w9, #0x1                   	// #1
  4086c8:	str	w9, [x8]
  4086cc:	b	4088d8 <sqrt@plt+0x6ac8>
  4086d0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086d4:	add	x8, x8, #0x378
  4086d8:	mov	w9, #0x1                   	// #1
  4086dc:	str	w9, [x8]
  4086e0:	b	4088d8 <sqrt@plt+0x6ac8>
  4086e4:	ldr	x8, [sp, #64]
  4086e8:	ldr	x0, [x8]
  4086ec:	mov	x9, xzr
  4086f0:	mov	x1, x9
  4086f4:	adrp	x2, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086f8:	add	x2, x2, #0x368
  4086fc:	adrp	x3, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408700:	add	x3, x3, #0x360
  408704:	bl	415a90 <sqrt@plt+0x13c80>
  408708:	str	w0, [sp, #24]
  40870c:	b	408710 <sqrt@plt+0x6900>
  408710:	ldr	w8, [sp, #24]
  408714:	cbnz	w8, 408748 <sqrt@plt+0x6938>
  408718:	ldr	x8, [sp, #64]
  40871c:	ldr	x1, [x8]
  408720:	sub	x0, x29, #0x58
  408724:	bl	412278 <sqrt@plt+0x10468>
  408728:	b	40872c <sqrt@plt+0x691c>
  40872c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  408730:	add	x0, x0, #0x338
  408734:	sub	x1, x29, #0x58
  408738:	ldr	x2, [sp, #48]
  40873c:	ldr	x3, [sp, #48]
  408740:	bl	412650 <sqrt@plt+0x10840>
  408744:	b	408748 <sqrt@plt+0x6938>
  408748:	b	4088d8 <sqrt@plt+0x6ac8>
  40874c:	sub	x0, x29, #0x20
  408750:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  408754:	add	x1, x1, #0x35f
  408758:	bl	41c92c <_ZdlPvm@@Base+0x1298>
  40875c:	b	408760 <sqrt@plt+0x6950>
  408760:	sub	x0, x29, #0x20
  408764:	mov	w1, #0x3d                  	// #61
  408768:	bl	408b18 <sqrt@plt+0x6d08>
  40876c:	b	408770 <sqrt@plt+0x6960>
  408770:	ldr	x8, [sp, #64]
  408774:	ldr	x1, [x8]
  408778:	sub	x0, x29, #0x20
  40877c:	bl	41cbf4 <_ZdlPvm@@Base+0x1560>
  408780:	b	408784 <sqrt@plt+0x6974>
  408784:	sub	x0, x29, #0x20
  408788:	mov	w8, wzr
  40878c:	mov	w1, w8
  408790:	bl	408b18 <sqrt@plt+0x6d08>
  408794:	b	408798 <sqrt@plt+0x6988>
  408798:	sub	x0, x29, #0x20
  40879c:	bl	408b80 <sqrt@plt+0x6d70>
  4087a0:	str	x0, [sp, #16]
  4087a4:	b	4087a8 <sqrt@plt+0x6998>
  4087a8:	ldr	x0, [sp, #16]
  4087ac:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  4087b0:	str	x0, [sp, #8]
  4087b4:	b	4087b8 <sqrt@plt+0x69a8>
  4087b8:	ldr	x0, [sp, #8]
  4087bc:	bl	401aa0 <putenv@plt>
  4087c0:	cbz	w0, 4087e0 <sqrt@plt+0x69d0>
  4087c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  4087c8:	add	x0, x0, #0x36e
  4087cc:	ldr	x1, [sp, #48]
  4087d0:	ldr	x2, [sp, #48]
  4087d4:	ldr	x3, [sp, #48]
  4087d8:	bl	412740 <sqrt@plt+0x10930>
  4087dc:	b	4087e0 <sqrt@plt+0x69d0>
  4087e0:	b	4088d8 <sqrt@plt+0x6ac8>
  4087e4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4087e8:	add	x8, x8, #0x318
  4087ec:	ldr	x1, [x8]
  4087f0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  4087f4:	add	x0, x0, #0x37c
  4087f8:	bl	401e00 <printf@plt>
  4087fc:	b	408800 <sqrt@plt+0x69f0>
  408800:	mov	w8, wzr
  408804:	mov	w0, w8
  408808:	bl	401d60 <exit@plt>
  40880c:	ldr	x8, [sp, #64]
  408810:	ldr	x0, [x8]
  408814:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  408818:	add	x1, x1, #0xaf4
  40881c:	ldr	x2, [sp, #56]
  408820:	bl	401c00 <__isoc99_sscanf@plt>
  408824:	cmp	w0, #0x1
  408828:	b.ne	408840 <sqrt@plt+0x6a30>  // b.any
  40882c:	ldr	x8, [sp, #56]
  408830:	ldr	w9, [x8]
  408834:	cmp	w9, #0x0
  408838:	cset	w9, ge  // ge = tcont
  40883c:	tbnz	w9, #0, 40887c <sqrt@plt+0x6a6c>
  408840:	ldr	x8, [sp, #64]
  408844:	ldr	x1, [x8]
  408848:	add	x0, sp, #0x68
  40884c:	bl	412278 <sqrt@plt+0x10468>
  408850:	b	408854 <sqrt@plt+0x6a44>
  408854:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  408858:	add	x0, x0, #0x39a
  40885c:	add	x1, sp, #0x68
  408860:	ldr	x2, [sp, #48]
  408864:	ldr	x3, [sp, #48]
  408868:	bl	412650 <sqrt@plt+0x10840>
  40886c:	b	408870 <sqrt@plt+0x6a60>
  408870:	mov	w8, #0xffffffff            	// #-1
  408874:	ldr	x9, [sp, #56]
  408878:	str	w8, [x9]
  40887c:	b	4088d8 <sqrt@plt+0x6ac8>
  408880:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408884:	add	x8, x8, #0x328
  408888:	ldr	x0, [x8]
  40888c:	bl	40898c <sqrt@plt+0x6b7c>
  408890:	b	408894 <sqrt@plt+0x6a84>
  408894:	mov	w8, wzr
  408898:	mov	w0, w8
  40889c:	bl	401d60 <exit@plt>
  4088a0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4088a4:	add	x8, x8, #0x330
  4088a8:	ldr	x0, [x8]
  4088ac:	bl	40898c <sqrt@plt+0x6b7c>
  4088b0:	b	4088b4 <sqrt@plt+0x6aa4>
  4088b4:	mov	w0, #0x1                   	// #1
  4088b8:	bl	401d60 <exit@plt>
  4088bc:	mov	w8, wzr
  4088c0:	mov	w0, w8
  4088c4:	mov	w1, #0x740                 	// #1856
  4088c8:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x296c>
  4088cc:	add	x2, x2, #0x9bc
  4088d0:	bl	408a60 <sqrt@plt+0x6c50>
  4088d4:	b	4088d8 <sqrt@plt+0x6ac8>
  4088d8:	b	4084b8 <sqrt@plt+0x66a8>
  4088dc:	adrp	x0, 408000 <sqrt@plt+0x61f0>
  4088e0:	add	x0, x0, #0x9c4
  4088e4:	bl	417020 <sqrt@plt+0x15210>
  4088e8:	b	4088ec <sqrt@plt+0x6adc>
  4088ec:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  4088f0:	add	x8, x8, #0x6fc
  4088f4:	ldr	w9, [x8]
  4088f8:	ldur	w10, [x29, #-8]
  4088fc:	cmp	w9, w10
  408900:	b.lt	408918 <sqrt@plt+0x6b08>  // b.tstop
  408904:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  408908:	add	x0, x0, #0x3df
  40890c:	bl	40ecc0 <sqrt@plt+0xceb0>
  408910:	b	408914 <sqrt@plt+0x6b04>
  408914:	b	408968 <sqrt@plt+0x6b58>
  408918:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40891c:	add	x8, x8, #0x6fc
  408920:	ldr	w9, [x8]
  408924:	str	w9, [sp, #100]
  408928:	ldr	w8, [sp, #100]
  40892c:	ldur	w9, [x29, #-8]
  408930:	cmp	w8, w9
  408934:	b.ge	408968 <sqrt@plt+0x6b58>  // b.tcont
  408938:	ldur	x8, [x29, #-16]
  40893c:	ldrsw	x9, [sp, #100]
  408940:	mov	x10, #0x8                   	// #8
  408944:	mul	x9, x10, x9
  408948:	add	x8, x8, x9
  40894c:	ldr	x0, [x8]
  408950:	bl	40ecc0 <sqrt@plt+0xceb0>
  408954:	b	408958 <sqrt@plt+0x6b48>
  408958:	ldr	w8, [sp, #100]
  40895c:	add	w8, w8, #0x1
  408960:	str	w8, [sp, #100]
  408964:	b	408928 <sqrt@plt+0x6b18>
  408968:	stur	wzr, [x29, #-4]
  40896c:	sub	x0, x29, #0x20
  408970:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  408974:	ldur	w0, [x29, #-4]
  408978:	ldp	x29, x30, [sp, #208]
  40897c:	add	sp, sp, #0xe0
  408980:	ret
  408984:	ldur	x0, [x29, #-64]
  408988:	bl	401d70 <_Unwind_Resume@plt>
  40898c:	sub	sp, sp, #0x20
  408990:	stp	x29, x30, [sp, #16]
  408994:	add	x29, sp, #0x10
  408998:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  40899c:	add	x8, x8, #0x560
  4089a0:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  4089a4:	add	x1, x1, #0x3e3
  4089a8:	str	x0, [sp, #8]
  4089ac:	ldr	x0, [sp, #8]
  4089b0:	ldr	x2, [x8]
  4089b4:	bl	4019f0 <fprintf@plt>
  4089b8:	ldp	x29, x30, [sp, #16]
  4089bc:	add	sp, sp, #0x20
  4089c0:	ret
  4089c4:	sub	sp, sp, #0x40
  4089c8:	stp	x29, x30, [sp, #48]
  4089cc:	add	x29, sp, #0x30
  4089d0:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  4089d4:	add	x8, x8, #0x3b6
  4089d8:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4089dc:	add	x9, x9, #0x30
  4089e0:	stur	x0, [x29, #-8]
  4089e4:	stur	x1, [x29, #-16]
  4089e8:	str	x2, [sp, #24]
  4089ec:	str	w3, [sp, #20]
  4089f0:	ldur	x0, [x29, #-8]
  4089f4:	mov	x1, x8
  4089f8:	str	x9, [sp, #8]
  4089fc:	bl	401ca0 <strcmp@plt>
  408a00:	cbnz	w0, 408a54 <sqrt@plt+0x6c44>
  408a04:	ldur	x8, [x29, #-16]
  408a08:	cbnz	x8, 408a30 <sqrt@plt+0x6c20>
  408a0c:	ldr	x0, [sp, #24]
  408a10:	ldr	w1, [sp, #20]
  408a14:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x396c>
  408a18:	add	x2, x2, #0x3bd
  408a1c:	ldr	x3, [sp, #8]
  408a20:	ldr	x4, [sp, #8]
  408a24:	ldr	x5, [sp, #8]
  408a28:	bl	412784 <sqrt@plt+0x10974>
  408a2c:	b	408a54 <sqrt@plt+0x6c44>
  408a30:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  408a34:	add	x8, x8, #0x37c
  408a38:	ldr	w9, [x8]
  408a3c:	cbnz	w9, 408a54 <sqrt@plt+0x6c44>
  408a40:	ldur	x0, [x29, #-16]
  408a44:	bl	401b40 <atoi@plt>
  408a48:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408a4c:	add	x8, x8, #0x358
  408a50:	str	w0, [x8]
  408a54:	ldp	x29, x30, [sp, #48]
  408a58:	add	sp, sp, #0x40
  408a5c:	ret
  408a60:	sub	sp, sp, #0x20
  408a64:	stp	x29, x30, [sp, #16]
  408a68:	add	x29, sp, #0x10
  408a6c:	stur	w0, [x29, #-4]
  408a70:	str	w1, [sp, #8]
  408a74:	str	x2, [sp]
  408a78:	ldur	w8, [x29, #-4]
  408a7c:	cbnz	w8, 408a8c <sqrt@plt+0x6c7c>
  408a80:	ldr	w0, [sp, #8]
  408a84:	ldr	x1, [sp]
  408a88:	bl	410974 <sqrt@plt+0xeb64>
  408a8c:	ldp	x29, x30, [sp, #16]
  408a90:	add	sp, sp, #0x20
  408a94:	ret
  408a98:	sub	sp, sp, #0x10
  408a9c:	strb	w0, [sp, #15]
  408aa0:	ldrb	w8, [sp, #15]
  408aa4:	cmp	w8, #0x80
  408aa8:	cset	w8, lt  // lt = tstop
  408aac:	and	w0, w8, #0x1
  408ab0:	add	sp, sp, #0x10
  408ab4:	ret
  408ab8:	sub	sp, sp, #0x10
  408abc:	str	x0, [sp, #8]
  408ac0:	strb	w1, [sp, #7]
  408ac4:	ldr	x8, [sp, #8]
  408ac8:	ldrb	w9, [sp, #7]
  408acc:	mov	w10, w9
  408ad0:	ldrb	w0, [x8, x10]
  408ad4:	add	sp, sp, #0x10
  408ad8:	ret
  408adc:	sub	sp, sp, #0x10
  408ae0:	str	x1, [sp, #8]
  408ae4:	str	x0, [sp]
  408ae8:	ldr	x8, [sp]
  408aec:	str	wzr, [x8]
  408af0:	ldr	x9, [sp, #8]
  408af4:	str	x9, [x8, #32]
  408af8:	add	sp, sp, #0x10
  408afc:	ret
  408b00:	sub	sp, sp, #0x10
  408b04:	str	x0, [sp, #8]
  408b08:	ldr	x8, [sp, #8]
  408b0c:	ldr	x0, [x8]
  408b10:	add	sp, sp, #0x10
  408b14:	ret
  408b18:	sub	sp, sp, #0x30
  408b1c:	stp	x29, x30, [sp, #32]
  408b20:	add	x29, sp, #0x20
  408b24:	stur	x0, [x29, #-8]
  408b28:	sturb	w1, [x29, #-9]
  408b2c:	ldur	x8, [x29, #-8]
  408b30:	ldr	w9, [x8, #8]
  408b34:	ldr	w10, [x8, #12]
  408b38:	cmp	w9, w10
  408b3c:	str	x8, [sp, #8]
  408b40:	b.lt	408b4c <sqrt@plt+0x6d3c>  // b.tstop
  408b44:	ldr	x0, [sp, #8]
  408b48:	bl	41cabc <_ZdlPvm@@Base+0x1428>
  408b4c:	ldurb	w8, [x29, #-9]
  408b50:	ldr	x9, [sp, #8]
  408b54:	ldr	x10, [x9]
  408b58:	ldrsw	x11, [x9, #8]
  408b5c:	mov	w12, w11
  408b60:	add	w12, w12, #0x1
  408b64:	str	w12, [x9, #8]
  408b68:	add	x10, x10, x11
  408b6c:	strb	w8, [x10]
  408b70:	mov	x0, x9
  408b74:	ldp	x29, x30, [sp, #32]
  408b78:	add	sp, sp, #0x30
  408b7c:	ret
  408b80:	sub	sp, sp, #0x10
  408b84:	str	x0, [sp, #8]
  408b88:	ldr	x8, [sp, #8]
  408b8c:	ldr	x0, [x8]
  408b90:	add	sp, sp, #0x10
  408b94:	ret
  408b98:	str	x30, [sp, #-16]!
  408b9c:	bl	401a00 <__cxa_begin_catch@plt>
  408ba0:	bl	4019c0 <_ZSt9terminatev@plt>
  408ba4:	sub	sp, sp, #0x80
  408ba8:	stp	x29, x30, [sp, #112]
  408bac:	add	x29, sp, #0x70
  408bb0:	mov	x8, xzr
  408bb4:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  408bb8:	add	x9, x9, #0x30
  408bbc:	stur	x0, [x29, #-8]
  408bc0:	stur	w1, [x29, #-12]
  408bc4:	stur	x2, [x29, #-24]
  408bc8:	stur	x3, [x29, #-32]
  408bcc:	stur	w4, [x29, #-36]
  408bd0:	ldur	x10, [x29, #-8]
  408bd4:	str	x8, [x10]
  408bd8:	ldur	w11, [x29, #-12]
  408bdc:	str	w11, [x10, #8]
  408be0:	add	x8, x10, #0x10
  408be4:	mov	x0, x8
  408be8:	str	x9, [sp, #48]
  408bec:	str	x10, [sp, #40]
  408bf0:	str	x8, [sp, #32]
  408bf4:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  408bf8:	ldr	x8, [sp, #40]
  408bfc:	str	wzr, [x8, #32]
  408c00:	add	x9, x8, #0x28
  408c04:	mov	x0, x9
  408c08:	str	x9, [sp, #24]
  408c0c:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  408c10:	b	408c14 <sqrt@plt+0x6e04>
  408c14:	ldur	w8, [x29, #-36]
  408c18:	ldr	x9, [sp, #40]
  408c1c:	str	w8, [x9, #56]
  408c20:	mov	x10, xzr
  408c24:	str	x10, [x9, #64]
  408c28:	mov	w8, #0xffffffff            	// #-1
  408c2c:	str	w8, [x9, #72]
  408c30:	add	x0, x9, #0x10
  408c34:	ldur	x1, [x29, #-24]
  408c38:	bl	41ca3c <_ZdlPvm@@Base+0x13a8>
  408c3c:	b	408c40 <sqrt@plt+0x6e30>
  408c40:	ldr	x8, [sp, #40]
  408c44:	add	x0, x8, #0x28
  408c48:	ldur	x1, [x29, #-32]
  408c4c:	bl	41ca3c <_ZdlPvm@@Base+0x13a8>
  408c50:	b	408c54 <sqrt@plt+0x6e44>
  408c54:	ldr	x8, [sp, #40]
  408c58:	ldr	w9, [x8, #8]
  408c5c:	cmp	w9, #0x3
  408c60:	b.ne	408cf0 <sqrt@plt+0x6ee0>  // b.any
  408c64:	ldr	x8, [sp, #40]
  408c68:	add	x0, x8, #0x10
  408c6c:	mov	w9, wzr
  408c70:	mov	w1, w9
  408c74:	bl	41d2f0 <_ZdlPvm@@Base+0x1c5c>
  408c78:	str	w0, [sp, #20]
  408c7c:	b	408c80 <sqrt@plt+0x6e70>
  408c80:	ldr	w8, [sp, #20]
  408c84:	cmp	w8, #0x0
  408c88:	cset	w9, lt  // lt = tstop
  408c8c:	tbnz	w9, #0, 408cd0 <sqrt@plt+0x6ec0>
  408c90:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  408c94:	add	x0, x0, #0x590
  408c98:	ldr	x1, [sp, #48]
  408c9c:	ldr	x2, [sp, #48]
  408ca0:	ldr	x3, [sp, #48]
  408ca4:	bl	412650 <sqrt@plt+0x10840>
  408ca8:	b	408cac <sqrt@plt+0x6e9c>
  408cac:	b	408cd0 <sqrt@plt+0x6ec0>
  408cb0:	stur	x0, [x29, #-48]
  408cb4:	stur	w1, [x29, #-52]
  408cb8:	b	408cfc <sqrt@plt+0x6eec>
  408cbc:	stur	x0, [x29, #-48]
  408cc0:	stur	w1, [x29, #-52]
  408cc4:	ldr	x0, [sp, #24]
  408cc8:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  408ccc:	b	408cfc <sqrt@plt+0x6eec>
  408cd0:	ldr	x8, [sp, #40]
  408cd4:	add	x0, x8, #0x10
  408cd8:	bl	41d37c <_ZdlPvm@@Base+0x1ce8>
  408cdc:	str	x0, [sp, #8]
  408ce0:	b	408ce4 <sqrt@plt+0x6ed4>
  408ce4:	ldr	x8, [sp, #8]
  408ce8:	ldr	x9, [sp, #40]
  408cec:	str	x8, [x9, #64]
  408cf0:	ldp	x29, x30, [sp, #112]
  408cf4:	add	sp, sp, #0x80
  408cf8:	ret
  408cfc:	ldr	x0, [sp, #32]
  408d00:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  408d04:	ldur	x0, [x29, #-48]
  408d08:	bl	401d70 <_Unwind_Resume@plt>
  408d0c:	sub	sp, sp, #0x20
  408d10:	stp	x29, x30, [sp, #16]
  408d14:	add	x29, sp, #0x10
  408d18:	str	x0, [sp, #8]
  408d1c:	ldr	x8, [sp, #8]
  408d20:	ldr	x0, [x8, #64]
  408d24:	str	x8, [sp]
  408d28:	bl	401a80 <free@plt>
  408d2c:	ldr	x8, [sp]
  408d30:	add	x0, x8, #0x28
  408d34:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  408d38:	ldr	x8, [sp]
  408d3c:	add	x0, x8, #0x10
  408d40:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  408d44:	ldp	x29, x30, [sp, #16]
  408d48:	add	sp, sp, #0x20
  408d4c:	ret
  408d50:	sub	sp, sp, #0x30
  408d54:	stp	x29, x30, [sp, #32]
  408d58:	add	x29, sp, #0x20
  408d5c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  408d60:	add	x8, x8, #0x430
  408d64:	mov	w9, #0x20                  	// #32
  408d68:	stur	x0, [x29, #-8]
  408d6c:	str	x1, [sp, #16]
  408d70:	ldur	x10, [x29, #-8]
  408d74:	mov	x11, #0x8                   	// #8
  408d78:	ldr	w12, [x10, #8]
  408d7c:	mov	w13, w12
  408d80:	mul	x11, x11, x13
  408d84:	add	x8, x8, x11
  408d88:	ldr	x0, [x8]
  408d8c:	ldr	x1, [sp, #16]
  408d90:	str	w9, [sp, #12]
  408d94:	str	x10, [sp]
  408d98:	bl	401990 <fputs@plt>
  408d9c:	ldr	x1, [sp, #16]
  408da0:	ldr	w9, [sp, #12]
  408da4:	mov	w0, w9
  408da8:	bl	401a20 <putc@plt>
  408dac:	ldr	x8, [sp]
  408db0:	add	x10, x8, #0x10
  408db4:	ldr	x1, [sp, #16]
  408db8:	mov	x0, x10
  408dbc:	bl	408e14 <sqrt@plt+0x7004>
  408dc0:	ldr	x8, [sp]
  408dc4:	ldr	w9, [x8, #8]
  408dc8:	cmp	w9, #0x2
  408dcc:	b.ne	408e08 <sqrt@plt+0x6ff8>  // b.any
  408dd0:	ldr	x1, [sp, #16]
  408dd4:	mov	w0, #0x20                  	// #32
  408dd8:	bl	401a20 <putc@plt>
  408ddc:	ldr	x8, [sp]
  408de0:	add	x9, x8, #0x28
  408de4:	ldr	x1, [sp, #16]
  408de8:	mov	x0, x9
  408dec:	bl	408e14 <sqrt@plt+0x7004>
  408df0:	ldr	x0, [sp, #16]
  408df4:	ldr	x8, [sp]
  408df8:	ldr	w2, [x8, #56]
  408dfc:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  408e00:	add	x1, x1, #0x5ba
  408e04:	bl	4019f0 <fprintf@plt>
  408e08:	ldp	x29, x30, [sp, #32]
  408e0c:	add	sp, sp, #0x30
  408e10:	ret
  408e14:	sub	sp, sp, #0x50
  408e18:	stp	x29, x30, [sp, #64]
  408e1c:	add	x29, sp, #0x40
  408e20:	stur	x0, [x29, #-8]
  408e24:	stur	x1, [x29, #-16]
  408e28:	ldur	x0, [x29, #-8]
  408e2c:	bl	40c964 <sqrt@plt+0xab54>
  408e30:	stur	w0, [x29, #-20]
  408e34:	ldur	x0, [x29, #-8]
  408e38:	bl	408b80 <sqrt@plt+0x6d70>
  408e3c:	str	x0, [sp, #32]
  408e40:	str	wzr, [sp, #28]
  408e44:	ldr	x8, [sp, #32]
  408e48:	ldrb	w9, [x8]
  408e4c:	cmp	w9, #0x28
  408e50:	b.ne	408e60 <sqrt@plt+0x7050>  // b.any
  408e54:	mov	w8, #0x1                   	// #1
  408e58:	str	w8, [sp, #28]
  408e5c:	b	408eb8 <sqrt@plt+0x70a8>
  408e60:	str	wzr, [sp, #24]
  408e64:	ldr	w8, [sp, #24]
  408e68:	ldur	w9, [x29, #-20]
  408e6c:	cmp	w8, w9
  408e70:	b.ge	408eb8 <sqrt@plt+0x70a8>  // b.tcont
  408e74:	ldr	x8, [sp, #32]
  408e78:	ldrsw	x9, [sp, #24]
  408e7c:	ldrb	w10, [x8, x9]
  408e80:	cmp	w10, #0x20
  408e84:	b.le	408e9c <sqrt@plt+0x708c>
  408e88:	ldr	x8, [sp, #32]
  408e8c:	ldrsw	x9, [sp, #24]
  408e90:	ldrb	w10, [x8, x9]
  408e94:	cmp	w10, #0x7e
  408e98:	b.le	408ea8 <sqrt@plt+0x7098>
  408e9c:	mov	w8, #0x1                   	// #1
  408ea0:	str	w8, [sp, #28]
  408ea4:	b	408eb8 <sqrt@plt+0x70a8>
  408ea8:	ldr	w8, [sp, #24]
  408eac:	add	w8, w8, #0x1
  408eb0:	str	w8, [sp, #24]
  408eb4:	b	408e64 <sqrt@plt+0x7054>
  408eb8:	ldr	w8, [sp, #28]
  408ebc:	cbnz	w8, 408ed0 <sqrt@plt+0x70c0>
  408ec0:	ldur	x0, [x29, #-8]
  408ec4:	ldur	x1, [x29, #-16]
  408ec8:	bl	41d5fc <_ZdlPvm@@Base+0x1f68>
  408ecc:	b	40910c <sqrt@plt+0x72fc>
  408ed0:	str	wzr, [sp, #20]
  408ed4:	str	wzr, [sp, #16]
  408ed8:	ldr	w8, [sp, #16]
  408edc:	ldur	w9, [x29, #-20]
  408ee0:	cmp	w8, w9
  408ee4:	b.ge	408f4c <sqrt@plt+0x713c>  // b.tcont
  408ee8:	ldr	x8, [sp, #32]
  408eec:	ldrsw	x9, [sp, #16]
  408ef0:	ldrb	w10, [x8, x9]
  408ef4:	cmp	w10, #0x28
  408ef8:	b.ne	408f0c <sqrt@plt+0x70fc>  // b.any
  408efc:	ldr	w8, [sp, #20]
  408f00:	add	w8, w8, #0x1
  408f04:	str	w8, [sp, #20]
  408f08:	b	408f3c <sqrt@plt+0x712c>
  408f0c:	ldr	x8, [sp, #32]
  408f10:	ldrsw	x9, [sp, #16]
  408f14:	ldrb	w10, [x8, x9]
  408f18:	cmp	w10, #0x29
  408f1c:	b.ne	408f3c <sqrt@plt+0x712c>  // b.any
  408f20:	ldr	w8, [sp, #20]
  408f24:	subs	w8, w8, #0x1
  408f28:	str	w8, [sp, #20]
  408f2c:	cmp	w8, #0x0
  408f30:	cset	w8, ge  // ge = tcont
  408f34:	tbnz	w8, #0, 408f3c <sqrt@plt+0x712c>
  408f38:	b	408f4c <sqrt@plt+0x713c>
  408f3c:	ldr	w8, [sp, #16]
  408f40:	add	w8, w8, #0x1
  408f44:	str	w8, [sp, #16]
  408f48:	b	408ed8 <sqrt@plt+0x70c8>
  408f4c:	ldur	x1, [x29, #-16]
  408f50:	mov	w0, #0x28                  	// #40
  408f54:	bl	401a20 <putc@plt>
  408f58:	str	wzr, [sp, #16]
  408f5c:	ldr	w8, [sp, #16]
  408f60:	ldur	w9, [x29, #-20]
  408f64:	cmp	w8, w9
  408f68:	b.ge	409100 <sqrt@plt+0x72f0>  // b.tcont
  408f6c:	ldr	x8, [sp, #32]
  408f70:	ldrsw	x9, [sp, #16]
  408f74:	ldrb	w10, [x8, x9]
  408f78:	cmp	w10, #0x8
  408f7c:	str	w10, [sp, #12]
  408f80:	b.eq	409068 <sqrt@plt+0x7258>  // b.none
  408f84:	b	408f88 <sqrt@plt+0x7178>
  408f88:	ldr	w8, [sp, #12]
  408f8c:	cmp	w8, #0x9
  408f90:	b.eq	409054 <sqrt@plt+0x7244>  // b.none
  408f94:	b	408f98 <sqrt@plt+0x7188>
  408f98:	ldr	w8, [sp, #12]
  408f9c:	cmp	w8, #0xa
  408fa0:	b.eq	40902c <sqrt@plt+0x721c>  // b.none
  408fa4:	b	408fa8 <sqrt@plt+0x7198>
  408fa8:	ldr	w8, [sp, #12]
  408fac:	cmp	w8, #0xc
  408fb0:	b.eq	40907c <sqrt@plt+0x726c>  // b.none
  408fb4:	b	408fb8 <sqrt@plt+0x71a8>
  408fb8:	ldr	w8, [sp, #12]
  408fbc:	cmp	w8, #0xd
  408fc0:	b.eq	409040 <sqrt@plt+0x7230>  // b.none
  408fc4:	b	408fc8 <sqrt@plt+0x71b8>
  408fc8:	ldr	w8, [sp, #12]
  408fcc:	subs	w9, w8, #0x28
  408fd0:	cmp	w9, #0x1
  408fd4:	b.ls	408fec <sqrt@plt+0x71dc>  // b.plast
  408fd8:	b	408fdc <sqrt@plt+0x71cc>
  408fdc:	ldr	w8, [sp, #12]
  408fe0:	cmp	w8, #0x5c
  408fe4:	b.eq	409018 <sqrt@plt+0x7208>  // b.none
  408fe8:	b	409090 <sqrt@plt+0x7280>
  408fec:	ldr	w8, [sp, #20]
  408ff0:	cbz	w8, 409000 <sqrt@plt+0x71f0>
  408ff4:	ldur	x1, [x29, #-16]
  408ff8:	mov	w0, #0x5c                  	// #92
  408ffc:	bl	401a20 <putc@plt>
  409000:	ldr	x8, [sp, #32]
  409004:	ldrsw	x9, [sp, #16]
  409008:	ldrb	w0, [x8, x9]
  40900c:	ldur	x1, [x29, #-16]
  409010:	bl	401a20 <putc@plt>
  409014:	b	4090f0 <sqrt@plt+0x72e0>
  409018:	ldur	x1, [x29, #-16]
  40901c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409020:	add	x0, x0, #0xaf3
  409024:	bl	401990 <fputs@plt>
  409028:	b	4090f0 <sqrt@plt+0x72e0>
  40902c:	ldur	x1, [x29, #-16]
  409030:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409034:	add	x0, x0, #0xaf6
  409038:	bl	401990 <fputs@plt>
  40903c:	b	4090f0 <sqrt@plt+0x72e0>
  409040:	ldur	x1, [x29, #-16]
  409044:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409048:	add	x0, x0, #0xaf9
  40904c:	bl	401990 <fputs@plt>
  409050:	b	4090f0 <sqrt@plt+0x72e0>
  409054:	ldur	x1, [x29, #-16]
  409058:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40905c:	add	x0, x0, #0xafc
  409060:	bl	401990 <fputs@plt>
  409064:	b	4090f0 <sqrt@plt+0x72e0>
  409068:	ldur	x1, [x29, #-16]
  40906c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409070:	add	x0, x0, #0xaff
  409074:	bl	401990 <fputs@plt>
  409078:	b	4090f0 <sqrt@plt+0x72e0>
  40907c:	ldur	x1, [x29, #-16]
  409080:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409084:	add	x0, x0, #0xb02
  409088:	bl	401990 <fputs@plt>
  40908c:	b	4090f0 <sqrt@plt+0x72e0>
  409090:	ldr	x8, [sp, #32]
  409094:	ldrsw	x9, [sp, #16]
  409098:	ldrb	w10, [x8, x9]
  40909c:	cmp	w10, #0x20
  4090a0:	b.lt	4090b8 <sqrt@plt+0x72a8>  // b.tstop
  4090a4:	ldr	x8, [sp, #32]
  4090a8:	ldrsw	x9, [sp, #16]
  4090ac:	ldrb	w10, [x8, x9]
  4090b0:	cmp	w10, #0x7e
  4090b4:	b.le	4090dc <sqrt@plt+0x72cc>
  4090b8:	ldur	x0, [x29, #-16]
  4090bc:	ldr	x8, [sp, #32]
  4090c0:	ldrsw	x9, [sp, #16]
  4090c4:	ldrb	w10, [x8, x9]
  4090c8:	and	w2, w10, #0xff
  4090cc:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  4090d0:	add	x1, x1, #0x9da
  4090d4:	bl	4019f0 <fprintf@plt>
  4090d8:	b	4090f0 <sqrt@plt+0x72e0>
  4090dc:	ldr	x8, [sp, #32]
  4090e0:	ldrsw	x9, [sp, #16]
  4090e4:	ldrb	w0, [x8, x9]
  4090e8:	ldur	x1, [x29, #-16]
  4090ec:	bl	401a20 <putc@plt>
  4090f0:	ldr	w8, [sp, #16]
  4090f4:	add	w8, w8, #0x1
  4090f8:	str	w8, [sp, #16]
  4090fc:	b	408f5c <sqrt@plt+0x714c>
  409100:	ldur	x1, [x29, #-16]
  409104:	mov	w0, #0x29                  	// #41
  409108:	bl	401a20 <putc@plt>
  40910c:	ldp	x29, x30, [sp, #64]
  409110:	add	sp, sp, #0x50
  409114:	ret
  409118:	sub	sp, sp, #0x90
  40911c:	stp	x29, x30, [sp, #128]
  409120:	add	x29, sp, #0x80
  409124:	mov	x8, xzr
  409128:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40912c:	add	x1, x1, #0xeab
  409130:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409134:	add	x9, x9, #0x310
  409138:	sub	x10, x29, #0x18
  40913c:	sub	x11, x29, #0x1c
  409140:	stur	x0, [x29, #-8]
  409144:	ldur	x12, [x29, #-8]
  409148:	str	wzr, [x12]
  40914c:	str	wzr, [x12, #4]
  409150:	str	x8, [x12, #16]
  409154:	mov	x0, x12
  409158:	str	x1, [sp, #56]
  40915c:	str	x9, [sp, #48]
  409160:	str	x10, [sp, #40]
  409164:	str	x11, [sp, #32]
  409168:	str	x12, [sp, #24]
  40916c:	bl	40923c <sqrt@plt+0x742c>
  409170:	ldr	x0, [sp, #40]
  409174:	ldr	x1, [sp, #56]
  409178:	bl	41c664 <_ZdlPvm@@Base+0xfd0>
  40917c:	ldr	x0, [sp, #48]
  409180:	ldr	x1, [sp, #32]
  409184:	bl	409380 <sqrt@plt+0x7570>
  409188:	str	w0, [sp, #20]
  40918c:	b	409190 <sqrt@plt+0x7380>
  409190:	ldr	w8, [sp, #20]
  409194:	cbnz	w8, 4091ac <sqrt@plt+0x739c>
  409198:	stur	wzr, [x29, #-28]
  40919c:	b	4091ac <sqrt@plt+0x739c>
  4091a0:	stur	x0, [x29, #-40]
  4091a4:	stur	w1, [x29, #-44]
  4091a8:	b	40922c <sqrt@plt+0x741c>
  4091ac:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4091b0:	add	x8, x8, #0x308
  4091b4:	ldr	x1, [x8]
  4091b8:	add	x0, sp, #0x40
  4091bc:	bl	41c664 <_ZdlPvm@@Base+0xfd0>
  4091c0:	b	4091c4 <sqrt@plt+0x73b4>
  4091c4:	ldur	w4, [x29, #-28]
  4091c8:	ldr	x0, [sp, #24]
  4091cc:	mov	w1, #0x2                   	// #2
  4091d0:	sub	x2, x29, #0x18
  4091d4:	add	x3, sp, #0x40
  4091d8:	bl	4094b0 <sqrt@plt+0x76a0>
  4091dc:	str	x0, [sp, #8]
  4091e0:	b	4091e4 <sqrt@plt+0x73d4>
  4091e4:	ldr	x8, [sp, #8]
  4091e8:	ldr	x9, [sp, #24]
  4091ec:	str	x8, [x9, #8]
  4091f0:	ldr	x10, [x9, #8]
  4091f4:	ldr	w11, [x10, #32]
  4091f8:	orr	w11, w11, #0x2
  4091fc:	str	w11, [x10, #32]
  409200:	add	x0, sp, #0x40
  409204:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  409208:	sub	x0, x29, #0x18
  40920c:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  409210:	ldp	x29, x30, [sp, #128]
  409214:	add	sp, sp, #0x90
  409218:	ret
  40921c:	stur	x0, [x29, #-40]
  409220:	stur	w1, [x29, #-44]
  409224:	add	x0, sp, #0x40
  409228:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40922c:	sub	x0, x29, #0x18
  409230:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  409234:	ldur	x0, [x29, #-40]
  409238:	bl	401d70 <_Unwind_Resume@plt>
  40923c:	stp	x29, x30, [sp, #-32]!
  409240:	str	x28, [sp, #16]
  409244:	mov	x29, sp
  409248:	sub	sp, sp, #0x250
  40924c:	mov	x8, xzr
  409250:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x396c>
  409254:	add	x9, x9, #0x9fc
  409258:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40925c:	add	x10, x10, #0x30
  409260:	sub	x1, x29, #0x10
  409264:	stur	x0, [x29, #-8]
  409268:	ldur	x0, [x29, #-8]
  40926c:	stur	x8, [x29, #-16]
  409270:	str	x0, [sp, #24]
  409274:	mov	x0, x9
  409278:	str	x10, [sp, #16]
  40927c:	bl	417234 <sqrt@plt+0x15424>
  409280:	stur	x0, [x29, #-24]
  409284:	ldur	x8, [x29, #-24]
  409288:	cbnz	x8, 4092a4 <sqrt@plt+0x7494>
  40928c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409290:	add	x0, x0, #0xa05
  409294:	ldr	x1, [sp, #16]
  409298:	ldr	x2, [sp, #16]
  40929c:	ldr	x3, [sp, #16]
  4092a0:	bl	412740 <sqrt@plt+0x10930>
  4092a4:	str	wzr, [sp, #52]
  4092a8:	ldur	x2, [x29, #-24]
  4092ac:	add	x0, sp, #0x38
  4092b0:	mov	w1, #0x200                 	// #512
  4092b4:	bl	401cb0 <fgets@plt>
  4092b8:	cbz	x0, 409360 <sqrt@plt+0x7550>
  4092bc:	ldr	w8, [sp, #52]
  4092c0:	add	w8, w8, #0x1
  4092c4:	str	w8, [sp, #52]
  4092c8:	add	x0, sp, #0x38
  4092cc:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  4092d0:	add	x1, x1, #0xa1b
  4092d4:	bl	401ae0 <strtok@plt>
  4092d8:	str	x0, [sp, #40]
  4092dc:	ldr	x9, [sp, #40]
  4092e0:	cbz	x9, 4092f4 <sqrt@plt+0x74e4>
  4092e4:	ldr	x8, [sp, #40]
  4092e8:	ldrb	w9, [x8]
  4092ec:	cmp	w9, #0x23
  4092f0:	b.ne	4092f8 <sqrt@plt+0x74e8>  // b.any
  4092f4:	b	4092a8 <sqrt@plt+0x7498>
  4092f8:	mov	x8, xzr
  4092fc:	mov	x0, x8
  409300:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  409304:	add	x1, x1, #0xa1b
  409308:	bl	401ae0 <strtok@plt>
  40930c:	str	x0, [sp, #32]
  409310:	ldr	x8, [sp, #32]
  409314:	cbnz	x8, 409338 <sqrt@plt+0x7528>
  409318:	ldur	x0, [x29, #-16]
  40931c:	ldr	w1, [sp, #52]
  409320:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x396c>
  409324:	add	x2, x2, #0xa20
  409328:	ldr	x3, [sp, #16]
  40932c:	ldr	x4, [sp, #16]
  409330:	ldr	x5, [sp, #16]
  409334:	bl	412a34 <sqrt@plt+0x10c24>
  409338:	ldr	x0, [sp, #32]
  40933c:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  409340:	ldr	x1, [sp, #40]
  409344:	ldr	x8, [sp, #24]
  409348:	str	x0, [sp, #8]
  40934c:	mov	x0, x8
  409350:	bl	409648 <sqrt@plt+0x7838>
  409354:	ldr	x8, [sp, #8]
  409358:	str	x8, [x0, #64]
  40935c:	b	4092a8 <sqrt@plt+0x7498>
  409360:	ldur	x0, [x29, #-16]
  409364:	bl	401a80 <free@plt>
  409368:	ldur	x0, [x29, #-24]
  40936c:	bl	401a40 <fclose@plt>
  409370:	add	sp, sp, #0x250
  409374:	ldr	x28, [sp, #16]
  409378:	ldp	x29, x30, [sp], #32
  40937c:	ret
  409380:	sub	sp, sp, #0x40
  409384:	stp	x29, x30, [sp, #48]
  409388:	add	x29, sp, #0x30
  40938c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  409390:	add	x8, x8, #0x30
  409394:	stur	x0, [x29, #-16]
  409398:	str	x1, [sp, #24]
  40939c:	str	x8, [sp]
  4093a0:	ldur	x8, [x29, #-16]
  4093a4:	ldr	x8, [x8]
  4093a8:	ldrb	w1, [x8]
  4093ac:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4093b0:	add	x0, x0, #0x3a1
  4093b4:	bl	408ab8 <sqrt@plt+0x6ca8>
  4093b8:	cbz	w0, 4093d0 <sqrt@plt+0x75c0>
  4093bc:	ldur	x8, [x29, #-16]
  4093c0:	ldr	x9, [x8]
  4093c4:	add	x9, x9, #0x1
  4093c8:	str	x9, [x8]
  4093cc:	b	4093a0 <sqrt@plt+0x7590>
  4093d0:	ldur	x8, [x29, #-16]
  4093d4:	ldr	x8, [x8]
  4093d8:	ldrb	w9, [x8]
  4093dc:	cbnz	w9, 409400 <sqrt@plt+0x75f0>
  4093e0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  4093e4:	add	x0, x0, #0xa56
  4093e8:	ldr	x1, [sp]
  4093ec:	ldr	x2, [sp]
  4093f0:	ldr	x3, [sp]
  4093f4:	bl	412650 <sqrt@plt+0x10840>
  4093f8:	stur	wzr, [x29, #-4]
  4093fc:	b	4094a0 <sqrt@plt+0x7690>
  409400:	ldur	x8, [x29, #-16]
  409404:	ldr	x8, [x8]
  409408:	str	x8, [sp, #16]
  40940c:	ldr	x0, [sp, #16]
  409410:	ldur	x1, [x29, #-16]
  409414:	mov	w2, #0xa                   	// #10
  409418:	bl	401a70 <strtol@plt>
  40941c:	str	x0, [sp, #8]
  409420:	ldr	x8, [sp, #8]
  409424:	cbnz	x8, 40945c <sqrt@plt+0x764c>
  409428:	ldur	x8, [x29, #-16]
  40942c:	ldr	x8, [x8]
  409430:	ldr	x9, [sp, #16]
  409434:	cmp	x8, x9
  409438:	b.ne	40945c <sqrt@plt+0x764c>  // b.any
  40943c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409440:	add	x0, x0, #0xa67
  409444:	ldr	x1, [sp]
  409448:	ldr	x2, [sp]
  40944c:	ldr	x3, [sp]
  409450:	bl	412650 <sqrt@plt+0x10840>
  409454:	stur	wzr, [x29, #-4]
  409458:	b	4094a0 <sqrt@plt+0x7690>
  40945c:	ldr	x8, [sp, #8]
  409460:	cmp	x8, #0x0
  409464:	cset	w9, ge  // ge = tcont
  409468:	tbnz	w9, #0, 40948c <sqrt@plt+0x767c>
  40946c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409470:	add	x0, x0, #0xa76
  409474:	ldr	x1, [sp]
  409478:	ldr	x2, [sp]
  40947c:	ldr	x3, [sp]
  409480:	bl	412650 <sqrt@plt+0x10840>
  409484:	stur	wzr, [x29, #-4]
  409488:	b	4094a0 <sqrt@plt+0x7690>
  40948c:	ldr	x8, [sp, #8]
  409490:	ldr	x9, [sp, #24]
  409494:	str	w8, [x9]
  409498:	mov	w8, #0x1                   	// #1
  40949c:	stur	w8, [x29, #-4]
  4094a0:	ldur	w0, [x29, #-4]
  4094a4:	ldp	x29, x30, [sp, #48]
  4094a8:	add	sp, sp, #0x40
  4094ac:	ret
  4094b0:	sub	sp, sp, #0x70
  4094b4:	stp	x29, x30, [sp, #96]
  4094b8:	add	x29, sp, #0x60
  4094bc:	stur	x0, [x29, #-16]
  4094c0:	stur	w1, [x29, #-20]
  4094c4:	stur	x2, [x29, #-32]
  4094c8:	stur	x3, [x29, #-40]
  4094cc:	stur	w4, [x29, #-44]
  4094d0:	ldur	x8, [x29, #-16]
  4094d4:	ldr	x9, [x8, #16]
  4094d8:	str	x9, [sp, #40]
  4094dc:	str	x8, [sp, #16]
  4094e0:	ldr	x8, [sp, #40]
  4094e4:	cbz	x8, 409554 <sqrt@plt+0x7744>
  4094e8:	ldr	x8, [sp, #40]
  4094ec:	ldr	w9, [x8, #8]
  4094f0:	ldur	w10, [x29, #-20]
  4094f4:	cmp	w9, w10
  4094f8:	b.ne	409544 <sqrt@plt+0x7734>  // b.any
  4094fc:	ldr	x8, [sp, #40]
  409500:	add	x0, x8, #0x10
  409504:	ldur	x1, [x29, #-32]
  409508:	bl	40c8d8 <sqrt@plt+0xaac8>
  40950c:	cbz	w0, 409544 <sqrt@plt+0x7734>
  409510:	ldr	x8, [sp, #40]
  409514:	add	x0, x8, #0x28
  409518:	ldur	x1, [x29, #-40]
  40951c:	bl	40c8d8 <sqrt@plt+0xaac8>
  409520:	cbz	w0, 409544 <sqrt@plt+0x7734>
  409524:	ldr	x8, [sp, #40]
  409528:	ldr	w9, [x8, #56]
  40952c:	ldur	w10, [x29, #-44]
  409530:	cmp	w9, w10
  409534:	b.ne	409544 <sqrt@plt+0x7734>  // b.any
  409538:	ldr	x8, [sp, #40]
  40953c:	stur	x8, [x29, #-8]
  409540:	b	4095c0 <sqrt@plt+0x77b0>
  409544:	ldr	x8, [sp, #40]
  409548:	ldr	x8, [x8]
  40954c:	str	x8, [sp, #40]
  409550:	b	4094e0 <sqrt@plt+0x76d0>
  409554:	mov	x0, #0x50                  	// #80
  409558:	bl	41b590 <_Znwm@@Base>
  40955c:	ldur	w1, [x29, #-20]
  409560:	ldur	x2, [x29, #-32]
  409564:	ldur	x3, [x29, #-40]
  409568:	ldur	w4, [x29, #-44]
  40956c:	str	x0, [sp, #8]
  409570:	adrp	x8, 408000 <sqrt@plt+0x61f0>
  409574:	add	x8, x8, #0xba4
  409578:	blr	x8
  40957c:	b	409580 <sqrt@plt+0x7770>
  409580:	ldr	x8, [sp, #8]
  409584:	str	x8, [sp, #40]
  409588:	ldr	x9, [sp, #16]
  40958c:	ldr	x10, [x9, #16]
  409590:	ldr	x11, [sp, #40]
  409594:	str	x10, [x11]
  409598:	ldr	x10, [sp, #40]
  40959c:	str	x10, [x9, #16]
  4095a0:	ldr	x10, [sp, #40]
  4095a4:	stur	x10, [x29, #-8]
  4095a8:	b	4095c0 <sqrt@plt+0x77b0>
  4095ac:	str	x0, [sp, #32]
  4095b0:	str	w1, [sp, #28]
  4095b4:	ldr	x0, [sp, #8]
  4095b8:	bl	41b668 <_ZdlPv@@Base>
  4095bc:	b	4095d0 <sqrt@plt+0x77c0>
  4095c0:	ldur	x0, [x29, #-8]
  4095c4:	ldp	x29, x30, [sp, #96]
  4095c8:	add	sp, sp, #0x70
  4095cc:	ret
  4095d0:	ldr	x0, [sp, #32]
  4095d4:	bl	401d70 <_Unwind_Resume@plt>
  4095d8:	sub	sp, sp, #0x30
  4095dc:	stp	x29, x30, [sp, #32]
  4095e0:	add	x29, sp, #0x20
  4095e4:	stur	x0, [x29, #-8]
  4095e8:	ldur	x8, [x29, #-8]
  4095ec:	str	x8, [sp, #8]
  4095f0:	ldr	x8, [sp, #8]
  4095f4:	ldr	x9, [x8, #16]
  4095f8:	cbz	x9, 40963c <sqrt@plt+0x782c>
  4095fc:	ldr	x8, [sp, #8]
  409600:	ldr	x9, [x8, #16]
  409604:	str	x9, [sp, #16]
  409608:	ldr	x9, [x8, #16]
  40960c:	ldr	x9, [x9]
  409610:	str	x9, [x8, #16]
  409614:	ldr	x9, [sp, #16]
  409618:	str	x9, [sp]
  40961c:	cbz	x9, 409638 <sqrt@plt+0x7828>
  409620:	ldr	x0, [sp]
  409624:	adrp	x8, 408000 <sqrt@plt+0x61f0>
  409628:	add	x8, x8, #0xd0c
  40962c:	blr	x8
  409630:	ldr	x0, [sp]
  409634:	bl	41b668 <_ZdlPv@@Base>
  409638:	b	4095f0 <sqrt@plt+0x77e0>
  40963c:	ldp	x29, x30, [sp, #32]
  409640:	add	sp, sp, #0x30
  409644:	ret
  409648:	sub	sp, sp, #0x80
  40964c:	stp	x29, x30, [sp, #112]
  409650:	add	x29, sp, #0x70
  409654:	stur	x0, [x29, #-16]
  409658:	stur	x1, [x29, #-24]
  40965c:	ldur	x8, [x29, #-16]
  409660:	ldr	x9, [x8, #16]
  409664:	stur	x9, [x29, #-32]
  409668:	str	x8, [sp, #40]
  40966c:	ldur	x8, [x29, #-32]
  409670:	cbz	x8, 409710 <sqrt@plt+0x7900>
  409674:	ldur	x8, [x29, #-32]
  409678:	ldr	w9, [x8, #8]
  40967c:	cbnz	w9, 409700 <sqrt@plt+0x78f0>
  409680:	ldur	x0, [x29, #-24]
  409684:	bl	4019e0 <strlen@plt>
  409688:	ldur	x8, [x29, #-32]
  40968c:	add	x8, x8, #0x10
  409690:	str	x0, [sp, #32]
  409694:	mov	x0, x8
  409698:	bl	40c964 <sqrt@plt+0xab54>
  40969c:	mov	w1, w0
  4096a0:	sxtw	x8, w1
  4096a4:	ldr	x9, [sp, #32]
  4096a8:	cmp	x9, x8
  4096ac:	b.ne	409700 <sqrt@plt+0x78f0>  // b.any
  4096b0:	ldur	x0, [x29, #-24]
  4096b4:	ldur	x8, [x29, #-32]
  4096b8:	add	x8, x8, #0x10
  4096bc:	str	x0, [sp, #24]
  4096c0:	mov	x0, x8
  4096c4:	bl	408b80 <sqrt@plt+0x6d70>
  4096c8:	ldur	x8, [x29, #-32]
  4096cc:	add	x8, x8, #0x10
  4096d0:	str	x0, [sp, #16]
  4096d4:	mov	x0, x8
  4096d8:	bl	40c964 <sqrt@plt+0xab54>
  4096dc:	mov	w1, w0
  4096e0:	sxtw	x2, w1
  4096e4:	ldr	x0, [sp, #24]
  4096e8:	ldr	x1, [sp, #16]
  4096ec:	bl	401a60 <memcmp@plt>
  4096f0:	cbnz	w0, 409700 <sqrt@plt+0x78f0>
  4096f4:	ldur	x8, [x29, #-32]
  4096f8:	stur	x8, [x29, #-8]
  4096fc:	b	4097b4 <sqrt@plt+0x79a4>
  409700:	ldur	x8, [x29, #-32]
  409704:	ldr	x8, [x8]
  409708:	stur	x8, [x29, #-32]
  40970c:	b	40966c <sqrt@plt+0x785c>
  409710:	ldur	x1, [x29, #-24]
  409714:	sub	x0, x29, #0x30
  409718:	bl	41c664 <_ZdlPvm@@Base+0xfd0>
  40971c:	mov	x0, #0x50                  	// #80
  409720:	bl	41b590 <_Znwm@@Base>
  409724:	str	x0, [sp, #8]
  409728:	b	40972c <sqrt@plt+0x791c>
  40972c:	ldr	x0, [sp, #8]
  409730:	mov	w8, wzr
  409734:	mov	w1, w8
  409738:	sub	x2, x29, #0x30
  40973c:	adrp	x3, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  409740:	add	x3, x3, #0x4a8
  409744:	mov	w4, w8
  409748:	adrp	x9, 408000 <sqrt@plt+0x61f0>
  40974c:	add	x9, x9, #0xba4
  409750:	blr	x9
  409754:	b	409758 <sqrt@plt+0x7948>
  409758:	ldr	x8, [sp, #8]
  40975c:	stur	x8, [x29, #-32]
  409760:	ldr	x9, [sp, #40]
  409764:	ldr	x10, [x9, #16]
  409768:	ldur	x11, [x29, #-32]
  40976c:	str	x10, [x11]
  409770:	ldur	x10, [x29, #-32]
  409774:	str	x10, [x9, #16]
  409778:	ldur	x10, [x29, #-32]
  40977c:	stur	x10, [x29, #-8]
  409780:	sub	x0, x29, #0x30
  409784:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  409788:	b	4097b4 <sqrt@plt+0x79a4>
  40978c:	str	x0, [sp, #56]
  409790:	str	w1, [sp, #52]
  409794:	b	4097a8 <sqrt@plt+0x7998>
  409798:	str	x0, [sp, #56]
  40979c:	str	w1, [sp, #52]
  4097a0:	ldr	x0, [sp, #8]
  4097a4:	bl	41b668 <_ZdlPv@@Base>
  4097a8:	sub	x0, x29, #0x30
  4097ac:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  4097b0:	b	4097c4 <sqrt@plt+0x79b4>
  4097b4:	ldur	x0, [x29, #-8]
  4097b8:	ldp	x29, x30, [sp, #112]
  4097bc:	add	sp, sp, #0x80
  4097c0:	ret
  4097c4:	ldr	x0, [sp, #56]
  4097c8:	bl	401d70 <_Unwind_Resume@plt>
  4097cc:	sub	sp, sp, #0x20
  4097d0:	stp	x29, x30, [sp, #16]
  4097d4:	add	x29, sp, #0x10
  4097d8:	str	x0, [sp, #8]
  4097dc:	str	x1, [sp]
  4097e0:	ldr	x0, [sp, #8]
  4097e4:	ldr	x1, [sp]
  4097e8:	bl	409648 <sqrt@plt+0x7838>
  4097ec:	ldr	w8, [x0, #32]
  4097f0:	orr	w8, w8, #0x4
  4097f4:	str	w8, [x0, #32]
  4097f8:	ldp	x29, x30, [sp, #16]
  4097fc:	add	sp, sp, #0x20
  409800:	ret
  409804:	sub	sp, sp, #0x90
  409808:	stp	x29, x30, [sp, #128]
  40980c:	add	x29, sp, #0x80
  409810:	stur	x0, [x29, #-8]
  409814:	stur	x1, [x29, #-16]
  409818:	ldur	x8, [x29, #-8]
  40981c:	stur	wzr, [x29, #-20]
  409820:	ldr	x9, [x8, #16]
  409824:	stur	x9, [x29, #-32]
  409828:	str	x8, [sp, #64]
  40982c:	ldur	x8, [x29, #-32]
  409830:	cbz	x8, 409868 <sqrt@plt+0x7a58>
  409834:	ldur	x8, [x29, #-32]
  409838:	ldr	w9, [x8, #72]
  40983c:	ldur	w10, [x29, #-20]
  409840:	cmp	w9, w10
  409844:	b.lt	409858 <sqrt@plt+0x7a48>  // b.tstop
  409848:	ldur	x8, [x29, #-32]
  40984c:	ldr	w9, [x8, #72]
  409850:	add	w9, w9, #0x1
  409854:	stur	w9, [x29, #-20]
  409858:	ldur	x8, [x29, #-32]
  40985c:	ldr	x8, [x8]
  409860:	stur	x8, [x29, #-32]
  409864:	b	40982c <sqrt@plt+0x7a1c>
  409868:	ldur	w8, [x29, #-20]
  40986c:	cmp	w8, #0x0
  409870:	cset	w8, le
  409874:	tbnz	w8, #0, 409b84 <sqrt@plt+0x7d74>
  409878:	ldur	w8, [x29, #-20]
  40987c:	add	w8, w8, #0x1
  409880:	mov	w0, w8
  409884:	sxtw	x9, w0
  409888:	mov	x10, #0x8                   	// #8
  40988c:	mov	w11, #0x8                   	// #8
  409890:	smull	x12, w8, w11
  409894:	umulh	x9, x9, x10
  409898:	mov	x13, #0xffffffffffffffff    	// #-1
  40989c:	cmp	x9, #0x0
  4098a0:	csel	x0, x13, x12, ne  // ne = any
  4098a4:	str	x10, [sp, #56]
  4098a8:	str	x13, [sp, #48]
  4098ac:	bl	401980 <_Znam@plt>
  4098b0:	stur	x0, [x29, #-40]
  4098b4:	ldur	w8, [x29, #-20]
  4098b8:	add	w8, w8, #0x1
  4098bc:	mov	w0, w8
  4098c0:	sxtw	x9, w0
  4098c4:	mov	w11, #0x8                   	// #8
  4098c8:	smull	x10, w8, w11
  4098cc:	ldr	x12, [sp, #56]
  4098d0:	umulh	x9, x9, x12
  4098d4:	cmp	x9, #0x0
  4098d8:	ldr	x9, [sp, #48]
  4098dc:	csel	x0, x9, x10, ne  // ne = any
  4098e0:	bl	401980 <_Znam@plt>
  4098e4:	stur	x0, [x29, #-48]
  4098e8:	stur	wzr, [x29, #-52]
  4098ec:	ldur	w8, [x29, #-52]
  4098f0:	ldur	w9, [x29, #-20]
  4098f4:	add	w9, w9, #0x1
  4098f8:	cmp	w8, w9
  4098fc:	b.ge	409950 <sqrt@plt+0x7b40>  // b.tcont
  409900:	ldur	x8, [x29, #-40]
  409904:	ldursw	x9, [x29, #-52]
  409908:	mov	x10, #0x8                   	// #8
  40990c:	mul	x9, x10, x9
  409910:	add	x8, x8, x9
  409914:	mov	x9, xzr
  409918:	str	x9, [x8]
  40991c:	ldur	x8, [x29, #-40]
  409920:	ldursw	x9, [x29, #-52]
  409924:	mul	x9, x10, x9
  409928:	add	x8, x8, x9
  40992c:	ldur	x9, [x29, #-48]
  409930:	ldursw	x11, [x29, #-52]
  409934:	mul	x10, x10, x11
  409938:	add	x9, x9, x10
  40993c:	str	x8, [x9]
  409940:	ldur	w8, [x29, #-52]
  409944:	add	w8, w8, #0x1
  409948:	stur	w8, [x29, #-52]
  40994c:	b	4098ec <sqrt@plt+0x7adc>
  409950:	ldr	x8, [sp, #64]
  409954:	ldr	x9, [x8, #16]
  409958:	stur	x9, [x29, #-32]
  40995c:	ldur	x8, [x29, #-32]
  409960:	cbz	x8, 4099f8 <sqrt@plt+0x7be8>
  409964:	ldur	x8, [x29, #-32]
  409968:	ldr	w9, [x8, #72]
  40996c:	cmp	w9, #0x0
  409970:	cset	w9, ge  // ge = tcont
  409974:	tbnz	w9, #0, 409984 <sqrt@plt+0x7b74>
  409978:	mov	w8, wzr
  40997c:	str	w8, [sp, #44]
  409980:	b	409994 <sqrt@plt+0x7b84>
  409984:	ldur	x8, [x29, #-32]
  409988:	ldr	w9, [x8, #72]
  40998c:	add	w9, w9, #0x1
  409990:	str	w9, [sp, #44]
  409994:	ldr	w8, [sp, #44]
  409998:	stur	w8, [x29, #-52]
  40999c:	ldur	x9, [x29, #-32]
  4099a0:	ldur	x10, [x29, #-48]
  4099a4:	ldursw	x11, [x29, #-52]
  4099a8:	mov	x12, #0x8                   	// #8
  4099ac:	mul	x11, x12, x11
  4099b0:	add	x10, x10, x11
  4099b4:	ldr	x10, [x10]
  4099b8:	str	x9, [x10]
  4099bc:	ldur	x9, [x29, #-48]
  4099c0:	ldursw	x10, [x29, #-52]
  4099c4:	mul	x10, x12, x10
  4099c8:	add	x9, x9, x10
  4099cc:	ldr	x9, [x9]
  4099d0:	ldr	x9, [x9]
  4099d4:	ldur	x10, [x29, #-48]
  4099d8:	ldursw	x11, [x29, #-52]
  4099dc:	mul	x11, x12, x11
  4099e0:	add	x10, x10, x11
  4099e4:	str	x9, [x10]
  4099e8:	ldur	x8, [x29, #-32]
  4099ec:	ldr	x8, [x8]
  4099f0:	stur	x8, [x29, #-32]
  4099f4:	b	40995c <sqrt@plt+0x7b4c>
  4099f8:	mov	x8, xzr
  4099fc:	ldr	x9, [sp, #64]
  409a00:	str	x8, [x9, #16]
  409a04:	stur	wzr, [x29, #-52]
  409a08:	ldur	w8, [x29, #-52]
  409a0c:	ldur	w9, [x29, #-20]
  409a10:	add	w9, w9, #0x1
  409a14:	cmp	w8, w9
  409a18:	b.ge	409a84 <sqrt@plt+0x7c74>  // b.tcont
  409a1c:	ldur	x8, [x29, #-40]
  409a20:	ldursw	x9, [x29, #-52]
  409a24:	mov	x10, #0x8                   	// #8
  409a28:	mul	x9, x10, x9
  409a2c:	add	x8, x8, x9
  409a30:	ldr	x8, [x8]
  409a34:	cbz	x8, 409a74 <sqrt@plt+0x7c64>
  409a38:	ldr	x8, [sp, #64]
  409a3c:	ldr	x9, [x8, #16]
  409a40:	ldur	x10, [x29, #-48]
  409a44:	ldursw	x11, [x29, #-52]
  409a48:	mov	x12, #0x8                   	// #8
  409a4c:	mul	x11, x12, x11
  409a50:	add	x10, x10, x11
  409a54:	ldr	x10, [x10]
  409a58:	str	x9, [x10]
  409a5c:	ldur	x9, [x29, #-40]
  409a60:	ldursw	x10, [x29, #-52]
  409a64:	mul	x10, x12, x10
  409a68:	add	x9, x9, x10
  409a6c:	ldr	x9, [x9]
  409a70:	str	x9, [x8, #16]
  409a74:	ldur	w8, [x29, #-52]
  409a78:	add	w8, w8, #0x1
  409a7c:	stur	w8, [x29, #-52]
  409a80:	b	409a08 <sqrt@plt+0x7bf8>
  409a84:	ldur	x8, [x29, #-40]
  409a88:	str	x8, [sp, #32]
  409a8c:	cbz	x8, 409a98 <sqrt@plt+0x7c88>
  409a90:	ldr	x0, [sp, #32]
  409a94:	bl	401c60 <_ZdaPv@plt>
  409a98:	ldur	x8, [x29, #-48]
  409a9c:	str	x8, [sp, #24]
  409aa0:	cbz	x8, 409aac <sqrt@plt+0x7c9c>
  409aa4:	ldr	x0, [sp, #24]
  409aa8:	bl	401c60 <_ZdaPv@plt>
  409aac:	ldr	x8, [sp, #64]
  409ab0:	ldr	x9, [x8, #16]
  409ab4:	stur	x9, [x29, #-32]
  409ab8:	ldur	x8, [x29, #-32]
  409abc:	cbz	x8, 409b0c <sqrt@plt+0x7cfc>
  409ac0:	ldur	x8, [x29, #-32]
  409ac4:	ldr	x8, [x8]
  409ac8:	cbz	x8, 409afc <sqrt@plt+0x7cec>
  409acc:	ldur	x8, [x29, #-32]
  409ad0:	ldr	w9, [x8, #72]
  409ad4:	ldur	x8, [x29, #-32]
  409ad8:	ldr	x8, [x8]
  409adc:	ldr	w10, [x8, #72]
  409ae0:	cmp	w9, w10
  409ae4:	cset	w9, ge  // ge = tcont
  409ae8:	and	w0, w9, #0x1
  409aec:	mov	w1, #0x10b                 	// #267
  409af0:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x396c>
  409af4:	add	x2, x2, #0x5be
  409af8:	bl	408a60 <sqrt@plt+0x6c50>
  409afc:	ldur	x8, [x29, #-32]
  409b00:	ldr	x8, [x8]
  409b04:	stur	x8, [x29, #-32]
  409b08:	b	409ab8 <sqrt@plt+0x7ca8>
  409b0c:	ldr	x8, [sp, #64]
  409b10:	ldr	x9, [x8, #16]
  409b14:	stur	x9, [x29, #-32]
  409b18:	ldur	x8, [x29, #-32]
  409b1c:	cbz	x8, 409b84 <sqrt@plt+0x7d74>
  409b20:	ldur	x8, [x29, #-32]
  409b24:	ldr	w9, [x8, #8]
  409b28:	cbnz	w9, 409b74 <sqrt@plt+0x7d64>
  409b2c:	ldur	x8, [x29, #-32]
  409b30:	ldr	w9, [x8, #72]
  409b34:	cmp	w9, #0x0
  409b38:	cset	w9, lt  // lt = tstop
  409b3c:	tbnz	w9, #0, 409b74 <sqrt@plt+0x7d64>
  409b40:	ldur	x1, [x29, #-32]
  409b44:	ldur	x0, [x29, #-16]
  409b48:	str	x1, [sp, #16]
  409b4c:	bl	408b00 <sqrt@plt+0x6cf0>
  409b50:	ldr	x8, [sp, #64]
  409b54:	str	x0, [sp, #8]
  409b58:	mov	x0, x8
  409b5c:	ldr	x1, [sp, #16]
  409b60:	mov	w2, #0xffffffff            	// #-1
  409b64:	ldr	x3, [sp, #8]
  409b68:	mov	w9, wzr
  409b6c:	mov	w4, w9
  409b70:	bl	409b90 <sqrt@plt+0x7d80>
  409b74:	ldur	x8, [x29, #-32]
  409b78:	ldr	x8, [x8]
  409b7c:	stur	x8, [x29, #-32]
  409b80:	b	409b18 <sqrt@plt+0x7d08>
  409b84:	ldp	x29, x30, [sp, #128]
  409b88:	add	sp, sp, #0x90
  409b8c:	ret
  409b90:	sub	sp, sp, #0xf0
  409b94:	stp	x29, x30, [sp, #224]
  409b98:	add	x29, sp, #0xe0
  409b9c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  409ba0:	add	x8, x8, #0x30
  409ba4:	stur	x0, [x29, #-8]
  409ba8:	stur	x1, [x29, #-16]
  409bac:	stur	w2, [x29, #-20]
  409bb0:	stur	x3, [x29, #-32]
  409bb4:	stur	w4, [x29, #-36]
  409bb8:	ldur	x0, [x29, #-8]
  409bbc:	ldur	x9, [x29, #-16]
  409bc0:	ldr	w10, [x9, #32]
  409bc4:	and	w10, w10, #0x8
  409bc8:	str	x8, [sp, #80]
  409bcc:	str	x0, [sp, #72]
  409bd0:	cbz	w10, 409c58 <sqrt@plt+0x7e48>
  409bd4:	ldur	x8, [x29, #-16]
  409bd8:	add	x0, x8, #0x10
  409bdc:	mov	w9, wzr
  409be0:	mov	w1, w9
  409be4:	bl	408b18 <sqrt@plt+0x6d08>
  409be8:	ldur	x8, [x29, #-16]
  409bec:	mov	x10, #0x8                   	// #8
  409bf0:	ldr	w9, [x8, #8]
  409bf4:	mov	w8, w9
  409bf8:	mul	x8, x10, x8
  409bfc:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  409c00:	add	x10, x10, #0x430
  409c04:	add	x8, x10, x8
  409c08:	ldr	x1, [x8]
  409c0c:	sub	x8, x29, #0x38
  409c10:	mov	x0, x8
  409c14:	str	x8, [sp, #64]
  409c18:	bl	412278 <sqrt@plt+0x10468>
  409c1c:	ldur	x8, [x29, #-16]
  409c20:	add	x0, x8, #0x10
  409c24:	bl	408b80 <sqrt@plt+0x6d70>
  409c28:	sub	x8, x29, #0x48
  409c2c:	str	x0, [sp, #56]
  409c30:	mov	x0, x8
  409c34:	ldr	x1, [sp, #56]
  409c38:	str	x8, [sp, #48]
  409c3c:	bl	412278 <sqrt@plt+0x10468>
  409c40:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409c44:	add	x0, x0, #0x652
  409c48:	ldr	x1, [sp, #64]
  409c4c:	ldr	x2, [sp, #48]
  409c50:	ldr	x3, [sp, #80]
  409c54:	bl	412740 <sqrt@plt+0x10930>
  409c58:	ldur	x8, [x29, #-16]
  409c5c:	ldr	w9, [x8, #32]
  409c60:	orr	w9, w9, #0x8
  409c64:	str	w9, [x8, #32]
  409c68:	ldur	w9, [x29, #-20]
  409c6c:	ldur	x8, [x29, #-16]
  409c70:	ldr	w10, [x8, #72]
  409c74:	cmp	w9, w10
  409c78:	b.le	409c88 <sqrt@plt+0x7e78>
  409c7c:	ldur	w8, [x29, #-20]
  409c80:	ldur	x9, [x29, #-16]
  409c84:	str	w8, [x9, #72]
  409c88:	mov	x8, xzr
  409c8c:	stur	x8, [x29, #-80]
  409c90:	stur	x8, [x29, #-88]
  409c94:	ldur	x8, [x29, #-16]
  409c98:	ldr	x8, [x8, #64]
  409c9c:	cbz	x8, 409ddc <sqrt@plt+0x7fcc>
  409ca0:	ldur	x8, [x29, #-16]
  409ca4:	ldr	w9, [x8, #8]
  409ca8:	cbnz	w9, 409d20 <sqrt@plt+0x7f10>
  409cac:	ldur	x8, [x29, #-16]
  409cb0:	ldr	x0, [x8, #64]
  409cb4:	sub	x1, x29, #0x50
  409cb8:	bl	417234 <sqrt@plt+0x15424>
  409cbc:	stur	x0, [x29, #-88]
  409cc0:	ldur	x8, [x29, #-88]
  409cc4:	cbnz	x8, 409d1c <sqrt@plt+0x7f0c>
  409cc8:	ldur	x8, [x29, #-16]
  409ccc:	ldr	x1, [x8, #64]
  409cd0:	sub	x8, x29, #0x68
  409cd4:	mov	x0, x8
  409cd8:	str	x8, [sp, #40]
  409cdc:	bl	412278 <sqrt@plt+0x10468>
  409ce0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409ce4:	add	x0, x0, #0x621
  409ce8:	ldr	x1, [sp, #40]
  409cec:	ldr	x2, [sp, #80]
  409cf0:	ldr	x3, [sp, #80]
  409cf4:	bl	412650 <sqrt@plt+0x10840>
  409cf8:	ldur	x8, [x29, #-16]
  409cfc:	ldr	x8, [x8, #64]
  409d00:	str	x8, [sp, #32]
  409d04:	cbz	x8, 409d10 <sqrt@plt+0x7f00>
  409d08:	ldr	x0, [sp, #32]
  409d0c:	bl	401c60 <_ZdaPv@plt>
  409d10:	ldur	x8, [x29, #-16]
  409d14:	mov	x9, xzr
  409d18:	str	x9, [x8, #64]
  409d1c:	b	409ddc <sqrt@plt+0x7fcc>
  409d20:	bl	401c70 <__errno_location@plt>
  409d24:	str	wzr, [x0]
  409d28:	ldur	x8, [x29, #-16]
  409d2c:	ldr	x1, [x8, #64]
  409d30:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409d34:	add	x0, x0, #0x348
  409d38:	mov	x8, xzr
  409d3c:	mov	x2, x8
  409d40:	mov	x3, x8
  409d44:	bl	41c1fc <_ZdlPvm@@Base+0xb68>
  409d48:	stur	x0, [x29, #-88]
  409d4c:	ldur	x8, [x29, #-88]
  409d50:	cbnz	x8, 409dd0 <sqrt@plt+0x7fc0>
  409d54:	ldur	x8, [x29, #-16]
  409d58:	ldr	x1, [x8, #64]
  409d5c:	add	x8, sp, #0x68
  409d60:	mov	x0, x8
  409d64:	str	x8, [sp, #24]
  409d68:	bl	412278 <sqrt@plt+0x10468>
  409d6c:	bl	401c70 <__errno_location@plt>
  409d70:	ldr	w0, [x0]
  409d74:	bl	401ac0 <strerror@plt>
  409d78:	add	x8, sp, #0x58
  409d7c:	str	x0, [sp, #16]
  409d80:	mov	x0, x8
  409d84:	ldr	x1, [sp, #16]
  409d88:	str	x8, [sp, #8]
  409d8c:	bl	412278 <sqrt@plt+0x10468>
  409d90:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409d94:	add	x0, x0, #0x680
  409d98:	ldr	x1, [sp, #24]
  409d9c:	ldr	x2, [sp, #8]
  409da0:	ldr	x3, [sp, #80]
  409da4:	bl	412650 <sqrt@plt+0x10840>
  409da8:	ldur	x8, [x29, #-16]
  409dac:	ldr	x8, [x8, #64]
  409db0:	str	x8, [sp]
  409db4:	cbz	x8, 409dc0 <sqrt@plt+0x7fb0>
  409db8:	ldr	x0, [sp]
  409dbc:	bl	401c60 <_ZdaPv@plt>
  409dc0:	ldur	x8, [x29, #-16]
  409dc4:	mov	x9, xzr
  409dc8:	str	x9, [x8, #64]
  409dcc:	b	409ddc <sqrt@plt+0x7fcc>
  409dd0:	ldur	x8, [x29, #-16]
  409dd4:	ldr	x8, [x8, #64]
  409dd8:	stur	x8, [x29, #-80]
  409ddc:	ldur	x8, [x29, #-88]
  409de0:	cbz	x8, 409ef0 <sqrt@plt+0x80e0>
  409de4:	ldur	x8, [x29, #-32]
  409de8:	cbz	x8, 409e64 <sqrt@plt+0x8054>
  409dec:	ldur	x8, [x29, #-16]
  409df0:	ldr	w9, [x8, #8]
  409df4:	cmp	w9, #0x3
  409df8:	b.ne	409e38 <sqrt@plt+0x8028>  // b.any
  409dfc:	ldur	w8, [x29, #-36]
  409e00:	cbz	w8, 409e38 <sqrt@plt+0x8028>
  409e04:	ldur	x1, [x29, #-32]
  409e08:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409e0c:	add	x0, x0, #0x694
  409e10:	bl	401990 <fputs@plt>
  409e14:	ldur	x8, [x29, #-16]
  409e18:	add	x8, x8, #0x10
  409e1c:	ldur	x1, [x29, #-32]
  409e20:	mov	x0, x8
  409e24:	bl	408e14 <sqrt@plt+0x7004>
  409e28:	ldur	x1, [x29, #-32]
  409e2c:	mov	w0, #0xa                   	// #10
  409e30:	bl	401a20 <putc@plt>
  409e34:	b	409e64 <sqrt@plt+0x8054>
  409e38:	ldur	x1, [x29, #-32]
  409e3c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409e40:	add	x0, x0, #0x631
  409e44:	bl	401990 <fputs@plt>
  409e48:	ldur	x8, [x29, #-16]
  409e4c:	ldur	x1, [x29, #-32]
  409e50:	mov	x0, x8
  409e54:	bl	408d50 <sqrt@plt+0x6f40>
  409e58:	ldur	x1, [x29, #-32]
  409e5c:	mov	w0, #0xa                   	// #10
  409e60:	bl	401a20 <putc@plt>
  409e64:	ldur	w1, [x29, #-20]
  409e68:	ldur	x2, [x29, #-88]
  409e6c:	ldur	x3, [x29, #-80]
  409e70:	ldur	x4, [x29, #-32]
  409e74:	ldr	x0, [sp, #72]
  409e78:	bl	40a444 <sqrt@plt+0x8634>
  409e7c:	ldur	x0, [x29, #-88]
  409e80:	bl	401a40 <fclose@plt>
  409e84:	ldur	x8, [x29, #-16]
  409e88:	ldr	w9, [x8, #8]
  409e8c:	cbnz	w9, 409e98 <sqrt@plt+0x8088>
  409e90:	ldur	x0, [x29, #-80]
  409e94:	bl	401a80 <free@plt>
  409e98:	ldur	x8, [x29, #-32]
  409e9c:	cbz	x8, 409edc <sqrt@plt+0x80cc>
  409ea0:	ldur	x8, [x29, #-16]
  409ea4:	ldr	w9, [x8, #8]
  409ea8:	cmp	w9, #0x3
  409eac:	b.ne	409ecc <sqrt@plt+0x80bc>  // b.any
  409eb0:	ldur	w8, [x29, #-36]
  409eb4:	cbz	w8, 409ecc <sqrt@plt+0x80bc>
  409eb8:	ldur	x1, [x29, #-32]
  409ebc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409ec0:	add	x0, x0, #0x6a6
  409ec4:	bl	401990 <fputs@plt>
  409ec8:	b	409edc <sqrt@plt+0x80cc>
  409ecc:	ldur	x1, [x29, #-32]
  409ed0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409ed4:	add	x0, x0, #0x643
  409ed8:	bl	401990 <fputs@plt>
  409edc:	ldur	x8, [x29, #-16]
  409ee0:	ldr	w9, [x8, #32]
  409ee4:	orr	w9, w9, #0x2
  409ee8:	str	w9, [x8, #32]
  409eec:	b	409f80 <sqrt@plt+0x8170>
  409ef0:	ldur	x8, [x29, #-32]
  409ef4:	cbz	x8, 409f70 <sqrt@plt+0x8160>
  409ef8:	ldur	x8, [x29, #-16]
  409efc:	ldr	w9, [x8, #8]
  409f00:	cmp	w9, #0x3
  409f04:	b.ne	409f44 <sqrt@plt+0x8134>  // b.any
  409f08:	ldur	w8, [x29, #-36]
  409f0c:	cbz	w8, 409f44 <sqrt@plt+0x8134>
  409f10:	ldur	x1, [x29, #-32]
  409f14:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409f18:	add	x0, x0, #0x6b5
  409f1c:	bl	401990 <fputs@plt>
  409f20:	ldur	x8, [x29, #-16]
  409f24:	add	x8, x8, #0x10
  409f28:	ldur	x1, [x29, #-32]
  409f2c:	mov	x0, x8
  409f30:	bl	408e14 <sqrt@plt+0x7004>
  409f34:	ldur	x1, [x29, #-32]
  409f38:	mov	w0, #0xa                   	// #10
  409f3c:	bl	401a20 <putc@plt>
  409f40:	b	409f70 <sqrt@plt+0x8160>
  409f44:	ldur	x1, [x29, #-32]
  409f48:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409f4c:	add	x0, x0, #0x6c9
  409f50:	bl	401990 <fputs@plt>
  409f54:	ldur	x8, [x29, #-16]
  409f58:	ldur	x1, [x29, #-32]
  409f5c:	mov	x0, x8
  409f60:	bl	408d50 <sqrt@plt+0x6f40>
  409f64:	ldur	x1, [x29, #-32]
  409f68:	mov	w0, #0xa                   	// #10
  409f6c:	bl	401a20 <putc@plt>
  409f70:	ldur	x8, [x29, #-16]
  409f74:	ldr	w9, [x8, #32]
  409f78:	orr	w9, w9, #0x1
  409f7c:	str	w9, [x8, #32]
  409f80:	ldur	x8, [x29, #-16]
  409f84:	ldr	w9, [x8, #32]
  409f88:	and	w9, w9, #0xfffffff7
  409f8c:	str	w9, [x8, #32]
  409f90:	ldp	x29, x30, [sp, #224]
  409f94:	add	sp, sp, #0xf0
  409f98:	ret
  409f9c:	sub	sp, sp, #0x40
  409fa0:	stp	x29, x30, [sp, #48]
  409fa4:	add	x29, sp, #0x30
  409fa8:	stur	x0, [x29, #-8]
  409fac:	stur	w1, [x29, #-12]
  409fb0:	str	x2, [sp, #24]
  409fb4:	ldur	x8, [x29, #-8]
  409fb8:	str	wzr, [sp, #20]
  409fbc:	ldr	x8, [x8, #16]
  409fc0:	str	x8, [sp, #8]
  409fc4:	ldr	x8, [sp, #8]
  409fc8:	cbz	x8, 40a058 <sqrt@plt+0x8248>
  409fcc:	ldr	x8, [sp, #8]
  409fd0:	ldr	w9, [x8, #32]
  409fd4:	ldur	w10, [x29, #-12]
  409fd8:	and	w9, w9, w10
  409fdc:	cbz	w9, 40a048 <sqrt@plt+0x8238>
  409fe0:	ldr	w8, [sp, #20]
  409fe4:	cbz	w8, 409ffc <sqrt@plt+0x81ec>
  409fe8:	ldr	x1, [sp, #24]
  409fec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  409ff0:	add	x0, x0, #0x5d9
  409ff4:	bl	401990 <fputs@plt>
  409ff8:	b	40a030 <sqrt@plt+0x8220>
  409ffc:	ldur	w8, [x29, #-12]
  40a000:	mov	w9, #0x1                   	// #1
  40a004:	adrp	x10, 41f000 <_ZdlPvm@@Base+0x396c>
  40a008:	add	x10, x10, #0x5fa
  40a00c:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x396c>
  40a010:	add	x11, x11, #0x5de
  40a014:	cmp	w8, #0x1
  40a018:	csel	x0, x11, x10, eq  // eq = none
  40a01c:	ldr	x1, [sp, #24]
  40a020:	str	w9, [sp, #4]
  40a024:	bl	401990 <fputs@plt>
  40a028:	ldr	w8, [sp, #4]
  40a02c:	str	w8, [sp, #20]
  40a030:	ldr	x0, [sp, #8]
  40a034:	ldr	x1, [sp, #24]
  40a038:	bl	408d50 <sqrt@plt+0x6f40>
  40a03c:	ldr	x1, [sp, #24]
  40a040:	mov	w0, #0xa                   	// #10
  40a044:	bl	401a20 <putc@plt>
  40a048:	ldr	x8, [sp, #8]
  40a04c:	ldr	x8, [x8]
  40a050:	str	x8, [sp, #8]
  40a054:	b	409fc4 <sqrt@plt+0x81b4>
  40a058:	ldp	x29, x30, [sp, #48]
  40a05c:	add	sp, sp, #0x40
  40a060:	ret
  40a064:	sub	sp, sp, #0x50
  40a068:	stp	x29, x30, [sp, #64]
  40a06c:	add	x29, sp, #0x40
  40a070:	stur	x0, [x29, #-8]
  40a074:	stur	x1, [x29, #-16]
  40a078:	ldur	x8, [x29, #-8]
  40a07c:	ldr	x9, [x8, #16]
  40a080:	stur	x9, [x29, #-24]
  40a084:	str	x8, [sp, #32]
  40a088:	ldur	x8, [x29, #-24]
  40a08c:	cbz	x8, 40a0dc <sqrt@plt+0x82cc>
  40a090:	ldur	x8, [x29, #-24]
  40a094:	ldr	w9, [x8, #8]
  40a098:	cbnz	w9, 40a0cc <sqrt@plt+0x82bc>
  40a09c:	ldur	x8, [x29, #-24]
  40a0a0:	ldr	w9, [x8, #32]
  40a0a4:	and	w9, w9, #0x4
  40a0a8:	cbz	w9, 40a0cc <sqrt@plt+0x82bc>
  40a0ac:	ldur	x1, [x29, #-24]
  40a0b0:	ldr	x0, [sp, #32]
  40a0b4:	mov	w8, wzr
  40a0b8:	mov	w2, w8
  40a0bc:	mov	x9, xzr
  40a0c0:	mov	x3, x9
  40a0c4:	mov	w4, w8
  40a0c8:	bl	409b90 <sqrt@plt+0x7d80>
  40a0cc:	ldur	x8, [x29, #-24]
  40a0d0:	ldr	x8, [x8]
  40a0d4:	stur	x8, [x29, #-24]
  40a0d8:	b	40a088 <sqrt@plt+0x8278>
  40a0dc:	ldur	x0, [x29, #-16]
  40a0e0:	bl	408b00 <sqrt@plt+0x6cf0>
  40a0e4:	ldr	x8, [sp, #32]
  40a0e8:	str	x0, [sp, #24]
  40a0ec:	mov	x0, x8
  40a0f0:	mov	w1, #0x1                   	// #1
  40a0f4:	ldr	x2, [sp, #24]
  40a0f8:	bl	409f9c <sqrt@plt+0x818c>
  40a0fc:	ldur	x0, [x29, #-16]
  40a100:	bl	408b00 <sqrt@plt+0x6cf0>
  40a104:	ldr	x8, [sp, #32]
  40a108:	str	x0, [sp, #16]
  40a10c:	mov	x0, x8
  40a110:	mov	w1, #0x2                   	// #2
  40a114:	ldr	x2, [sp, #16]
  40a118:	bl	409f9c <sqrt@plt+0x818c>
  40a11c:	ldur	x0, [x29, #-16]
  40a120:	bl	408b00 <sqrt@plt+0x6cf0>
  40a124:	ldr	x8, [sp, #32]
  40a128:	str	x0, [sp, #8]
  40a12c:	mov	x0, x8
  40a130:	ldr	x1, [sp, #8]
  40a134:	bl	40a160 <sqrt@plt+0x8350>
  40a138:	ldur	x0, [x29, #-16]
  40a13c:	bl	408b00 <sqrt@plt+0x6cf0>
  40a140:	ldr	x8, [sp, #32]
  40a144:	str	x0, [sp]
  40a148:	mov	x0, x8
  40a14c:	ldr	x1, [sp]
  40a150:	bl	40a1a8 <sqrt@plt+0x8398>
  40a154:	ldp	x29, x30, [sp, #64]
  40a158:	add	sp, sp, #0x50
  40a15c:	ret
  40a160:	sub	sp, sp, #0x30
  40a164:	stp	x29, x30, [sp, #32]
  40a168:	add	x29, sp, #0x20
  40a16c:	stur	x0, [x29, #-8]
  40a170:	str	x1, [sp, #16]
  40a174:	ldur	x8, [x29, #-8]
  40a178:	ldr	w9, [x8, #4]
  40a17c:	str	x8, [sp, #8]
  40a180:	cbz	w9, 40a19c <sqrt@plt+0x838c>
  40a184:	ldr	x0, [sp, #16]
  40a188:	ldr	x8, [sp, #8]
  40a18c:	ldr	w2, [x8, #4]
  40a190:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  40a194:	add	x1, x1, #0xa3f
  40a198:	bl	4019f0 <fprintf@plt>
  40a19c:	ldp	x29, x30, [sp, #32]
  40a1a0:	add	sp, sp, #0x30
  40a1a4:	ret
  40a1a8:	sub	sp, sp, #0x30
  40a1ac:	stp	x29, x30, [sp, #32]
  40a1b0:	add	x29, sp, #0x20
  40a1b4:	stur	x0, [x29, #-8]
  40a1b8:	str	x1, [sp, #16]
  40a1bc:	ldur	x8, [x29, #-8]
  40a1c0:	ldr	w9, [x8]
  40a1c4:	str	x8, [sp]
  40a1c8:	cbz	w9, 40a258 <sqrt@plt+0x8448>
  40a1cc:	ldr	x1, [sp, #16]
  40a1d0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40a1d4:	add	x0, x0, #0xa31
  40a1d8:	bl	401990 <fputs@plt>
  40a1dc:	str	wzr, [sp, #12]
  40a1e0:	ldr	w8, [sp, #12]
  40a1e4:	cmp	w8, #0x4
  40a1e8:	b.ge	40a24c <sqrt@plt+0x843c>  // b.tcont
  40a1ec:	ldr	x8, [sp]
  40a1f0:	ldr	w9, [x8]
  40a1f4:	ldr	w10, [sp, #12]
  40a1f8:	mov	w11, #0x1                   	// #1
  40a1fc:	lsl	w10, w11, w10
  40a200:	and	w9, w9, w10
  40a204:	cbz	w9, 40a23c <sqrt@plt+0x842c>
  40a208:	ldr	x1, [sp, #16]
  40a20c:	mov	w0, #0x20                  	// #32
  40a210:	bl	401a20 <putc@plt>
  40a214:	ldrsw	x8, [sp, #12]
  40a218:	mov	x9, #0x8                   	// #8
  40a21c:	mul	x8, x9, x8
  40a220:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40a224:	add	x9, x9, #0x410
  40a228:	add	x8, x9, x8
  40a22c:	ldr	x8, [x8]
  40a230:	ldr	x1, [sp, #16]
  40a234:	mov	x0, x8
  40a238:	bl	401990 <fputs@plt>
  40a23c:	ldr	w8, [sp, #12]
  40a240:	add	w8, w8, #0x1
  40a244:	str	w8, [sp, #12]
  40a248:	b	40a1e0 <sqrt@plt+0x83d0>
  40a24c:	ldr	x1, [sp, #16]
  40a250:	mov	w0, #0xa                   	// #10
  40a254:	bl	401a20 <putc@plt>
  40a258:	ldp	x29, x30, [sp, #32]
  40a25c:	add	sp, sp, #0x30
  40a260:	ret
  40a264:	sub	sp, sp, #0xb0
  40a268:	stp	x29, x30, [sp, #160]
  40a26c:	add	x29, sp, #0xa0
  40a270:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40a274:	add	x8, x8, #0x35f
  40a278:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40a27c:	add	x9, x9, #0x30
  40a280:	stur	x0, [x29, #-8]
  40a284:	stur	x1, [x29, #-16]
  40a288:	ldur	x10, [x29, #-8]
  40a28c:	ldur	x0, [x29, #-16]
  40a290:	str	x8, [sp, #56]
  40a294:	str	x9, [sp, #48]
  40a298:	str	x10, [sp, #40]
  40a29c:	bl	408b00 <sqrt@plt+0x6cf0>
  40a2a0:	stur	x0, [x29, #-24]
  40a2a4:	ldur	x0, [x29, #-16]
  40a2a8:	bl	40286c <sqrt@plt+0xa5c>
  40a2ac:	ldr	x8, [sp, #56]
  40a2b0:	mov	x0, x8
  40a2b4:	bl	401d20 <getenv@plt>
  40a2b8:	cbnz	x0, 40a370 <sqrt@plt+0x8560>
  40a2bc:	sub	x8, x29, #0x30
  40a2c0:	mov	x0, x8
  40a2c4:	ldr	x1, [sp, #56]
  40a2c8:	str	x8, [sp, #32]
  40a2cc:	bl	41c664 <_ZdlPvm@@Base+0xfd0>
  40a2d0:	ldr	x0, [sp, #32]
  40a2d4:	mov	w1, #0x3d                  	// #61
  40a2d8:	bl	408b18 <sqrt@plt+0x6d08>
  40a2dc:	b	40a2e0 <sqrt@plt+0x84d0>
  40a2e0:	sub	x0, x29, #0x30
  40a2e4:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  40a2e8:	add	x1, x1, #0x618
  40a2ec:	bl	41cbf4 <_ZdlPvm@@Base+0x1560>
  40a2f0:	b	40a2f4 <sqrt@plt+0x84e4>
  40a2f4:	sub	x0, x29, #0x30
  40a2f8:	mov	w8, wzr
  40a2fc:	mov	w1, w8
  40a300:	bl	408b18 <sqrt@plt+0x6d08>
  40a304:	b	40a308 <sqrt@plt+0x84f8>
  40a308:	sub	x0, x29, #0x30
  40a30c:	bl	408b80 <sqrt@plt+0x6d70>
  40a310:	str	x0, [sp, #24]
  40a314:	b	40a318 <sqrt@plt+0x8508>
  40a318:	ldr	x0, [sp, #24]
  40a31c:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  40a320:	str	x0, [sp, #16]
  40a324:	b	40a328 <sqrt@plt+0x8518>
  40a328:	ldr	x0, [sp, #16]
  40a32c:	bl	401aa0 <putenv@plt>
  40a330:	cbz	w0, 40a368 <sqrt@plt+0x8558>
  40a334:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40a338:	add	x0, x0, #0x36e
  40a33c:	ldr	x1, [sp, #48]
  40a340:	ldr	x2, [sp, #48]
  40a344:	ldr	x3, [sp, #48]
  40a348:	bl	412740 <sqrt@plt+0x10930>
  40a34c:	b	40a350 <sqrt@plt+0x8540>
  40a350:	b	40a368 <sqrt@plt+0x8558>
  40a354:	stur	x0, [x29, #-56]
  40a358:	stur	w1, [x29, #-60]
  40a35c:	sub	x0, x29, #0x30
  40a360:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40a364:	b	40a43c <sqrt@plt+0x862c>
  40a368:	sub	x0, x29, #0x30
  40a36c:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40a370:	ldr	x0, [sp, #56]
  40a374:	bl	401d20 <getenv@plt>
  40a378:	stur	x0, [x29, #-72]
  40a37c:	ldur	x0, [x29, #-72]
  40a380:	sub	x1, x29, #0x20
  40a384:	bl	417234 <sqrt@plt+0x15424>
  40a388:	str	x0, [sp, #80]
  40a38c:	ldr	x8, [sp, #80]
  40a390:	cbnz	x8, 40a3c0 <sqrt@plt+0x85b0>
  40a394:	ldur	x1, [x29, #-72]
  40a398:	add	x8, sp, #0x40
  40a39c:	mov	x0, x8
  40a3a0:	str	x8, [sp, #8]
  40a3a4:	bl	412278 <sqrt@plt+0x10468>
  40a3a8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40a3ac:	add	x0, x0, #0x621
  40a3b0:	ldr	x1, [sp, #8]
  40a3b4:	ldr	x2, [sp, #48]
  40a3b8:	ldr	x3, [sp, #48]
  40a3bc:	bl	412740 <sqrt@plt+0x10930>
  40a3c0:	ldur	x1, [x29, #-24]
  40a3c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40a3c8:	add	x0, x0, #0x631
  40a3cc:	bl	401990 <fputs@plt>
  40a3d0:	ldr	x8, [sp, #40]
  40a3d4:	ldr	x9, [x8, #8]
  40a3d8:	ldur	x1, [x29, #-24]
  40a3dc:	mov	x0, x9
  40a3e0:	bl	408d50 <sqrt@plt+0x6f40>
  40a3e4:	ldur	x1, [x29, #-24]
  40a3e8:	mov	w0, #0xa                   	// #10
  40a3ec:	bl	401a20 <putc@plt>
  40a3f0:	ldr	x2, [sp, #80]
  40a3f4:	ldur	x3, [x29, #-32]
  40a3f8:	ldur	x4, [x29, #-24]
  40a3fc:	ldr	x8, [sp, #40]
  40a400:	mov	x0, x8
  40a404:	mov	w1, #0xffffffff            	// #-1
  40a408:	bl	40a444 <sqrt@plt+0x8634>
  40a40c:	ldr	x0, [sp, #80]
  40a410:	bl	401a40 <fclose@plt>
  40a414:	ldur	x8, [x29, #-32]
  40a418:	mov	x0, x8
  40a41c:	bl	401a80 <free@plt>
  40a420:	ldur	x1, [x29, #-24]
  40a424:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40a428:	add	x0, x0, #0x643
  40a42c:	bl	401990 <fputs@plt>
  40a430:	ldp	x29, x30, [sp, #160]
  40a434:	add	sp, sp, #0xb0
  40a438:	ret
  40a43c:	ldur	x0, [x29, #-56]
  40a440:	bl	401d70 <_Unwind_Resume@plt>
  40a444:	sub	sp, sp, #0x1a0
  40a448:	stp	x29, x30, [sp, #384]
  40a44c:	str	x28, [sp, #400]
  40a450:	add	x29, sp, #0x180
  40a454:	mov	w8, #0x8                   	// #8
  40a458:	mov	w9, #0x10                  	// #16
  40a45c:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40a460:	add	x10, x10, #0x4c8
  40a464:	adrp	x11, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40a468:	add	x11, x11, #0x4b8
  40a46c:	adrp	x12, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a470:	add	x12, x12, #0x358
  40a474:	sub	x13, x29, #0x40
  40a478:	stur	x0, [x29, #-8]
  40a47c:	stur	w1, [x29, #-12]
  40a480:	stur	x2, [x29, #-24]
  40a484:	stur	x3, [x29, #-32]
  40a488:	stur	x4, [x29, #-40]
  40a48c:	ldur	x14, [x29, #-8]
  40a490:	stur	w8, [x29, #-44]
  40a494:	stur	w9, [x29, #-48]
  40a498:	mov	x0, x13
  40a49c:	stur	x10, [x29, #-144]
  40a4a0:	stur	x11, [x29, #-152]
  40a4a4:	stur	x12, [x29, #-160]
  40a4a8:	stur	x13, [x29, #-168]
  40a4ac:	stur	x14, [x29, #-176]
  40a4b0:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40a4b4:	ldur	x10, [x29, #-144]
  40a4b8:	ldr	w8, [x10]
  40a4bc:	stur	w8, [x29, #-68]
  40a4c0:	ldur	x11, [x29, #-152]
  40a4c4:	ldr	x12, [x11]
  40a4c8:	stur	x12, [x29, #-80]
  40a4cc:	ldur	x12, [x29, #-32]
  40a4d0:	str	x12, [x11]
  40a4d4:	str	wzr, [x10]
  40a4d8:	ldur	x1, [x29, #-24]
  40a4dc:	ldur	x0, [x29, #-168]
  40a4e0:	bl	40bb08 <sqrt@plt+0x9cf8>
  40a4e4:	stur	w0, [x29, #-180]
  40a4e8:	b	40a4ec <sqrt@plt+0x86dc>
  40a4ec:	ldur	w8, [x29, #-180]
  40a4f0:	cbnz	w8, 40a52c <sqrt@plt+0x871c>
  40a4f4:	ldur	x8, [x29, #-80]
  40a4f8:	ldur	x9, [x29, #-152]
  40a4fc:	str	x8, [x9]
  40a500:	ldur	w10, [x29, #-68]
  40a504:	ldur	x8, [x29, #-144]
  40a508:	str	w10, [x8]
  40a50c:	mov	w10, #0x1                   	// #1
  40a510:	stur	w10, [x29, #-96]
  40a514:	b	40aa58 <sqrt@plt+0x8c48>
  40a518:	stur	x0, [x29, #-88]
  40a51c:	stur	w1, [x29, #-92]
  40a520:	sub	x0, x29, #0x40
  40a524:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40a528:	b	40aa70 <sqrt@plt+0x8c60>
  40a52c:	sub	x0, x29, #0x40
  40a530:	bl	40c964 <sqrt@plt+0xab54>
  40a534:	stur	w0, [x29, #-184]
  40a538:	b	40a53c <sqrt@plt+0x872c>
  40a53c:	ldur	w8, [x29, #-184]
  40a540:	mov	w0, w8
  40a544:	sxtw	x9, w0
  40a548:	cmp	x9, #0xc
  40a54c:	b.cc	40a578 <sqrt@plt+0x8768>  // b.lo, b.ul, b.last
  40a550:	sub	x0, x29, #0x40
  40a554:	bl	408b80 <sqrt@plt+0x6d70>
  40a558:	str	x0, [sp, #192]
  40a55c:	b	40a560 <sqrt@plt+0x8750>
  40a560:	ldr	x0, [sp, #192]
  40a564:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40a568:	add	x1, x1, #0xd59
  40a56c:	mov	x2, #0xb                   	// #11
  40a570:	bl	401a60 <memcmp@plt>
  40a574:	cbz	w0, 40a61c <sqrt@plt+0x880c>
  40a578:	ldur	x8, [x29, #-40]
  40a57c:	cbz	x8, 40a618 <sqrt@plt+0x8808>
  40a580:	ldur	x8, [x29, #-160]
  40a584:	ldr	w9, [x8]
  40a588:	and	w9, w9, #0x2
  40a58c:	cbz	w9, 40a5dc <sqrt@plt+0x87cc>
  40a590:	sub	x0, x29, #0x40
  40a594:	mov	w8, wzr
  40a598:	mov	w1, w8
  40a59c:	bl	40c97c <sqrt@plt+0xab6c>
  40a5a0:	str	x0, [sp, #184]
  40a5a4:	b	40a5a8 <sqrt@plt+0x8798>
  40a5a8:	ldr	x8, [sp, #184]
  40a5ac:	ldrb	w9, [x8]
  40a5b0:	cmp	w9, #0x25
  40a5b4:	b.ne	40a5dc <sqrt@plt+0x87cc>  // b.any
  40a5b8:	sub	x0, x29, #0x40
  40a5bc:	mov	w1, #0x1                   	// #1
  40a5c0:	bl	40c97c <sqrt@plt+0xab6c>
  40a5c4:	str	x0, [sp, #176]
  40a5c8:	b	40a5cc <sqrt@plt+0x87bc>
  40a5cc:	ldr	x8, [sp, #176]
  40a5d0:	ldrb	w9, [x8]
  40a5d4:	cmp	w9, #0x21
  40a5d8:	b.eq	40a5fc <sqrt@plt+0x87ec>  // b.none
  40a5dc:	sub	x0, x29, #0x40
  40a5e0:	bl	408b80 <sqrt@plt+0x6d70>
  40a5e4:	str	x0, [sp, #168]
  40a5e8:	b	40a5ec <sqrt@plt+0x87dc>
  40a5ec:	ldur	x1, [x29, #-40]
  40a5f0:	ldr	x0, [sp, #168]
  40a5f4:	bl	401990 <fputs@plt>
  40a5f8:	b	40a5fc <sqrt@plt+0x87ec>
  40a5fc:	ldur	x1, [x29, #-24]
  40a600:	sub	x0, x29, #0x40
  40a604:	bl	40bb08 <sqrt@plt+0x9cf8>
  40a608:	str	w0, [sp, #164]
  40a60c:	b	40a610 <sqrt@plt+0x8800>
  40a610:	ldr	w8, [sp, #164]
  40a614:	cbnz	w8, 40a580 <sqrt@plt+0x8770>
  40a618:	b	40aa3c <sqrt@plt+0x8c2c>
  40a61c:	ldur	x8, [x29, #-160]
  40a620:	ldr	w9, [x8]
  40a624:	and	w9, w9, #0x2
  40a628:	cbnz	w9, 40a654 <sqrt@plt+0x8844>
  40a62c:	ldur	x8, [x29, #-40]
  40a630:	cbz	x8, 40a654 <sqrt@plt+0x8844>
  40a634:	sub	x0, x29, #0x40
  40a638:	bl	408b80 <sqrt@plt+0x6d70>
  40a63c:	str	x0, [sp, #152]
  40a640:	b	40a644 <sqrt@plt+0x8834>
  40a644:	ldur	x1, [x29, #-40]
  40a648:	ldr	x0, [sp, #152]
  40a64c:	bl	401990 <fputs@plt>
  40a650:	b	40a654 <sqrt@plt+0x8844>
  40a654:	mov	w8, #0x1                   	// #1
  40a658:	stur	w8, [x29, #-100]
  40a65c:	stur	wzr, [x29, #-104]
  40a660:	stur	wzr, [x29, #-108]
  40a664:	stur	wzr, [x29, #-112]
  40a668:	ldur	x1, [x29, #-24]
  40a66c:	sub	x0, x29, #0x40
  40a670:	bl	40bb08 <sqrt@plt+0x9cf8>
  40a674:	str	w0, [sp, #148]
  40a678:	b	40a67c <sqrt@plt+0x886c>
  40a67c:	ldr	w8, [sp, #148]
  40a680:	cbnz	w8, 40a688 <sqrt@plt+0x8878>
  40a684:	b	40aa3c <sqrt@plt+0x8c2c>
  40a688:	mov	w8, #0x1                   	// #1
  40a68c:	stur	w8, [x29, #-116]
  40a690:	sub	x0, x29, #0x40
  40a694:	mov	w8, wzr
  40a698:	mov	w1, w8
  40a69c:	bl	40c97c <sqrt@plt+0xab6c>
  40a6a0:	str	x0, [sp, #136]
  40a6a4:	b	40a6a8 <sqrt@plt+0x8898>
  40a6a8:	ldr	x8, [sp, #136]
  40a6ac:	ldrb	w9, [x8]
  40a6b0:	cmp	w9, #0x25
  40a6b4:	b.ne	40a9e8 <sqrt@plt+0x8bd8>  // b.any
  40a6b8:	sub	x0, x29, #0x40
  40a6bc:	mov	w1, #0x1                   	// #1
  40a6c0:	bl	40c97c <sqrt@plt+0xab6c>
  40a6c4:	str	x0, [sp, #128]
  40a6c8:	b	40a6cc <sqrt@plt+0x88bc>
  40a6cc:	ldr	x8, [sp, #128]
  40a6d0:	ldrb	w9, [x8]
  40a6d4:	cmp	w9, #0x25
  40a6d8:	b.ne	40a9ac <sqrt@plt+0x8b9c>  // b.any
  40a6dc:	stur	wzr, [x29, #-132]
  40a6e0:	ldur	w8, [x29, #-132]
  40a6e4:	cmp	w8, #0x10
  40a6e8:	b.ge	40a7c4 <sqrt@plt+0x89b4>  // b.tcont
  40a6ec:	ldursw	x8, [x29, #-132]
  40a6f0:	mov	x9, #0x18                  	// #24
  40a6f4:	mul	x8, x9, x8
  40a6f8:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40a6fc:	add	x9, x9, #0x4d0
  40a700:	add	x8, x9, x8
  40a704:	ldr	x1, [x8]
  40a708:	sub	x0, x29, #0x40
  40a70c:	bl	40bc94 <sqrt@plt+0x9e84>
  40a710:	str	x0, [sp, #120]
  40a714:	b	40a718 <sqrt@plt+0x8908>
  40a718:	ldr	x8, [sp, #120]
  40a71c:	stur	x8, [x29, #-128]
  40a720:	cbz	x8, 40a7b4 <sqrt@plt+0x89a4>
  40a724:	ldursw	x8, [x29, #-132]
  40a728:	mov	x9, #0x18                  	// #24
  40a72c:	mul	x8, x9, x8
  40a730:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40a734:	add	x9, x9, #0x4d0
  40a738:	add	x8, x9, x8
  40a73c:	ldr	x9, [x8, #8]
  40a740:	ldr	x8, [x8, #16]
  40a744:	asr	x10, x8, #1
  40a748:	ldur	x11, [x29, #-176]
  40a74c:	add	x10, x11, x10
  40a750:	and	x8, x8, #0x1
  40a754:	str	x9, [sp, #112]
  40a758:	str	x10, [sp, #104]
  40a75c:	cbz	x8, 40a77c <sqrt@plt+0x896c>
  40a760:	ldr	x8, [sp, #104]
  40a764:	ldr	x9, [x8]
  40a768:	ldr	x10, [sp, #112]
  40a76c:	add	x9, x9, x10
  40a770:	ldr	x9, [x9]
  40a774:	str	x9, [sp, #96]
  40a778:	b	40a784 <sqrt@plt+0x8974>
  40a77c:	ldr	x8, [sp, #112]
  40a780:	str	x8, [sp, #96]
  40a784:	ldr	x8, [sp, #96]
  40a788:	ldur	x1, [x29, #-128]
  40a78c:	ldur	w2, [x29, #-12]
  40a790:	ldur	x3, [x29, #-24]
  40a794:	ldur	x4, [x29, #-40]
  40a798:	ldr	x0, [sp, #104]
  40a79c:	blr	x8
  40a7a0:	str	w0, [sp, #92]
  40a7a4:	b	40a7a8 <sqrt@plt+0x8998>
  40a7a8:	ldr	w8, [sp, #92]
  40a7ac:	stur	w8, [x29, #-116]
  40a7b0:	b	40a7c4 <sqrt@plt+0x89b4>
  40a7b4:	ldur	w8, [x29, #-132]
  40a7b8:	add	w8, w8, #0x1
  40a7bc:	stur	w8, [x29, #-132]
  40a7c0:	b	40a6e0 <sqrt@plt+0x88d0>
  40a7c4:	ldur	w8, [x29, #-132]
  40a7c8:	cmp	w8, #0x10
  40a7cc:	b.lt	40a934 <sqrt@plt+0x8b24>  // b.tstop
  40a7d0:	ldur	w8, [x29, #-100]
  40a7d4:	cbz	w8, 40a934 <sqrt@plt+0x8b24>
  40a7d8:	sub	x0, x29, #0x40
  40a7dc:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40a7e0:	add	x1, x1, #0xe51
  40a7e4:	bl	40bc94 <sqrt@plt+0x9e84>
  40a7e8:	str	x0, [sp, #80]
  40a7ec:	b	40a7f0 <sqrt@plt+0x89e0>
  40a7f0:	ldr	x8, [sp, #80]
  40a7f4:	stur	x8, [x29, #-128]
  40a7f8:	cbz	x8, 40a804 <sqrt@plt+0x89f4>
  40a7fc:	stur	wzr, [x29, #-100]
  40a800:	b	40a934 <sqrt@plt+0x8b24>
  40a804:	ldur	w8, [x29, #-108]
  40a808:	cbnz	w8, 40a860 <sqrt@plt+0x8a50>
  40a80c:	sub	x0, x29, #0x40
  40a810:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  40a814:	add	x1, x1, #0xa33
  40a818:	bl	40bc94 <sqrt@plt+0x9e84>
  40a81c:	str	x0, [sp, #72]
  40a820:	b	40a824 <sqrt@plt+0x8a14>
  40a824:	ldr	x8, [sp, #72]
  40a828:	stur	x8, [x29, #-128]
  40a82c:	cbz	x8, 40a860 <sqrt@plt+0x8a50>
  40a830:	ldur	x0, [x29, #-128]
  40a834:	bl	40c6d0 <sqrt@plt+0xa8c0>
  40a838:	str	w0, [sp, #68]
  40a83c:	b	40a840 <sqrt@plt+0x8a30>
  40a840:	ldur	x8, [x29, #-176]
  40a844:	ldr	w9, [x8]
  40a848:	ldr	w10, [sp, #68]
  40a84c:	orr	w9, w9, w10
  40a850:	str	w9, [x8]
  40a854:	mov	w9, #0x1                   	// #1
  40a858:	stur	w9, [x29, #-108]
  40a85c:	b	40a934 <sqrt@plt+0x8b24>
  40a860:	ldur	w8, [x29, #-112]
  40a864:	cbnz	w8, 40a8d4 <sqrt@plt+0x8ac4>
  40a868:	sub	x0, x29, #0x40
  40a86c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  40a870:	add	x1, x1, #0x9ed
  40a874:	bl	40bc94 <sqrt@plt+0x9e84>
  40a878:	str	x0, [sp, #56]
  40a87c:	b	40a880 <sqrt@plt+0x8a70>
  40a880:	ldr	x8, [sp, #56]
  40a884:	stur	x8, [x29, #-128]
  40a888:	cbz	x8, 40a8d4 <sqrt@plt+0x8ac4>
  40a88c:	sub	x0, x29, #0x80
  40a890:	sub	x1, x29, #0x88
  40a894:	bl	409380 <sqrt@plt+0x7570>
  40a898:	str	w0, [sp, #52]
  40a89c:	b	40a8a0 <sqrt@plt+0x8a90>
  40a8a0:	ldr	w8, [sp, #52]
  40a8a4:	cbz	w8, 40a8c8 <sqrt@plt+0x8ab8>
  40a8a8:	ldur	w8, [x29, #-136]
  40a8ac:	ldur	x9, [x29, #-176]
  40a8b0:	ldr	w10, [x9, #4]
  40a8b4:	cmp	w8, w10
  40a8b8:	b.ls	40a8c8 <sqrt@plt+0x8ab8>  // b.plast
  40a8bc:	ldur	w8, [x29, #-136]
  40a8c0:	ldur	x9, [x29, #-176]
  40a8c4:	str	w8, [x9, #4]
  40a8c8:	mov	w8, #0x1                   	// #1
  40a8cc:	stur	w8, [x29, #-112]
  40a8d0:	b	40a934 <sqrt@plt+0x8b24>
  40a8d4:	stur	wzr, [x29, #-132]
  40a8d8:	ldur	w8, [x29, #-132]
  40a8dc:	cmp	w8, #0x8
  40a8e0:	b.ge	40a934 <sqrt@plt+0x8b24>  // b.tcont
  40a8e4:	ldursw	x8, [x29, #-132]
  40a8e8:	mov	x9, #0x8                   	// #8
  40a8ec:	mul	x8, x9, x8
  40a8f0:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40a8f4:	add	x9, x9, #0x490
  40a8f8:	add	x8, x9, x8
  40a8fc:	ldr	x1, [x8]
  40a900:	sub	x0, x29, #0x40
  40a904:	bl	40bc94 <sqrt@plt+0x9e84>
  40a908:	str	x0, [sp, #40]
  40a90c:	b	40a910 <sqrt@plt+0x8b00>
  40a910:	ldr	x8, [sp, #40]
  40a914:	cbz	x8, 40a924 <sqrt@plt+0x8b14>
  40a918:	mov	w8, #0x1                   	// #1
  40a91c:	stur	w8, [x29, #-104]
  40a920:	b	40a934 <sqrt@plt+0x8b24>
  40a924:	ldur	w8, [x29, #-132]
  40a928:	add	w8, w8, #0x1
  40a92c:	stur	w8, [x29, #-132]
  40a930:	b	40a8d8 <sqrt@plt+0x8ac8>
  40a934:	ldur	x8, [x29, #-160]
  40a938:	ldr	w9, [x8]
  40a93c:	and	w9, w9, #0x4
  40a940:	cbz	w9, 40a9a8 <sqrt@plt+0x8b98>
  40a944:	sub	x0, x29, #0x40
  40a948:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40a94c:	add	x1, x1, #0xe96
  40a950:	bl	40bc94 <sqrt@plt+0x9e84>
  40a954:	str	x0, [sp, #32]
  40a958:	b	40a95c <sqrt@plt+0x8b4c>
  40a95c:	ldr	x8, [sp, #32]
  40a960:	cbnz	x8, 40a9a4 <sqrt@plt+0x8b94>
  40a964:	sub	x0, x29, #0x40
  40a968:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40a96c:	add	x1, x1, #0xceb
  40a970:	bl	40bc94 <sqrt@plt+0x9e84>
  40a974:	str	x0, [sp, #24]
  40a978:	b	40a97c <sqrt@plt+0x8b6c>
  40a97c:	ldr	x8, [sp, #24]
  40a980:	cbnz	x8, 40a9a4 <sqrt@plt+0x8b94>
  40a984:	sub	x0, x29, #0x40
  40a988:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x296c>
  40a98c:	add	x1, x1, #0xd2e
  40a990:	bl	40bc94 <sqrt@plt+0x9e84>
  40a994:	str	x0, [sp, #16]
  40a998:	b	40a99c <sqrt@plt+0x8b8c>
  40a99c:	ldr	x8, [sp, #16]
  40a9a0:	cbz	x8, 40a9a8 <sqrt@plt+0x8b98>
  40a9a4:	stur	wzr, [x29, #-116]
  40a9a8:	b	40a9e4 <sqrt@plt+0x8bd4>
  40a9ac:	sub	x0, x29, #0x40
  40a9b0:	mov	w1, #0x1                   	// #1
  40a9b4:	bl	40c97c <sqrt@plt+0xab6c>
  40a9b8:	str	x0, [sp, #8]
  40a9bc:	b	40a9c0 <sqrt@plt+0x8bb0>
  40a9c0:	ldr	x8, [sp, #8]
  40a9c4:	ldrb	w9, [x8]
  40a9c8:	cmp	w9, #0x21
  40a9cc:	b.ne	40a9e4 <sqrt@plt+0x8bd4>  // b.any
  40a9d0:	ldur	x8, [x29, #-160]
  40a9d4:	ldr	w9, [x8]
  40a9d8:	and	w9, w9, #0x2
  40a9dc:	cbz	w9, 40a9e4 <sqrt@plt+0x8bd4>
  40a9e0:	stur	wzr, [x29, #-116]
  40a9e4:	b	40a9ec <sqrt@plt+0x8bdc>
  40a9e8:	stur	wzr, [x29, #-100]
  40a9ec:	ldur	x8, [x29, #-40]
  40a9f0:	cbnz	x8, 40aa08 <sqrt@plt+0x8bf8>
  40a9f4:	ldur	w8, [x29, #-100]
  40a9f8:	cbnz	w8, 40aa08 <sqrt@plt+0x8bf8>
  40a9fc:	ldur	w8, [x29, #-104]
  40aa00:	cbnz	w8, 40aa08 <sqrt@plt+0x8bf8>
  40aa04:	b	40aa3c <sqrt@plt+0x8c2c>
  40aa08:	ldur	w8, [x29, #-116]
  40aa0c:	cbz	w8, 40aa38 <sqrt@plt+0x8c28>
  40aa10:	ldur	x8, [x29, #-40]
  40aa14:	cbz	x8, 40aa38 <sqrt@plt+0x8c28>
  40aa18:	sub	x0, x29, #0x40
  40aa1c:	bl	408b80 <sqrt@plt+0x6d70>
  40aa20:	str	x0, [sp]
  40aa24:	b	40aa28 <sqrt@plt+0x8c18>
  40aa28:	ldur	x1, [x29, #-40]
  40aa2c:	ldr	x0, [sp]
  40aa30:	bl	401990 <fputs@plt>
  40aa34:	b	40aa38 <sqrt@plt+0x8c28>
  40aa38:	b	40a668 <sqrt@plt+0x8858>
  40aa3c:	ldur	x8, [x29, #-80]
  40aa40:	ldur	x9, [x29, #-152]
  40aa44:	str	x8, [x9]
  40aa48:	ldur	w10, [x29, #-68]
  40aa4c:	ldur	x8, [x29, #-144]
  40aa50:	str	w10, [x8]
  40aa54:	stur	wzr, [x29, #-96]
  40aa58:	sub	x0, x29, #0x40
  40aa5c:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40aa60:	ldr	x28, [sp, #400]
  40aa64:	ldp	x29, x30, [sp, #384]
  40aa68:	add	sp, sp, #0x1a0
  40aa6c:	ret
  40aa70:	ldur	x0, [x29, #-88]
  40aa74:	bl	401d70 <_Unwind_Resume@plt>
  40aa78:	sub	sp, sp, #0x90
  40aa7c:	stp	x29, x30, [sp, #128]
  40aa80:	add	x29, sp, #0x80
  40aa84:	mov	w8, #0x3                   	// #3
  40aa88:	adrp	x3, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40aa8c:	add	x3, x3, #0x4a8
  40aa90:	mov	w9, wzr
  40aa94:	sub	x10, x29, #0x28
  40aa98:	stur	x0, [x29, #-8]
  40aa9c:	stur	x1, [x29, #-16]
  40aaa0:	stur	x2, [x29, #-24]
  40aaa4:	ldur	x11, [x29, #-8]
  40aaa8:	ldur	x0, [x29, #-24]
  40aaac:	str	w8, [sp, #64]
  40aab0:	str	x3, [sp, #56]
  40aab4:	str	w9, [sp, #52]
  40aab8:	str	x10, [sp, #40]
  40aabc:	str	x11, [sp, #32]
  40aac0:	bl	40286c <sqrt@plt+0xa5c>
  40aac4:	ldur	x1, [x29, #-16]
  40aac8:	ldr	x10, [sp, #40]
  40aacc:	mov	x0, x10
  40aad0:	bl	41c664 <_ZdlPvm@@Base+0xfd0>
  40aad4:	ldr	x0, [sp, #32]
  40aad8:	ldr	w1, [sp, #64]
  40aadc:	ldr	x2, [sp, #40]
  40aae0:	ldr	x3, [sp, #56]
  40aae4:	ldr	w4, [sp, #52]
  40aae8:	bl	4094b0 <sqrt@plt+0x76a0>
  40aaec:	str	x0, [sp, #24]
  40aaf0:	b	40aaf4 <sqrt@plt+0x8ce4>
  40aaf4:	ldr	x8, [sp, #24]
  40aaf8:	stur	x8, [x29, #-48]
  40aafc:	ldur	x1, [x29, #-48]
  40ab00:	ldur	x0, [x29, #-24]
  40ab04:	str	x1, [sp, #16]
  40ab08:	bl	408b00 <sqrt@plt+0x6cf0>
  40ab0c:	str	x0, [sp, #8]
  40ab10:	b	40ab14 <sqrt@plt+0x8d04>
  40ab14:	ldr	x0, [sp, #32]
  40ab18:	ldr	x1, [sp, #16]
  40ab1c:	mov	w2, #0xffffffff            	// #-1
  40ab20:	ldr	x3, [sp, #8]
  40ab24:	mov	w4, #0x1                   	// #1
  40ab28:	bl	409b90 <sqrt@plt+0x7d80>
  40ab2c:	b	40ab30 <sqrt@plt+0x8d20>
  40ab30:	sub	x0, x29, #0x28
  40ab34:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40ab38:	ldp	x29, x30, [sp, #128]
  40ab3c:	add	sp, sp, #0x90
  40ab40:	ret
  40ab44:	stur	x0, [x29, #-56]
  40ab48:	stur	w1, [x29, #-60]
  40ab4c:	sub	x0, x29, #0x28
  40ab50:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40ab54:	ldur	x0, [x29, #-56]
  40ab58:	bl	401d70 <_Unwind_Resume@plt>
  40ab5c:	sub	sp, sp, #0x70
  40ab60:	stp	x29, x30, [sp, #96]
  40ab64:	add	x29, sp, #0x60
  40ab68:	sub	x8, x29, #0x28
  40ab6c:	stur	x0, [x29, #-16]
  40ab70:	stur	x1, [x29, #-24]
  40ab74:	ldur	x0, [x29, #-16]
  40ab78:	str	x0, [sp, #32]
  40ab7c:	mov	x0, x8
  40ab80:	str	x8, [sp, #24]
  40ab84:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40ab88:	ldur	x0, [x29, #-24]
  40ab8c:	ldr	x1, [sp, #24]
  40ab90:	bl	40ac24 <sqrt@plt+0x8e14>
  40ab94:	str	w0, [sp, #20]
  40ab98:	b	40ab9c <sqrt@plt+0x8d8c>
  40ab9c:	ldr	w8, [sp, #20]
  40aba0:	cbnz	w8, 40abcc <sqrt@plt+0x8dbc>
  40aba4:	mov	x8, xzr
  40aba8:	stur	x8, [x29, #-8]
  40abac:	mov	w9, #0x1                   	// #1
  40abb0:	str	w9, [sp, #40]
  40abb4:	b	40ac04 <sqrt@plt+0x8df4>
  40abb8:	str	x0, [sp, #48]
  40abbc:	str	w1, [sp, #44]
  40abc0:	sub	x0, x29, #0x28
  40abc4:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40abc8:	b	40ac1c <sqrt@plt+0x8e0c>
  40abcc:	ldr	x0, [sp, #32]
  40abd0:	mov	w1, #0x3                   	// #3
  40abd4:	sub	x2, x29, #0x28
  40abd8:	adrp	x3, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40abdc:	add	x3, x3, #0x4a8
  40abe0:	mov	w8, wzr
  40abe4:	mov	w4, w8
  40abe8:	bl	4094b0 <sqrt@plt+0x76a0>
  40abec:	str	x0, [sp, #8]
  40abf0:	b	40abf4 <sqrt@plt+0x8de4>
  40abf4:	ldr	x8, [sp, #8]
  40abf8:	stur	x8, [x29, #-8]
  40abfc:	mov	w9, #0x1                   	// #1
  40ac00:	str	w9, [sp, #40]
  40ac04:	sub	x0, x29, #0x28
  40ac08:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40ac0c:	ldur	x0, [x29, #-8]
  40ac10:	ldp	x29, x30, [sp, #96]
  40ac14:	add	sp, sp, #0x70
  40ac18:	ret
  40ac1c:	ldr	x0, [sp, #48]
  40ac20:	bl	401d70 <_Unwind_Resume@plt>
  40ac24:	sub	sp, sp, #0x50
  40ac28:	stp	x29, x30, [sp, #64]
  40ac2c:	add	x29, sp, #0x40
  40ac30:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40ac34:	add	x8, x8, #0x30
  40ac38:	stur	x0, [x29, #-16]
  40ac3c:	stur	x1, [x29, #-24]
  40ac40:	ldur	x0, [x29, #-24]
  40ac44:	str	x8, [sp, #24]
  40ac48:	bl	41d2d8 <_ZdlPvm@@Base+0x1c44>
  40ac4c:	ldur	x8, [x29, #-16]
  40ac50:	ldr	x8, [x8]
  40ac54:	ldrb	w1, [x8]
  40ac58:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ac5c:	add	x0, x0, #0x3a1
  40ac60:	bl	408ab8 <sqrt@plt+0x6ca8>
  40ac64:	cbz	w0, 40ac7c <sqrt@plt+0x8e6c>
  40ac68:	ldur	x8, [x29, #-16]
  40ac6c:	ldr	x9, [x8]
  40ac70:	add	x9, x9, #0x1
  40ac74:	str	x9, [x8]
  40ac78:	b	40ac4c <sqrt@plt+0x8e3c>
  40ac7c:	ldur	x8, [x29, #-16]
  40ac80:	ldr	x8, [x8]
  40ac84:	ldrb	w9, [x8]
  40ac88:	cbnz	w9, 40acac <sqrt@plt+0x8e9c>
  40ac8c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40ac90:	add	x0, x0, #0xa56
  40ac94:	ldr	x1, [sp, #24]
  40ac98:	ldr	x2, [sp, #24]
  40ac9c:	ldr	x3, [sp, #24]
  40aca0:	bl	412650 <sqrt@plt+0x10840>
  40aca4:	stur	wzr, [x29, #-4]
  40aca8:	b	40b008 <sqrt@plt+0x91f8>
  40acac:	ldur	x8, [x29, #-16]
  40acb0:	ldr	x8, [x8]
  40acb4:	ldrb	w9, [x8]
  40acb8:	cmp	w9, #0x28
  40acbc:	b.eq	40ad40 <sqrt@plt+0x8f30>  // b.none
  40acc0:	ldur	x8, [x29, #-16]
  40acc4:	ldr	x8, [x8]
  40acc8:	ldrb	w9, [x8]
  40accc:	mov	w10, #0x0                   	// #0
  40acd0:	str	w10, [sp, #20]
  40acd4:	cbz	w9, 40ad00 <sqrt@plt+0x8ef0>
  40acd8:	ldur	x8, [x29, #-16]
  40acdc:	ldr	x8, [x8]
  40ace0:	ldrb	w1, [x8]
  40ace4:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ace8:	add	x0, x0, #0x3a1
  40acec:	bl	408ab8 <sqrt@plt+0x6ca8>
  40acf0:	cmp	w0, #0x0
  40acf4:	cset	w9, ne  // ne = any
  40acf8:	eor	w9, w9, #0x1
  40acfc:	str	w9, [sp, #20]
  40ad00:	ldr	w8, [sp, #20]
  40ad04:	tbnz	w8, #0, 40ad0c <sqrt@plt+0x8efc>
  40ad08:	b	40ad34 <sqrt@plt+0x8f24>
  40ad0c:	ldur	x8, [x29, #-16]
  40ad10:	ldr	x8, [x8]
  40ad14:	ldrb	w1, [x8]
  40ad18:	ldur	x0, [x29, #-24]
  40ad1c:	bl	408b18 <sqrt@plt+0x6d08>
  40ad20:	ldur	x8, [x29, #-16]
  40ad24:	ldr	x9, [x8]
  40ad28:	add	x9, x9, #0x1
  40ad2c:	str	x9, [x8]
  40ad30:	b	40acc0 <sqrt@plt+0x8eb0>
  40ad34:	mov	w8, #0x1                   	// #1
  40ad38:	stur	w8, [x29, #-4]
  40ad3c:	b	40b008 <sqrt@plt+0x91f8>
  40ad40:	ldur	x8, [x29, #-16]
  40ad44:	ldr	x9, [x8]
  40ad48:	add	x9, x9, #0x1
  40ad4c:	str	x9, [x8]
  40ad50:	ldur	x0, [x29, #-24]
  40ad54:	bl	41d2d8 <_ZdlPvm@@Base+0x1c44>
  40ad58:	stur	wzr, [x29, #-28]
  40ad5c:	ldur	x8, [x29, #-16]
  40ad60:	ldr	x8, [x8]
  40ad64:	ldrb	w9, [x8]
  40ad68:	cbz	w9, 40ad94 <sqrt@plt+0x8f84>
  40ad6c:	ldur	x8, [x29, #-16]
  40ad70:	ldr	x8, [x8]
  40ad74:	ldrb	w9, [x8]
  40ad78:	cmp	w9, #0xd
  40ad7c:	b.eq	40ad94 <sqrt@plt+0x8f84>  // b.none
  40ad80:	ldur	x8, [x29, #-16]
  40ad84:	ldr	x8, [x8]
  40ad88:	ldrb	w9, [x8]
  40ad8c:	cmp	w9, #0xa
  40ad90:	b.ne	40adb4 <sqrt@plt+0x8fa4>  // b.any
  40ad94:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40ad98:	add	x0, x0, #0xa94
  40ad9c:	ldr	x1, [sp, #24]
  40ada0:	ldr	x2, [sp, #24]
  40ada4:	ldr	x3, [sp, #24]
  40ada8:	bl	412650 <sqrt@plt+0x10840>
  40adac:	stur	wzr, [x29, #-4]
  40adb0:	b	40b008 <sqrt@plt+0x91f8>
  40adb4:	ldur	x8, [x29, #-16]
  40adb8:	ldr	x8, [x8]
  40adbc:	ldrb	w9, [x8]
  40adc0:	cmp	w9, #0x29
  40adc4:	b.ne	40ae08 <sqrt@plt+0x8ff8>  // b.any
  40adc8:	ldur	w8, [x29, #-28]
  40adcc:	cbnz	w8, 40ade4 <sqrt@plt+0x8fd4>
  40add0:	ldur	x8, [x29, #-16]
  40add4:	ldr	x9, [x8]
  40add8:	add	x9, x9, #0x1
  40addc:	str	x9, [x8]
  40ade0:	b	40b000 <sqrt@plt+0x91f0>
  40ade4:	ldur	x8, [x29, #-16]
  40ade8:	ldr	x8, [x8]
  40adec:	ldrb	w1, [x8]
  40adf0:	ldur	x0, [x29, #-24]
  40adf4:	bl	408b18 <sqrt@plt+0x6d08>
  40adf8:	ldur	w9, [x29, #-28]
  40adfc:	subs	w9, w9, #0x1
  40ae00:	stur	w9, [x29, #-28]
  40ae04:	b	40afec <sqrt@plt+0x91dc>
  40ae08:	ldur	x8, [x29, #-16]
  40ae0c:	ldr	x8, [x8]
  40ae10:	ldrb	w9, [x8]
  40ae14:	cmp	w9, #0x28
  40ae18:	b.ne	40ae40 <sqrt@plt+0x9030>  // b.any
  40ae1c:	ldur	w8, [x29, #-28]
  40ae20:	add	w8, w8, #0x1
  40ae24:	stur	w8, [x29, #-28]
  40ae28:	ldur	x9, [x29, #-16]
  40ae2c:	ldr	x9, [x9]
  40ae30:	ldrb	w1, [x9]
  40ae34:	ldur	x0, [x29, #-24]
  40ae38:	bl	408b18 <sqrt@plt+0x6d08>
  40ae3c:	b	40afec <sqrt@plt+0x91dc>
  40ae40:	ldur	x8, [x29, #-16]
  40ae44:	ldr	x8, [x8]
  40ae48:	ldrb	w9, [x8]
  40ae4c:	cmp	w9, #0x5c
  40ae50:	b.ne	40afd8 <sqrt@plt+0x91c8>  // b.any
  40ae54:	ldur	x8, [x29, #-16]
  40ae58:	ldr	x9, [x8]
  40ae5c:	add	x9, x9, #0x1
  40ae60:	str	x9, [x8]
  40ae64:	ldur	x8, [x29, #-16]
  40ae68:	ldr	x8, [x8]
  40ae6c:	ldrb	w10, [x8]
  40ae70:	subs	w10, w10, #0x30
  40ae74:	mov	w8, w10
  40ae78:	ubfx	x8, x8, #0, #32
  40ae7c:	cmp	x8, #0x44
  40ae80:	str	x8, [sp, #8]
  40ae84:	b.hi	40afc0 <sqrt@plt+0x91b0>  // b.pmore
  40ae88:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40ae8c:	add	x8, x8, #0x440
  40ae90:	ldr	x11, [sp, #8]
  40ae94:	ldrsw	x10, [x8, x11, lsl #2]
  40ae98:	add	x9, x8, x10
  40ae9c:	br	x9
  40aea0:	ldur	x0, [x29, #-24]
  40aea4:	mov	w1, #0xa                   	// #10
  40aea8:	bl	408b18 <sqrt@plt+0x6d08>
  40aeac:	b	40afd4 <sqrt@plt+0x91c4>
  40aeb0:	ldur	x0, [x29, #-24]
  40aeb4:	mov	w1, #0xa                   	// #10
  40aeb8:	bl	408b18 <sqrt@plt+0x6d08>
  40aebc:	b	40afd4 <sqrt@plt+0x91c4>
  40aec0:	ldur	x0, [x29, #-24]
  40aec4:	mov	w1, #0x9                   	// #9
  40aec8:	bl	408b18 <sqrt@plt+0x6d08>
  40aecc:	b	40afd4 <sqrt@plt+0x91c4>
  40aed0:	ldur	x0, [x29, #-24]
  40aed4:	mov	w1, #0x8                   	// #8
  40aed8:	bl	408b18 <sqrt@plt+0x6d08>
  40aedc:	b	40afd4 <sqrt@plt+0x91c4>
  40aee0:	ldur	x0, [x29, #-24]
  40aee4:	mov	w1, #0xc                   	// #12
  40aee8:	bl	408b18 <sqrt@plt+0x6d08>
  40aeec:	b	40afd4 <sqrt@plt+0x91c4>
  40aef0:	ldur	x8, [x29, #-16]
  40aef4:	ldr	x8, [x8]
  40aef8:	ldrb	w9, [x8]
  40aefc:	subs	w9, w9, #0x30
  40af00:	str	w9, [sp, #32]
  40af04:	ldur	x8, [x29, #-16]
  40af08:	ldr	x8, [x8]
  40af0c:	ldrb	w9, [x8, #1]
  40af10:	cmp	w9, #0x30
  40af14:	b.lt	40afbc <sqrt@plt+0x91ac>  // b.tstop
  40af18:	ldur	x8, [x29, #-16]
  40af1c:	ldr	x8, [x8]
  40af20:	ldrb	w9, [x8, #1]
  40af24:	cmp	w9, #0x37
  40af28:	b.gt	40afbc <sqrt@plt+0x91ac>
  40af2c:	ldur	x8, [x29, #-16]
  40af30:	ldr	x9, [x8]
  40af34:	add	x9, x9, #0x1
  40af38:	str	x9, [x8]
  40af3c:	ldr	w10, [sp, #32]
  40af40:	mov	w11, #0x8                   	// #8
  40af44:	mul	w10, w10, w11
  40af48:	ldur	x8, [x29, #-16]
  40af4c:	ldr	x8, [x8]
  40af50:	ldrb	w11, [x8]
  40af54:	subs	w11, w11, #0x30
  40af58:	add	w10, w10, w11
  40af5c:	str	w10, [sp, #32]
  40af60:	ldur	x8, [x29, #-16]
  40af64:	ldr	x8, [x8]
  40af68:	ldrb	w10, [x8, #1]
  40af6c:	cmp	w10, #0x30
  40af70:	b.lt	40afbc <sqrt@plt+0x91ac>  // b.tstop
  40af74:	ldur	x8, [x29, #-16]
  40af78:	ldr	x8, [x8]
  40af7c:	ldrb	w9, [x8, #1]
  40af80:	cmp	w9, #0x37
  40af84:	b.gt	40afbc <sqrt@plt+0x91ac>
  40af88:	ldur	x8, [x29, #-16]
  40af8c:	ldr	x9, [x8]
  40af90:	add	x9, x9, #0x1
  40af94:	str	x9, [x8]
  40af98:	ldr	w10, [sp, #32]
  40af9c:	mov	w11, #0x8                   	// #8
  40afa0:	mul	w10, w10, w11
  40afa4:	ldur	x8, [x29, #-16]
  40afa8:	ldr	x8, [x8]
  40afac:	ldrb	w11, [x8]
  40afb0:	subs	w11, w11, #0x30
  40afb4:	add	w10, w10, w11
  40afb8:	str	w10, [sp, #32]
  40afbc:	b	40afd4 <sqrt@plt+0x91c4>
  40afc0:	ldur	x8, [x29, #-16]
  40afc4:	ldr	x8, [x8]
  40afc8:	ldrb	w1, [x8]
  40afcc:	ldur	x0, [x29, #-24]
  40afd0:	bl	408b18 <sqrt@plt+0x6d08>
  40afd4:	b	40afec <sqrt@plt+0x91dc>
  40afd8:	ldur	x8, [x29, #-16]
  40afdc:	ldr	x8, [x8]
  40afe0:	ldrb	w1, [x8]
  40afe4:	ldur	x0, [x29, #-24]
  40afe8:	bl	408b18 <sqrt@plt+0x6d08>
  40afec:	ldur	x8, [x29, #-16]
  40aff0:	ldr	x9, [x8]
  40aff4:	add	x9, x9, #0x1
  40aff8:	str	x9, [x8]
  40affc:	b	40ad5c <sqrt@plt+0x8f4c>
  40b000:	mov	w8, #0x1                   	// #1
  40b004:	stur	w8, [x29, #-4]
  40b008:	ldur	w0, [x29, #-4]
  40b00c:	ldp	x29, x30, [sp, #64]
  40b010:	add	sp, sp, #0x50
  40b014:	ret
  40b018:	sub	sp, sp, #0x70
  40b01c:	stp	x29, x30, [sp, #96]
  40b020:	add	x29, sp, #0x60
  40b024:	sub	x8, x29, #0x28
  40b028:	stur	x0, [x29, #-16]
  40b02c:	stur	x1, [x29, #-24]
  40b030:	ldur	x0, [x29, #-16]
  40b034:	str	x0, [sp, #32]
  40b038:	mov	x0, x8
  40b03c:	str	x8, [sp, #24]
  40b040:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40b044:	ldur	x0, [x29, #-24]
  40b048:	ldr	x1, [sp, #24]
  40b04c:	bl	40ac24 <sqrt@plt+0x8e14>
  40b050:	str	w0, [sp, #20]
  40b054:	b	40b058 <sqrt@plt+0x9248>
  40b058:	ldr	w8, [sp, #20]
  40b05c:	cbnz	w8, 40b088 <sqrt@plt+0x9278>
  40b060:	mov	x8, xzr
  40b064:	stur	x8, [x29, #-8]
  40b068:	mov	w9, #0x1                   	// #1
  40b06c:	str	w9, [sp, #40]
  40b070:	b	40b0c0 <sqrt@plt+0x92b0>
  40b074:	str	x0, [sp, #48]
  40b078:	str	w1, [sp, #44]
  40b07c:	sub	x0, x29, #0x28
  40b080:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40b084:	b	40b0d8 <sqrt@plt+0x92c8>
  40b088:	ldr	x0, [sp, #32]
  40b08c:	mov	w8, wzr
  40b090:	mov	w1, w8
  40b094:	sub	x2, x29, #0x28
  40b098:	adrp	x3, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40b09c:	add	x3, x3, #0x4a8
  40b0a0:	mov	w4, w8
  40b0a4:	bl	4094b0 <sqrt@plt+0x76a0>
  40b0a8:	str	x0, [sp, #8]
  40b0ac:	b	40b0b0 <sqrt@plt+0x92a0>
  40b0b0:	ldr	x8, [sp, #8]
  40b0b4:	stur	x8, [x29, #-8]
  40b0b8:	mov	w9, #0x1                   	// #1
  40b0bc:	str	w9, [sp, #40]
  40b0c0:	sub	x0, x29, #0x28
  40b0c4:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40b0c8:	ldur	x0, [x29, #-8]
  40b0cc:	ldp	x29, x30, [sp, #96]
  40b0d0:	add	sp, sp, #0x70
  40b0d4:	ret
  40b0d8:	ldr	x0, [sp, #48]
  40b0dc:	bl	401d70 <_Unwind_Resume@plt>
  40b0e0:	sub	sp, sp, #0x90
  40b0e4:	stp	x29, x30, [sp, #128]
  40b0e8:	add	x29, sp, #0x80
  40b0ec:	sub	x8, x29, #0x28
  40b0f0:	stur	x0, [x29, #-16]
  40b0f4:	stur	x1, [x29, #-24]
  40b0f8:	ldur	x0, [x29, #-16]
  40b0fc:	str	x0, [sp, #40]
  40b100:	mov	x0, x8
  40b104:	str	x8, [sp, #32]
  40b108:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40b10c:	ldur	x0, [x29, #-24]
  40b110:	ldr	x1, [sp, #32]
  40b114:	bl	40ac24 <sqrt@plt+0x8e14>
  40b118:	str	w0, [sp, #28]
  40b11c:	b	40b120 <sqrt@plt+0x9310>
  40b120:	ldr	w8, [sp, #28]
  40b124:	cbnz	w8, 40b148 <sqrt@plt+0x9338>
  40b128:	mov	x8, xzr
  40b12c:	stur	x8, [x29, #-8]
  40b130:	mov	w9, #0x1                   	// #1
  40b134:	stur	w9, [x29, #-56]
  40b138:	b	40b200 <sqrt@plt+0x93f0>
  40b13c:	stur	x0, [x29, #-48]
  40b140:	stur	w1, [x29, #-52]
  40b144:	b	40b218 <sqrt@plt+0x9408>
  40b148:	add	x0, sp, #0x38
  40b14c:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40b150:	b	40b154 <sqrt@plt+0x9344>
  40b154:	ldur	x0, [x29, #-24]
  40b158:	add	x1, sp, #0x38
  40b15c:	bl	40ac24 <sqrt@plt+0x8e14>
  40b160:	str	w0, [sp, #24]
  40b164:	b	40b168 <sqrt@plt+0x9358>
  40b168:	ldr	w8, [sp, #24]
  40b16c:	cbnz	w8, 40b198 <sqrt@plt+0x9388>
  40b170:	mov	x8, xzr
  40b174:	stur	x8, [x29, #-8]
  40b178:	mov	w9, #0x1                   	// #1
  40b17c:	stur	w9, [x29, #-56]
  40b180:	b	40b1f8 <sqrt@plt+0x93e8>
  40b184:	stur	x0, [x29, #-48]
  40b188:	stur	w1, [x29, #-52]
  40b18c:	add	x0, sp, #0x38
  40b190:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40b194:	b	40b218 <sqrt@plt+0x9408>
  40b198:	ldur	x0, [x29, #-24]
  40b19c:	add	x1, sp, #0x34
  40b1a0:	bl	409380 <sqrt@plt+0x7570>
  40b1a4:	str	w0, [sp, #20]
  40b1a8:	b	40b1ac <sqrt@plt+0x939c>
  40b1ac:	ldr	w8, [sp, #20]
  40b1b0:	cbnz	w8, 40b1c8 <sqrt@plt+0x93b8>
  40b1b4:	mov	x8, xzr
  40b1b8:	stur	x8, [x29, #-8]
  40b1bc:	mov	w9, #0x1                   	// #1
  40b1c0:	stur	w9, [x29, #-56]
  40b1c4:	b	40b1f8 <sqrt@plt+0x93e8>
  40b1c8:	ldr	w4, [sp, #52]
  40b1cc:	ldr	x0, [sp, #40]
  40b1d0:	mov	w1, #0x2                   	// #2
  40b1d4:	sub	x2, x29, #0x28
  40b1d8:	add	x3, sp, #0x38
  40b1dc:	bl	4094b0 <sqrt@plt+0x76a0>
  40b1e0:	str	x0, [sp, #8]
  40b1e4:	b	40b1e8 <sqrt@plt+0x93d8>
  40b1e8:	ldr	x8, [sp, #8]
  40b1ec:	stur	x8, [x29, #-8]
  40b1f0:	mov	w9, #0x1                   	// #1
  40b1f4:	stur	w9, [x29, #-56]
  40b1f8:	add	x0, sp, #0x38
  40b1fc:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40b200:	sub	x0, x29, #0x28
  40b204:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40b208:	ldur	x0, [x29, #-8]
  40b20c:	ldp	x29, x30, [sp, #128]
  40b210:	add	sp, sp, #0x90
  40b214:	ret
  40b218:	sub	x0, x29, #0x28
  40b21c:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40b220:	ldur	x0, [x29, #-48]
  40b224:	bl	401d70 <_Unwind_Resume@plt>
  40b228:	sub	sp, sp, #0x90
  40b22c:	stp	x29, x30, [sp, #128]
  40b230:	add	x29, sp, #0x80
  40b234:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40b238:	add	x8, x8, #0x30
  40b23c:	stur	x0, [x29, #-16]
  40b240:	stur	x1, [x29, #-24]
  40b244:	ldur	x9, [x29, #-16]
  40b248:	str	x8, [sp, #48]
  40b24c:	str	x9, [sp, #40]
  40b250:	ldur	x8, [x29, #-24]
  40b254:	ldr	x8, [x8]
  40b258:	ldrb	w1, [x8]
  40b25c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40b260:	add	x0, x0, #0x3a1
  40b264:	bl	408ab8 <sqrt@plt+0x6ca8>
  40b268:	cbz	w0, 40b280 <sqrt@plt+0x9470>
  40b26c:	ldur	x8, [x29, #-24]
  40b270:	ldr	x9, [x8]
  40b274:	add	x9, x9, #0x1
  40b278:	str	x9, [x8]
  40b27c:	b	40b250 <sqrt@plt+0x9440>
  40b280:	ldur	x8, [x29, #-24]
  40b284:	ldr	x8, [x8]
  40b288:	stur	x8, [x29, #-32]
  40b28c:	ldur	x8, [x29, #-24]
  40b290:	ldr	x8, [x8]
  40b294:	ldrb	w9, [x8]
  40b298:	mov	w10, #0x0                   	// #0
  40b29c:	str	w10, [sp, #36]
  40b2a0:	cbz	w9, 40b2cc <sqrt@plt+0x94bc>
  40b2a4:	ldur	x8, [x29, #-24]
  40b2a8:	ldr	x8, [x8]
  40b2ac:	ldrb	w1, [x8]
  40b2b0:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40b2b4:	add	x0, x0, #0x3a1
  40b2b8:	bl	408ab8 <sqrt@plt+0x6ca8>
  40b2bc:	cmp	w0, #0x0
  40b2c0:	cset	w9, ne  // ne = any
  40b2c4:	eor	w9, w9, #0x1
  40b2c8:	str	w9, [sp, #36]
  40b2cc:	ldr	w8, [sp, #36]
  40b2d0:	tbnz	w8, #0, 40b2d8 <sqrt@plt+0x94c8>
  40b2d4:	b	40b2ec <sqrt@plt+0x94dc>
  40b2d8:	ldur	x8, [x29, #-24]
  40b2dc:	ldr	x9, [x8]
  40b2e0:	add	x9, x9, #0x1
  40b2e4:	str	x9, [x8]
  40b2e8:	b	40b28c <sqrt@plt+0x947c>
  40b2ec:	ldur	x8, [x29, #-32]
  40b2f0:	ldur	x9, [x29, #-24]
  40b2f4:	ldr	x9, [x9]
  40b2f8:	cmp	x8, x9
  40b2fc:	b.ne	40b324 <sqrt@plt+0x9514>  // b.any
  40b300:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40b304:	add	x0, x0, #0x6dd
  40b308:	ldr	x1, [sp, #48]
  40b30c:	ldr	x2, [sp, #48]
  40b310:	ldr	x3, [sp, #48]
  40b314:	bl	412650 <sqrt@plt+0x10840>
  40b318:	mov	x8, xzr
  40b31c:	stur	x8, [x29, #-8]
  40b320:	b	40b49c <sqrt@plt+0x968c>
  40b324:	stur	wzr, [x29, #-36]
  40b328:	ldur	w8, [x29, #-36]
  40b32c:	cmp	w8, #0x7
  40b330:	b.ge	40b3b8 <sqrt@plt+0x95a8>  // b.tcont
  40b334:	ldursw	x8, [x29, #-36]
  40b338:	mov	x9, #0x8                   	// #8
  40b33c:	mul	x8, x9, x8
  40b340:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40b344:	add	x9, x9, #0x430
  40b348:	add	x8, x9, x8
  40b34c:	ldr	x0, [x8]
  40b350:	bl	4019e0 <strlen@plt>
  40b354:	ldur	x8, [x29, #-24]
  40b358:	ldr	x8, [x8]
  40b35c:	ldur	x9, [x29, #-32]
  40b360:	subs	x8, x8, x9
  40b364:	cmp	x0, x8
  40b368:	b.ne	40b3a8 <sqrt@plt+0x9598>  // b.any
  40b36c:	ldursw	x8, [x29, #-36]
  40b370:	mov	x9, #0x8                   	// #8
  40b374:	mul	x8, x9, x8
  40b378:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40b37c:	add	x9, x9, #0x430
  40b380:	add	x8, x9, x8
  40b384:	ldr	x0, [x8]
  40b388:	ldur	x1, [x29, #-32]
  40b38c:	ldur	x8, [x29, #-24]
  40b390:	ldr	x8, [x8]
  40b394:	ldur	x9, [x29, #-32]
  40b398:	subs	x2, x8, x9
  40b39c:	bl	401da0 <strncasecmp@plt>
  40b3a0:	cbnz	w0, 40b3a8 <sqrt@plt+0x9598>
  40b3a4:	b	40b3b8 <sqrt@plt+0x95a8>
  40b3a8:	ldur	w8, [x29, #-36]
  40b3ac:	add	w8, w8, #0x1
  40b3b0:	stur	w8, [x29, #-36]
  40b3b4:	b	40b328 <sqrt@plt+0x9518>
  40b3b8:	ldur	w8, [x29, #-36]
  40b3bc:	cmp	w8, #0x7
  40b3c0:	b.lt	40b3e8 <sqrt@plt+0x95d8>  // b.tstop
  40b3c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40b3c8:	add	x0, x0, #0x6f3
  40b3cc:	ldr	x1, [sp, #48]
  40b3d0:	ldr	x2, [sp, #48]
  40b3d4:	ldr	x3, [sp, #48]
  40b3d8:	bl	412650 <sqrt@plt+0x10840>
  40b3dc:	mov	x8, xzr
  40b3e0:	stur	x8, [x29, #-8]
  40b3e4:	b	40b49c <sqrt@plt+0x968c>
  40b3e8:	ldur	w8, [x29, #-36]
  40b3ec:	cmp	w8, #0x2
  40b3f0:	b.ne	40b408 <sqrt@plt+0x95f8>  // b.any
  40b3f4:	ldur	x1, [x29, #-24]
  40b3f8:	ldr	x0, [sp, #40]
  40b3fc:	bl	40b0e0 <sqrt@plt+0x92d0>
  40b400:	stur	x0, [x29, #-8]
  40b404:	b	40b49c <sqrt@plt+0x968c>
  40b408:	sub	x8, x29, #0x38
  40b40c:	mov	x0, x8
  40b410:	str	x8, [sp, #24]
  40b414:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40b418:	ldur	x0, [x29, #-24]
  40b41c:	ldr	x1, [sp, #24]
  40b420:	bl	40ac24 <sqrt@plt+0x8e14>
  40b424:	str	w0, [sp, #20]
  40b428:	b	40b42c <sqrt@plt+0x961c>
  40b42c:	ldr	w8, [sp, #20]
  40b430:	cbnz	w8, 40b45c <sqrt@plt+0x964c>
  40b434:	mov	x8, xzr
  40b438:	stur	x8, [x29, #-8]
  40b43c:	mov	w9, #0x1                   	// #1
  40b440:	str	w9, [sp, #56]
  40b444:	b	40b494 <sqrt@plt+0x9684>
  40b448:	str	x0, [sp, #64]
  40b44c:	str	w1, [sp, #60]
  40b450:	sub	x0, x29, #0x38
  40b454:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40b458:	b	40b4ac <sqrt@plt+0x969c>
  40b45c:	ldur	w1, [x29, #-36]
  40b460:	ldr	x0, [sp, #40]
  40b464:	sub	x2, x29, #0x38
  40b468:	adrp	x3, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40b46c:	add	x3, x3, #0x4a8
  40b470:	mov	w8, wzr
  40b474:	mov	w4, w8
  40b478:	bl	4094b0 <sqrt@plt+0x76a0>
  40b47c:	str	x0, [sp, #8]
  40b480:	b	40b484 <sqrt@plt+0x9674>
  40b484:	ldr	x8, [sp, #8]
  40b488:	stur	x8, [x29, #-8]
  40b48c:	mov	w9, #0x1                   	// #1
  40b490:	str	w9, [sp, #56]
  40b494:	sub	x0, x29, #0x38
  40b498:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40b49c:	ldur	x0, [x29, #-8]
  40b4a0:	ldp	x29, x30, [sp, #128]
  40b4a4:	add	sp, sp, #0x90
  40b4a8:	ret
  40b4ac:	ldr	x0, [sp, #64]
  40b4b0:	bl	401d70 <_Unwind_Resume@plt>
  40b4b4:	sub	sp, sp, #0x40
  40b4b8:	stp	x29, x30, [sp, #48]
  40b4bc:	add	x29, sp, #0x30
  40b4c0:	sub	x8, x29, #0x10
  40b4c4:	stur	x0, [x29, #-8]
  40b4c8:	stur	x1, [x29, #-16]
  40b4cc:	stur	w2, [x29, #-20]
  40b4d0:	str	x3, [sp, #16]
  40b4d4:	str	x4, [sp, #8]
  40b4d8:	ldur	x0, [x29, #-8]
  40b4dc:	mov	x1, x8
  40b4e0:	bl	40b228 <sqrt@plt+0x9418>
  40b4e4:	str	x0, [sp]
  40b4e8:	ldr	x8, [sp]
  40b4ec:	cbz	x8, 40b500 <sqrt@plt+0x96f0>
  40b4f0:	ldr	x8, [sp]
  40b4f4:	ldr	w9, [x8, #32]
  40b4f8:	orr	w9, w9, #0x2
  40b4fc:	str	w9, [x8, #32]
  40b500:	mov	w0, #0x1                   	// #1
  40b504:	ldp	x29, x30, [sp, #48]
  40b508:	add	sp, sp, #0x40
  40b50c:	ret
  40b510:	sub	sp, sp, #0x50
  40b514:	stp	x29, x30, [sp, #64]
  40b518:	add	x29, sp, #0x40
  40b51c:	sub	x8, x29, #0x10
  40b520:	stur	x0, [x29, #-8]
  40b524:	stur	x1, [x29, #-16]
  40b528:	stur	w2, [x29, #-20]
  40b52c:	str	x3, [sp, #32]
  40b530:	str	x4, [sp, #24]
  40b534:	ldur	x9, [x29, #-8]
  40b538:	mov	x0, x9
  40b53c:	mov	x1, x8
  40b540:	str	x9, [sp, #8]
  40b544:	bl	40b228 <sqrt@plt+0x9418>
  40b548:	str	x0, [sp, #16]
  40b54c:	ldr	x8, [sp, #16]
  40b550:	cbz	x8, 40b5c4 <sqrt@plt+0x97b4>
  40b554:	ldr	x8, [sp, #16]
  40b558:	ldr	w9, [x8, #8]
  40b55c:	cbnz	w9, 40b5a8 <sqrt@plt+0x9798>
  40b560:	ldur	w8, [x29, #-20]
  40b564:	cmp	w8, #0x0
  40b568:	cset	w8, lt  // lt = tstop
  40b56c:	tbnz	w8, #0, 40b594 <sqrt@plt+0x9784>
  40b570:	ldr	x1, [sp, #16]
  40b574:	ldur	w8, [x29, #-20]
  40b578:	add	w2, w8, #0x1
  40b57c:	ldr	x3, [sp, #24]
  40b580:	ldr	x0, [sp, #8]
  40b584:	mov	w8, wzr
  40b588:	mov	w4, w8
  40b58c:	bl	409b90 <sqrt@plt+0x7d80>
  40b590:	b	40b5a4 <sqrt@plt+0x9794>
  40b594:	ldr	x8, [sp, #16]
  40b598:	ldr	w9, [x8, #32]
  40b59c:	orr	w9, w9, #0x4
  40b5a0:	str	w9, [x8, #32]
  40b5a4:	b	40b5c4 <sqrt@plt+0x97b4>
  40b5a8:	ldr	x1, [sp, #16]
  40b5ac:	ldur	w2, [x29, #-20]
  40b5b0:	ldr	x3, [sp, #24]
  40b5b4:	ldr	x0, [sp, #8]
  40b5b8:	mov	w8, wzr
  40b5bc:	mov	w4, w8
  40b5c0:	bl	409b90 <sqrt@plt+0x7d80>
  40b5c4:	mov	w8, wzr
  40b5c8:	mov	w0, w8
  40b5cc:	ldp	x29, x30, [sp, #64]
  40b5d0:	add	sp, sp, #0x50
  40b5d4:	ret
  40b5d8:	sub	sp, sp, #0x40
  40b5dc:	stp	x29, x30, [sp, #48]
  40b5e0:	add	x29, sp, #0x30
  40b5e4:	sub	x8, x29, #0x10
  40b5e8:	stur	x0, [x29, #-8]
  40b5ec:	stur	x1, [x29, #-16]
  40b5f0:	stur	w2, [x29, #-20]
  40b5f4:	str	x3, [sp, #16]
  40b5f8:	str	x4, [sp, #8]
  40b5fc:	ldur	x0, [x29, #-8]
  40b600:	mov	x1, x8
  40b604:	bl	40ab5c <sqrt@plt+0x8d4c>
  40b608:	str	x0, [sp]
  40b60c:	ldr	x8, [sp]
  40b610:	cbz	x8, 40b624 <sqrt@plt+0x9814>
  40b614:	ldr	x8, [sp]
  40b618:	ldr	w9, [x8, #32]
  40b61c:	orr	w9, w9, #0x2
  40b620:	str	w9, [x8, #32]
  40b624:	mov	w0, #0x1                   	// #1
  40b628:	ldp	x29, x30, [sp, #48]
  40b62c:	add	sp, sp, #0x40
  40b630:	ret
  40b634:	sub	sp, sp, #0x50
  40b638:	stp	x29, x30, [sp, #64]
  40b63c:	add	x29, sp, #0x40
  40b640:	sub	x8, x29, #0x10
  40b644:	stur	x0, [x29, #-8]
  40b648:	stur	x1, [x29, #-16]
  40b64c:	stur	w2, [x29, #-20]
  40b650:	str	x3, [sp, #32]
  40b654:	str	x4, [sp, #24]
  40b658:	ldur	x9, [x29, #-8]
  40b65c:	mov	x0, x9
  40b660:	mov	x1, x8
  40b664:	str	x9, [sp, #8]
  40b668:	bl	40ab5c <sqrt@plt+0x8d4c>
  40b66c:	str	x0, [sp, #16]
  40b670:	ldr	x8, [sp, #16]
  40b674:	cbz	x8, 40b690 <sqrt@plt+0x9880>
  40b678:	ldr	x1, [sp, #16]
  40b67c:	ldur	w2, [x29, #-20]
  40b680:	ldr	x3, [sp, #24]
  40b684:	ldr	x0, [sp, #8]
  40b688:	mov	w4, #0x1                   	// #1
  40b68c:	bl	409b90 <sqrt@plt+0x7d80>
  40b690:	mov	w8, wzr
  40b694:	mov	w0, w8
  40b698:	ldp	x29, x30, [sp, #64]
  40b69c:	add	sp, sp, #0x50
  40b6a0:	ret
  40b6a4:	sub	sp, sp, #0x40
  40b6a8:	stp	x29, x30, [sp, #48]
  40b6ac:	add	x29, sp, #0x30
  40b6b0:	sub	x8, x29, #0x10
  40b6b4:	stur	x0, [x29, #-8]
  40b6b8:	stur	x1, [x29, #-16]
  40b6bc:	stur	w2, [x29, #-20]
  40b6c0:	str	x3, [sp, #16]
  40b6c4:	str	x4, [sp, #8]
  40b6c8:	ldur	x0, [x29, #-8]
  40b6cc:	mov	x1, x8
  40b6d0:	bl	40b0e0 <sqrt@plt+0x92d0>
  40b6d4:	str	x0, [sp]
  40b6d8:	ldr	x8, [sp]
  40b6dc:	cbz	x8, 40b724 <sqrt@plt+0x9914>
  40b6e0:	ldr	x8, [sp]
  40b6e4:	ldr	w9, [x8, #32]
  40b6e8:	orr	w9, w9, #0x2
  40b6ec:	str	w9, [x8, #32]
  40b6f0:	ldr	x8, [sp, #8]
  40b6f4:	cbz	x8, 40b724 <sqrt@plt+0x9914>
  40b6f8:	ldr	x1, [sp, #8]
  40b6fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40b700:	add	x0, x0, #0x631
  40b704:	bl	401990 <fputs@plt>
  40b708:	ldr	x8, [sp]
  40b70c:	ldr	x1, [sp, #8]
  40b710:	mov	x0, x8
  40b714:	bl	408d50 <sqrt@plt+0x6f40>
  40b718:	ldr	x1, [sp, #8]
  40b71c:	mov	w0, #0xa                   	// #10
  40b720:	bl	401a20 <putc@plt>
  40b724:	mov	w8, wzr
  40b728:	mov	w0, w8
  40b72c:	ldp	x29, x30, [sp, #48]
  40b730:	add	sp, sp, #0x40
  40b734:	ret
  40b738:	sub	sp, sp, #0x50
  40b73c:	stp	x29, x30, [sp, #64]
  40b740:	add	x29, sp, #0x40
  40b744:	sub	x8, x29, #0x10
  40b748:	stur	x0, [x29, #-8]
  40b74c:	stur	x1, [x29, #-16]
  40b750:	stur	w2, [x29, #-20]
  40b754:	str	x3, [sp, #32]
  40b758:	str	x4, [sp, #24]
  40b75c:	ldur	x9, [x29, #-8]
  40b760:	mov	x0, x9
  40b764:	mov	x1, x8
  40b768:	str	x9, [sp, #8]
  40b76c:	bl	40b0e0 <sqrt@plt+0x92d0>
  40b770:	str	x0, [sp, #16]
  40b774:	ldr	x8, [sp, #16]
  40b778:	cbz	x8, 40b798 <sqrt@plt+0x9988>
  40b77c:	ldr	x1, [sp, #16]
  40b780:	ldur	w2, [x29, #-20]
  40b784:	ldr	x3, [sp, #24]
  40b788:	ldr	x0, [sp, #8]
  40b78c:	mov	w8, wzr
  40b790:	mov	w4, w8
  40b794:	bl	409b90 <sqrt@plt+0x7d80>
  40b798:	mov	w8, wzr
  40b79c:	mov	w0, w8
  40b7a0:	ldp	x29, x30, [sp, #64]
  40b7a4:	add	sp, sp, #0x50
  40b7a8:	ret
  40b7ac:	sub	sp, sp, #0x40
  40b7b0:	stp	x29, x30, [sp, #48]
  40b7b4:	add	x29, sp, #0x30
  40b7b8:	sub	x8, x29, #0x10
  40b7bc:	stur	x0, [x29, #-8]
  40b7c0:	stur	x1, [x29, #-16]
  40b7c4:	stur	w2, [x29, #-20]
  40b7c8:	str	x3, [sp, #16]
  40b7cc:	str	x4, [sp, #8]
  40b7d0:	ldur	x0, [x29, #-8]
  40b7d4:	mov	x1, x8
  40b7d8:	bl	40ab5c <sqrt@plt+0x8d4c>
  40b7dc:	str	x0, [sp]
  40b7e0:	ldr	x8, [sp]
  40b7e4:	cbz	x8, 40b82c <sqrt@plt+0x9a1c>
  40b7e8:	ldr	x8, [sp]
  40b7ec:	ldr	w9, [x8, #32]
  40b7f0:	orr	w9, w9, #0x2
  40b7f4:	str	w9, [x8, #32]
  40b7f8:	ldr	x8, [sp, #8]
  40b7fc:	cbz	x8, 40b82c <sqrt@plt+0x9a1c>
  40b800:	ldr	x1, [sp, #8]
  40b804:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40b808:	add	x0, x0, #0x631
  40b80c:	bl	401990 <fputs@plt>
  40b810:	ldr	x8, [sp]
  40b814:	ldr	x1, [sp, #8]
  40b818:	mov	x0, x8
  40b81c:	bl	408d50 <sqrt@plt+0x6f40>
  40b820:	ldr	x1, [sp, #8]
  40b824:	mov	w0, #0xa                   	// #10
  40b828:	bl	401a20 <putc@plt>
  40b82c:	mov	w8, wzr
  40b830:	mov	w0, w8
  40b834:	ldp	x29, x30, [sp, #48]
  40b838:	add	sp, sp, #0x40
  40b83c:	ret
  40b840:	sub	sp, sp, #0x50
  40b844:	stp	x29, x30, [sp, #64]
  40b848:	add	x29, sp, #0x40
  40b84c:	sub	x8, x29, #0x10
  40b850:	stur	x0, [x29, #-8]
  40b854:	stur	x1, [x29, #-16]
  40b858:	stur	w2, [x29, #-20]
  40b85c:	str	x3, [sp, #32]
  40b860:	str	x4, [sp, #24]
  40b864:	ldur	x9, [x29, #-8]
  40b868:	mov	x0, x9
  40b86c:	mov	x1, x8
  40b870:	str	x9, [sp, #8]
  40b874:	bl	40ab5c <sqrt@plt+0x8d4c>
  40b878:	str	x0, [sp, #16]
  40b87c:	ldr	x8, [sp, #16]
  40b880:	cbz	x8, 40b8a0 <sqrt@plt+0x9a90>
  40b884:	ldr	x1, [sp, #16]
  40b888:	ldur	w2, [x29, #-20]
  40b88c:	ldr	x3, [sp, #24]
  40b890:	ldr	x0, [sp, #8]
  40b894:	mov	w8, wzr
  40b898:	mov	w4, w8
  40b89c:	bl	409b90 <sqrt@plt+0x7d80>
  40b8a0:	mov	w8, wzr
  40b8a4:	mov	w0, w8
  40b8a8:	ldp	x29, x30, [sp, #64]
  40b8ac:	add	sp, sp, #0x50
  40b8b0:	ret
  40b8b4:	sub	sp, sp, #0x40
  40b8b8:	stp	x29, x30, [sp, #48]
  40b8bc:	add	x29, sp, #0x30
  40b8c0:	sub	x8, x29, #0x10
  40b8c4:	stur	x0, [x29, #-8]
  40b8c8:	stur	x1, [x29, #-16]
  40b8cc:	stur	w2, [x29, #-20]
  40b8d0:	str	x3, [sp, #16]
  40b8d4:	str	x4, [sp, #8]
  40b8d8:	ldur	x0, [x29, #-8]
  40b8dc:	mov	x1, x8
  40b8e0:	bl	40b018 <sqrt@plt+0x9208>
  40b8e4:	str	x0, [sp]
  40b8e8:	ldr	x8, [sp]
  40b8ec:	cbz	x8, 40b934 <sqrt@plt+0x9b24>
  40b8f0:	ldr	x8, [sp]
  40b8f4:	ldr	w9, [x8, #32]
  40b8f8:	orr	w9, w9, #0x2
  40b8fc:	str	w9, [x8, #32]
  40b900:	ldr	x8, [sp, #8]
  40b904:	cbz	x8, 40b934 <sqrt@plt+0x9b24>
  40b908:	ldr	x1, [sp, #8]
  40b90c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40b910:	add	x0, x0, #0x631
  40b914:	bl	401990 <fputs@plt>
  40b918:	ldr	x8, [sp]
  40b91c:	ldr	x1, [sp, #8]
  40b920:	mov	x0, x8
  40b924:	bl	408d50 <sqrt@plt+0x6f40>
  40b928:	ldr	x1, [sp, #8]
  40b92c:	mov	w0, #0xa                   	// #10
  40b930:	bl	401a20 <putc@plt>
  40b934:	mov	w8, wzr
  40b938:	mov	w0, w8
  40b93c:	ldp	x29, x30, [sp, #48]
  40b940:	add	sp, sp, #0x40
  40b944:	ret
  40b948:	sub	sp, sp, #0x50
  40b94c:	stp	x29, x30, [sp, #64]
  40b950:	add	x29, sp, #0x40
  40b954:	sub	x8, x29, #0x10
  40b958:	stur	x0, [x29, #-8]
  40b95c:	stur	x1, [x29, #-16]
  40b960:	stur	w2, [x29, #-20]
  40b964:	str	x3, [sp, #32]
  40b968:	str	x4, [sp, #24]
  40b96c:	ldur	x9, [x29, #-8]
  40b970:	mov	x0, x9
  40b974:	mov	x1, x8
  40b978:	str	x9, [sp, #8]
  40b97c:	bl	40b018 <sqrt@plt+0x9208>
  40b980:	str	x0, [sp, #16]
  40b984:	ldr	x8, [sp, #16]
  40b988:	cbz	x8, 40b9d0 <sqrt@plt+0x9bc0>
  40b98c:	ldur	w8, [x29, #-20]
  40b990:	cmp	w8, #0x0
  40b994:	cset	w8, lt  // lt = tstop
  40b998:	tbnz	w8, #0, 40b9c0 <sqrt@plt+0x9bb0>
  40b99c:	ldr	x1, [sp, #16]
  40b9a0:	ldur	w8, [x29, #-20]
  40b9a4:	add	w2, w8, #0x1
  40b9a8:	ldr	x3, [sp, #24]
  40b9ac:	ldr	x0, [sp, #8]
  40b9b0:	mov	w8, wzr
  40b9b4:	mov	w4, w8
  40b9b8:	bl	409b90 <sqrt@plt+0x7d80>
  40b9bc:	b	40b9d0 <sqrt@plt+0x9bc0>
  40b9c0:	ldr	x8, [sp, #16]
  40b9c4:	ldr	w9, [x8, #32]
  40b9c8:	orr	w9, w9, #0x4
  40b9cc:	str	w9, [x8, #32]
  40b9d0:	mov	w8, wzr
  40b9d4:	mov	w0, w8
  40b9d8:	ldp	x29, x30, [sp, #64]
  40b9dc:	add	sp, sp, #0x50
  40b9e0:	ret
  40b9e4:	sub	sp, sp, #0x40
  40b9e8:	stp	x29, x30, [sp, #48]
  40b9ec:	add	x29, sp, #0x30
  40b9f0:	stur	x0, [x29, #-8]
  40b9f4:	stur	x1, [x29, #-16]
  40b9f8:	stur	w2, [x29, #-20]
  40b9fc:	str	x3, [sp, #16]
  40ba00:	str	x4, [sp, #8]
  40ba04:	ldr	x8, [sp, #8]
  40ba08:	cbz	x8, 40ba1c <sqrt@plt+0x9c0c>
  40ba0c:	ldr	x1, [sp, #8]
  40ba10:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40ba14:	add	x0, x0, #0x643
  40ba18:	bl	401990 <fputs@plt>
  40ba1c:	mov	w8, wzr
  40ba20:	mov	w0, w8
  40ba24:	ldp	x29, x30, [sp, #48]
  40ba28:	add	sp, sp, #0x40
  40ba2c:	ret
  40ba30:	sub	sp, sp, #0x70
  40ba34:	stp	x29, x30, [sp, #96]
  40ba38:	add	x29, sp, #0x60
  40ba3c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40ba40:	add	x8, x8, #0x30
  40ba44:	add	x9, sp, #0x28
  40ba48:	stur	x0, [x29, #-8]
  40ba4c:	stur	x1, [x29, #-16]
  40ba50:	stur	w2, [x29, #-20]
  40ba54:	stur	x3, [x29, #-32]
  40ba58:	stur	x4, [x29, #-40]
  40ba5c:	mov	x0, x9
  40ba60:	str	x8, [sp, #16]
  40ba64:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40ba68:	ldur	x1, [x29, #-32]
  40ba6c:	add	x0, sp, #0x28
  40ba70:	bl	40bb08 <sqrt@plt+0x9cf8>
  40ba74:	str	w0, [sp, #12]
  40ba78:	b	40ba7c <sqrt@plt+0x9c6c>
  40ba7c:	ldr	w8, [sp, #12]
  40ba80:	cbnz	w8, 40bab8 <sqrt@plt+0x9ca8>
  40ba84:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40ba88:	add	x0, x0, #0x709
  40ba8c:	ldr	x1, [sp, #16]
  40ba90:	ldr	x2, [sp, #16]
  40ba94:	ldr	x3, [sp, #16]
  40ba98:	bl	412650 <sqrt@plt+0x10840>
  40ba9c:	b	40baa0 <sqrt@plt+0x9c90>
  40baa0:	b	40bae4 <sqrt@plt+0x9cd4>
  40baa4:	str	x0, [sp, #32]
  40baa8:	str	w1, [sp, #28]
  40baac:	add	x0, sp, #0x28
  40bab0:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40bab4:	b	40bb00 <sqrt@plt+0x9cf0>
  40bab8:	add	x0, sp, #0x28
  40babc:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  40bac0:	add	x1, x1, #0x728
  40bac4:	bl	40bc94 <sqrt@plt+0x9e84>
  40bac8:	str	x0, [sp]
  40bacc:	b	40bad0 <sqrt@plt+0x9cc0>
  40bad0:	ldr	x8, [sp]
  40bad4:	cmp	x8, #0x0
  40bad8:	cset	w9, ne  // ne = any
  40badc:	eor	w9, w9, #0x1
  40bae0:	tbnz	w9, #0, 40ba68 <sqrt@plt+0x9c58>
  40bae4:	add	x0, sp, #0x28
  40bae8:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40baec:	mov	w8, wzr
  40baf0:	mov	w0, w8
  40baf4:	ldp	x29, x30, [sp, #96]
  40baf8:	add	sp, sp, #0x70
  40bafc:	ret
  40bb00:	ldr	x0, [sp, #32]
  40bb04:	bl	401d70 <_Unwind_Resume@plt>
  40bb08:	sub	sp, sp, #0x50
  40bb0c:	stp	x29, x30, [sp, #64]
  40bb10:	add	x29, sp, #0x40
  40bb14:	mov	w8, #0xffffffff            	// #-1
  40bb18:	stur	x0, [x29, #-16]
  40bb1c:	stur	x1, [x29, #-24]
  40bb20:	ldur	x0, [x29, #-16]
  40bb24:	str	w8, [sp, #12]
  40bb28:	bl	41d2d8 <_ZdlPvm@@Base+0x1c44>
  40bb2c:	ldur	x0, [x29, #-24]
  40bb30:	bl	401ba0 <getc@plt>
  40bb34:	stur	w0, [x29, #-28]
  40bb38:	ldur	w8, [x29, #-28]
  40bb3c:	ldr	w9, [sp, #12]
  40bb40:	cmp	w8, w9
  40bb44:	b.ne	40bb50 <sqrt@plt+0x9d40>  // b.any
  40bb48:	stur	wzr, [x29, #-4]
  40bb4c:	b	40bc84 <sqrt@plt+0x9e74>
  40bb50:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40bb54:	add	x8, x8, #0x4c8
  40bb58:	ldr	w9, [x8]
  40bb5c:	add	w9, w9, #0x1
  40bb60:	str	w9, [x8]
  40bb64:	ldur	w8, [x29, #-28]
  40bb68:	mov	w9, #0x0                   	// #0
  40bb6c:	cmp	w8, #0xd
  40bb70:	str	w9, [sp, #8]
  40bb74:	b.eq	40bba0 <sqrt@plt+0x9d90>  // b.none
  40bb78:	ldur	w8, [x29, #-28]
  40bb7c:	mov	w9, #0x0                   	// #0
  40bb80:	cmp	w8, #0xa
  40bb84:	str	w9, [sp, #8]
  40bb88:	b.eq	40bba0 <sqrt@plt+0x9d90>  // b.none
  40bb8c:	ldur	w8, [x29, #-28]
  40bb90:	mov	w9, #0xffffffff            	// #-1
  40bb94:	cmp	w8, w9
  40bb98:	cset	w8, ne  // ne = any
  40bb9c:	str	w8, [sp, #8]
  40bba0:	ldr	w8, [sp, #8]
  40bba4:	tbnz	w8, #0, 40bbac <sqrt@plt+0x9d9c>
  40bba8:	b	40bc1c <sqrt@plt+0x9e0c>
  40bbac:	ldursw	x8, [x29, #-28]
  40bbb0:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40bbb4:	add	x9, x9, #0x310
  40bbb8:	add	x8, x9, x8
  40bbbc:	ldrb	w10, [x8]
  40bbc0:	cbnz	w10, 40bbf8 <sqrt@plt+0x9de8>
  40bbc4:	ldur	w1, [x29, #-28]
  40bbc8:	add	x8, sp, #0x10
  40bbcc:	mov	x0, x8
  40bbd0:	str	x8, [sp]
  40bbd4:	bl	4122e0 <sqrt@plt+0x104d0>
  40bbd8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40bbdc:	add	x0, x0, #0xaa0
  40bbe0:	ldr	x1, [sp]
  40bbe4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40bbe8:	add	x8, x8, #0x30
  40bbec:	mov	x2, x8
  40bbf0:	mov	x3, x8
  40bbf4:	bl	412650 <sqrt@plt+0x10840>
  40bbf8:	ldur	w8, [x29, #-28]
  40bbfc:	ldur	x0, [x29, #-16]
  40bc00:	mov	w1, w8
  40bc04:	bl	408b18 <sqrt@plt+0x6d08>
  40bc08:	ldur	x9, [x29, #-24]
  40bc0c:	mov	x0, x9
  40bc10:	bl	401ba0 <getc@plt>
  40bc14:	stur	w0, [x29, #-28]
  40bc18:	b	40bb64 <sqrt@plt+0x9d54>
  40bc1c:	ldur	x0, [x29, #-16]
  40bc20:	mov	w1, #0xa                   	// #10
  40bc24:	bl	408b18 <sqrt@plt+0x6d08>
  40bc28:	ldur	x8, [x29, #-16]
  40bc2c:	mov	x0, x8
  40bc30:	mov	w9, wzr
  40bc34:	mov	w1, w9
  40bc38:	bl	408b18 <sqrt@plt+0x6d08>
  40bc3c:	ldur	w9, [x29, #-28]
  40bc40:	cmp	w9, #0xd
  40bc44:	b.ne	40bc7c <sqrt@plt+0x9e6c>  // b.any
  40bc48:	ldur	x0, [x29, #-24]
  40bc4c:	bl	401ba0 <getc@plt>
  40bc50:	stur	w0, [x29, #-28]
  40bc54:	ldur	w8, [x29, #-28]
  40bc58:	mov	w9, #0xffffffff            	// #-1
  40bc5c:	cmp	w8, w9
  40bc60:	b.eq	40bc7c <sqrt@plt+0x9e6c>  // b.none
  40bc64:	ldur	w8, [x29, #-28]
  40bc68:	cmp	w8, #0xa
  40bc6c:	b.eq	40bc7c <sqrt@plt+0x9e6c>  // b.none
  40bc70:	ldur	w0, [x29, #-28]
  40bc74:	ldur	x1, [x29, #-24]
  40bc78:	bl	4019b0 <ungetc@plt>
  40bc7c:	mov	w8, #0x1                   	// #1
  40bc80:	stur	w8, [x29, #-4]
  40bc84:	ldur	w0, [x29, #-4]
  40bc88:	ldp	x29, x30, [sp, #64]
  40bc8c:	add	sp, sp, #0x50
  40bc90:	ret
  40bc94:	sub	sp, sp, #0x40
  40bc98:	stp	x29, x30, [sp, #48]
  40bc9c:	add	x29, sp, #0x30
  40bca0:	stur	x0, [x29, #-16]
  40bca4:	str	x1, [sp, #24]
  40bca8:	ldur	x0, [x29, #-16]
  40bcac:	bl	40c964 <sqrt@plt+0xab54>
  40bcb0:	mov	w1, w0
  40bcb4:	sxtw	x8, w1
  40bcb8:	ldr	x0, [sp, #24]
  40bcbc:	str	x8, [sp, #8]
  40bcc0:	bl	4019e0 <strlen@plt>
  40bcc4:	add	x8, x0, #0x3
  40bcc8:	ldr	x9, [sp, #8]
  40bccc:	cmp	x9, x8
  40bcd0:	b.cs	40bce0 <sqrt@plt+0x9ed0>  // b.hs, b.nlast
  40bcd4:	mov	x8, xzr
  40bcd8:	stur	x8, [x29, #-8]
  40bcdc:	b	40bdd0 <sqrt@plt+0x9fc0>
  40bce0:	ldur	x0, [x29, #-16]
  40bce4:	mov	w8, wzr
  40bce8:	mov	w1, w8
  40bcec:	bl	40c97c <sqrt@plt+0xab6c>
  40bcf0:	ldrb	w8, [x0]
  40bcf4:	cmp	w8, #0x25
  40bcf8:	b.ne	40bd14 <sqrt@plt+0x9f04>  // b.any
  40bcfc:	ldur	x0, [x29, #-16]
  40bd00:	mov	w1, #0x1                   	// #1
  40bd04:	bl	40c97c <sqrt@plt+0xab6c>
  40bd08:	ldrb	w8, [x0]
  40bd0c:	cmp	w8, #0x25
  40bd10:	b.eq	40bd20 <sqrt@plt+0x9f10>  // b.none
  40bd14:	mov	x8, xzr
  40bd18:	stur	x8, [x29, #-8]
  40bd1c:	b	40bdd0 <sqrt@plt+0x9fc0>
  40bd20:	ldur	x0, [x29, #-16]
  40bd24:	bl	408b80 <sqrt@plt+0x6d70>
  40bd28:	add	x8, x0, #0x2
  40bd2c:	str	x8, [sp, #16]
  40bd30:	ldr	x8, [sp, #24]
  40bd34:	ldrb	w9, [x8]
  40bd38:	cbz	w9, 40bd7c <sqrt@plt+0x9f6c>
  40bd3c:	ldr	x8, [sp, #16]
  40bd40:	ldrb	w9, [x8]
  40bd44:	ldr	x8, [sp, #24]
  40bd48:	ldrb	w10, [x8]
  40bd4c:	cmp	w9, w10
  40bd50:	b.eq	40bd60 <sqrt@plt+0x9f50>  // b.none
  40bd54:	mov	x8, xzr
  40bd58:	stur	x8, [x29, #-8]
  40bd5c:	b	40bdd0 <sqrt@plt+0x9fc0>
  40bd60:	ldr	x8, [sp, #24]
  40bd64:	add	x8, x8, #0x1
  40bd68:	str	x8, [sp, #24]
  40bd6c:	ldr	x8, [sp, #16]
  40bd70:	add	x8, x8, #0x1
  40bd74:	str	x8, [sp, #16]
  40bd78:	b	40bd30 <sqrt@plt+0x9f20>
  40bd7c:	ldr	x8, [sp, #24]
  40bd80:	ldurb	w9, [x8, #-1]
  40bd84:	cmp	w9, #0x3a
  40bd88:	b.ne	40bd98 <sqrt@plt+0x9f88>  // b.any
  40bd8c:	ldr	x8, [sp, #16]
  40bd90:	stur	x8, [x29, #-8]
  40bd94:	b	40bdd0 <sqrt@plt+0x9fc0>
  40bd98:	ldr	x8, [sp, #16]
  40bd9c:	ldrb	w9, [x8]
  40bda0:	cbz	w9, 40bdbc <sqrt@plt+0x9fac>
  40bda4:	ldr	x8, [sp, #16]
  40bda8:	ldrb	w1, [x8]
  40bdac:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40bdb0:	add	x0, x0, #0x3a1
  40bdb4:	bl	408ab8 <sqrt@plt+0x6ca8>
  40bdb8:	cbz	w0, 40bdc8 <sqrt@plt+0x9fb8>
  40bdbc:	ldr	x8, [sp, #16]
  40bdc0:	stur	x8, [x29, #-8]
  40bdc4:	b	40bdd0 <sqrt@plt+0x9fc0>
  40bdc8:	mov	x8, xzr
  40bdcc:	stur	x8, [x29, #-8]
  40bdd0:	ldur	x0, [x29, #-8]
  40bdd4:	ldp	x29, x30, [sp, #48]
  40bdd8:	add	sp, sp, #0x40
  40bddc:	ret
  40bde0:	sub	sp, sp, #0x40
  40bde4:	stp	x29, x30, [sp, #48]
  40bde8:	add	x29, sp, #0x30
  40bdec:	stur	x0, [x29, #-16]
  40bdf0:	str	x1, [sp, #24]
  40bdf4:	str	w2, [sp, #20]
  40bdf8:	ldur	x8, [x29, #-16]
  40bdfc:	ldr	x8, [x8]
  40be00:	ldrb	w1, [x8]
  40be04:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40be08:	add	x0, x0, #0x3a1
  40be0c:	bl	408ab8 <sqrt@plt+0x6ca8>
  40be10:	cbz	w0, 40be28 <sqrt@plt+0xa018>
  40be14:	ldur	x8, [x29, #-16]
  40be18:	ldr	x9, [x8]
  40be1c:	add	x9, x9, #0x1
  40be20:	str	x9, [x8]
  40be24:	b	40bdf8 <sqrt@plt+0x9fe8>
  40be28:	ldur	x8, [x29, #-16]
  40be2c:	ldr	x8, [x8]
  40be30:	ldrb	w9, [x8]
  40be34:	cbnz	w9, 40be44 <sqrt@plt+0xa034>
  40be38:	mov	w8, #0xffffffff            	// #-1
  40be3c:	stur	w8, [x29, #-4]
  40be40:	b	40bf48 <sqrt@plt+0xa138>
  40be44:	ldur	x8, [x29, #-16]
  40be48:	ldr	x8, [x8]
  40be4c:	str	x8, [sp, #8]
  40be50:	ldur	x8, [x29, #-16]
  40be54:	ldr	x9, [x8]
  40be58:	add	x9, x9, #0x1
  40be5c:	str	x9, [x8]
  40be60:	ldur	x8, [x29, #-16]
  40be64:	ldr	x8, [x8]
  40be68:	ldrb	w9, [x8]
  40be6c:	mov	w10, #0x0                   	// #0
  40be70:	str	w10, [sp]
  40be74:	cbz	w9, 40bea0 <sqrt@plt+0xa090>
  40be78:	ldur	x8, [x29, #-16]
  40be7c:	ldr	x8, [x8]
  40be80:	ldrb	w1, [x8]
  40be84:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40be88:	add	x0, x0, #0x3a1
  40be8c:	bl	408ab8 <sqrt@plt+0x6ca8>
  40be90:	cmp	w0, #0x0
  40be94:	cset	w9, ne  // ne = any
  40be98:	eor	w9, w9, #0x1
  40be9c:	str	w9, [sp]
  40bea0:	ldr	w8, [sp]
  40bea4:	tbnz	w8, #0, 40be50 <sqrt@plt+0xa040>
  40bea8:	str	wzr, [sp, #4]
  40beac:	ldr	w8, [sp, #4]
  40beb0:	ldr	w9, [sp, #20]
  40beb4:	cmp	w8, w9
  40beb8:	b.ge	40bf40 <sqrt@plt+0xa130>  // b.tcont
  40bebc:	ldr	x8, [sp, #24]
  40bec0:	ldrsw	x9, [sp, #4]
  40bec4:	mov	x10, #0x8                   	// #8
  40bec8:	mul	x9, x10, x9
  40becc:	add	x8, x8, x9
  40bed0:	ldr	x0, [x8]
  40bed4:	bl	4019e0 <strlen@plt>
  40bed8:	ldur	x8, [x29, #-16]
  40bedc:	ldr	x8, [x8]
  40bee0:	ldr	x9, [sp, #8]
  40bee4:	subs	x8, x8, x9
  40bee8:	cmp	x0, x8
  40beec:	b.ne	40bf30 <sqrt@plt+0xa120>  // b.any
  40bef0:	ldr	x8, [sp, #24]
  40bef4:	ldrsw	x9, [sp, #4]
  40bef8:	mov	x10, #0x8                   	// #8
  40befc:	mul	x9, x10, x9
  40bf00:	add	x8, x8, x9
  40bf04:	ldr	x0, [x8]
  40bf08:	ldr	x1, [sp, #8]
  40bf0c:	ldur	x8, [x29, #-16]
  40bf10:	ldr	x8, [x8]
  40bf14:	ldr	x9, [sp, #8]
  40bf18:	subs	x2, x8, x9
  40bf1c:	bl	401a60 <memcmp@plt>
  40bf20:	cbnz	w0, 40bf30 <sqrt@plt+0xa120>
  40bf24:	ldr	w8, [sp, #4]
  40bf28:	stur	w8, [x29, #-4]
  40bf2c:	b	40bf48 <sqrt@plt+0xa138>
  40bf30:	ldr	w8, [sp, #4]
  40bf34:	add	w8, w8, #0x1
  40bf38:	str	w8, [sp, #4]
  40bf3c:	b	40beac <sqrt@plt+0xa09c>
  40bf40:	mov	w8, #0xffffffff            	// #-1
  40bf44:	stur	w8, [x29, #-4]
  40bf48:	ldur	w0, [x29, #-4]
  40bf4c:	ldp	x29, x30, [sp, #48]
  40bf50:	add	sp, sp, #0x40
  40bf54:	ret
  40bf58:	sub	sp, sp, #0x30
  40bf5c:	stp	x29, x30, [sp, #32]
  40bf60:	add	x29, sp, #0x20
  40bf64:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40bf68:	add	x8, x8, #0x4c8
  40bf6c:	stur	x0, [x29, #-8]
  40bf70:	str	x1, [sp, #16]
  40bf74:	ldur	x0, [x29, #-8]
  40bf78:	str	x8, [sp]
  40bf7c:	bl	401ba0 <getc@plt>
  40bf80:	str	w0, [sp, #12]
  40bf84:	ldr	w9, [sp, #12]
  40bf88:	cmp	w9, #0xd
  40bf8c:	b.ne	40c004 <sqrt@plt+0xa1f4>  // b.any
  40bf90:	ldr	x8, [sp]
  40bf94:	ldr	w9, [x8]
  40bf98:	add	w9, w9, #0x1
  40bf9c:	str	w9, [x8]
  40bfa0:	ldr	x10, [sp, #16]
  40bfa4:	cbz	x10, 40bfb4 <sqrt@plt+0xa1a4>
  40bfa8:	ldr	w0, [sp, #12]
  40bfac:	ldr	x1, [sp, #16]
  40bfb0:	bl	401a20 <putc@plt>
  40bfb4:	ldur	x0, [x29, #-8]
  40bfb8:	bl	401ba0 <getc@plt>
  40bfbc:	str	w0, [sp, #8]
  40bfc0:	ldr	w8, [sp, #8]
  40bfc4:	cmp	w8, #0xa
  40bfc8:	b.eq	40bfec <sqrt@plt+0xa1dc>  // b.none
  40bfcc:	ldr	w8, [sp, #8]
  40bfd0:	mov	w9, #0xffffffff            	// #-1
  40bfd4:	cmp	w8, w9
  40bfd8:	b.eq	40bfe8 <sqrt@plt+0xa1d8>  // b.none
  40bfdc:	ldr	w0, [sp, #8]
  40bfe0:	ldur	x1, [x29, #-8]
  40bfe4:	bl	4019b0 <ungetc@plt>
  40bfe8:	b	40c000 <sqrt@plt+0xa1f0>
  40bfec:	ldr	x8, [sp, #16]
  40bff0:	cbz	x8, 40c000 <sqrt@plt+0xa1f0>
  40bff4:	ldr	w0, [sp, #8]
  40bff8:	ldr	x1, [sp, #16]
  40bffc:	bl	401a20 <putc@plt>
  40c000:	b	40c054 <sqrt@plt+0xa244>
  40c004:	ldr	w8, [sp, #12]
  40c008:	cmp	w8, #0xa
  40c00c:	b.ne	40c038 <sqrt@plt+0xa228>  // b.any
  40c010:	ldr	x8, [sp]
  40c014:	ldr	w9, [x8]
  40c018:	add	w9, w9, #0x1
  40c01c:	str	w9, [x8]
  40c020:	ldr	x10, [sp, #16]
  40c024:	cbz	x10, 40c034 <sqrt@plt+0xa224>
  40c028:	ldr	w0, [sp, #12]
  40c02c:	ldr	x1, [sp, #16]
  40c030:	bl	401a20 <putc@plt>
  40c034:	b	40c054 <sqrt@plt+0xa244>
  40c038:	ldr	w8, [sp, #12]
  40c03c:	mov	w9, #0xffffffff            	// #-1
  40c040:	cmp	w8, w9
  40c044:	b.eq	40c054 <sqrt@plt+0xa244>  // b.none
  40c048:	ldr	w0, [sp, #12]
  40c04c:	ldur	x1, [x29, #-8]
  40c050:	bl	4019b0 <ungetc@plt>
  40c054:	ldp	x29, x30, [sp, #32]
  40c058:	add	sp, sp, #0x30
  40c05c:	ret
  40c060:	sub	sp, sp, #0xd0
  40c064:	stp	x29, x30, [sp, #192]
  40c068:	add	x29, sp, #0xc0
  40c06c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40c070:	add	x8, x8, #0x3a1
  40c074:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40c078:	add	x9, x9, #0x4c8
  40c07c:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40c080:	add	x10, x10, #0x30
  40c084:	stur	x0, [x29, #-16]
  40c088:	stur	x1, [x29, #-24]
  40c08c:	stur	w2, [x29, #-28]
  40c090:	stur	x3, [x29, #-40]
  40c094:	stur	x4, [x29, #-48]
  40c098:	str	x8, [sp, #56]
  40c09c:	str	x9, [sp, #48]
  40c0a0:	str	x10, [sp, #40]
  40c0a4:	ldur	x8, [x29, #-24]
  40c0a8:	ldrb	w1, [x8]
  40c0ac:	ldr	x0, [sp, #56]
  40c0b0:	bl	408ab8 <sqrt@plt+0x6ca8>
  40c0b4:	cbz	w0, 40c0c8 <sqrt@plt+0xa2b8>
  40c0b8:	ldur	x8, [x29, #-24]
  40c0bc:	add	x8, x8, #0x1
  40c0c0:	stur	x8, [x29, #-24]
  40c0c4:	b	40c0a4 <sqrt@plt+0xa294>
  40c0c8:	sub	x0, x29, #0x18
  40c0cc:	ldur	x8, [x29, #-24]
  40c0d0:	stur	x8, [x29, #-56]
  40c0d4:	sub	x1, x29, #0x3c
  40c0d8:	bl	409380 <sqrt@plt+0x7570>
  40c0dc:	cbnz	w0, 40c0e8 <sqrt@plt+0xa2d8>
  40c0e0:	stur	wzr, [x29, #-4]
  40c0e4:	b	40c43c <sqrt@plt+0xa62c>
  40c0e8:	stur	wzr, [x29, #-64]
  40c0ec:	stur	wzr, [x29, #-68]
  40c0f0:	stur	wzr, [x29, #-72]
  40c0f4:	stur	wzr, [x29, #-76]
  40c0f8:	ldur	x8, [x29, #-24]
  40c0fc:	ldrb	w1, [x8]
  40c100:	ldr	x0, [sp, #56]
  40c104:	bl	408ab8 <sqrt@plt+0x6ca8>
  40c108:	cbz	w0, 40c11c <sqrt@plt+0xa30c>
  40c10c:	ldur	x8, [x29, #-24]
  40c110:	add	x8, x8, #0x1
  40c114:	stur	x8, [x29, #-24]
  40c118:	b	40c0f8 <sqrt@plt+0xa2e8>
  40c11c:	ldur	x8, [x29, #-24]
  40c120:	ldrb	w9, [x8]
  40c124:	cbz	w9, 40c1e8 <sqrt@plt+0xa3d8>
  40c128:	sub	x0, x29, #0x18
  40c12c:	adrp	x1, 436000 <_Znam@GLIBCXX_3.4>
  40c130:	add	x1, x1, #0x468
  40c134:	mov	w2, #0x3                   	// #3
  40c138:	bl	40bde0 <sqrt@plt+0x9fd0>
  40c13c:	stur	w0, [x29, #-68]
  40c140:	ldur	w8, [x29, #-68]
  40c144:	cmp	w8, #0x0
  40c148:	cset	w8, ge  // ge = tcont
  40c14c:	tbnz	w8, #0, 40c170 <sqrt@plt+0xa360>
  40c150:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c154:	add	x0, x0, #0x749
  40c158:	ldr	x1, [sp, #40]
  40c15c:	ldr	x2, [sp, #40]
  40c160:	ldr	x3, [sp, #40]
  40c164:	bl	412650 <sqrt@plt+0x10840>
  40c168:	stur	wzr, [x29, #-4]
  40c16c:	b	40c43c <sqrt@plt+0xa62c>
  40c170:	ldur	x8, [x29, #-24]
  40c174:	ldrb	w1, [x8]
  40c178:	ldr	x0, [sp, #56]
  40c17c:	bl	408ab8 <sqrt@plt+0x6ca8>
  40c180:	cbz	w0, 40c194 <sqrt@plt+0xa384>
  40c184:	ldur	x8, [x29, #-24]
  40c188:	add	x8, x8, #0x1
  40c18c:	stur	x8, [x29, #-24]
  40c190:	b	40c170 <sqrt@plt+0xa360>
  40c194:	ldur	x8, [x29, #-24]
  40c198:	ldrb	w9, [x8]
  40c19c:	cbz	w9, 40c1e8 <sqrt@plt+0xa3d8>
  40c1a0:	sub	x0, x29, #0x18
  40c1a4:	adrp	x1, 436000 <_Znam@GLIBCXX_3.4>
  40c1a8:	add	x1, x1, #0x480
  40c1ac:	mov	w2, #0x2                   	// #2
  40c1b0:	bl	40bde0 <sqrt@plt+0x9fd0>
  40c1b4:	stur	w0, [x29, #-76]
  40c1b8:	ldur	w8, [x29, #-76]
  40c1bc:	cmp	w8, #0x0
  40c1c0:	cset	w8, ge  // ge = tcont
  40c1c4:	tbnz	w8, #0, 40c1e8 <sqrt@plt+0xa3d8>
  40c1c8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c1cc:	add	x0, x0, #0x757
  40c1d0:	ldr	x1, [sp, #40]
  40c1d4:	ldr	x2, [sp, #40]
  40c1d8:	ldr	x3, [sp, #40]
  40c1dc:	bl	412650 <sqrt@plt+0x10840>
  40c1e0:	stur	wzr, [x29, #-4]
  40c1e4:	b	40c43c <sqrt@plt+0xa62c>
  40c1e8:	ldur	w8, [x29, #-68]
  40c1ec:	cbz	w8, 40c1fc <sqrt@plt+0xa3ec>
  40c1f0:	mov	w8, #0x1                   	// #1
  40c1f4:	stur	w8, [x29, #-4]
  40c1f8:	b	40c43c <sqrt@plt+0xa62c>
  40c1fc:	ldur	x8, [x29, #-48]
  40c200:	cbz	x8, 40c224 <sqrt@plt+0xa414>
  40c204:	ldur	x1, [x29, #-48]
  40c208:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c20c:	add	x0, x0, #0x773
  40c210:	bl	401990 <fputs@plt>
  40c214:	ldur	x8, [x29, #-56]
  40c218:	ldur	x1, [x29, #-48]
  40c21c:	mov	x0, x8
  40c220:	bl	401990 <fputs@plt>
  40c224:	ldur	w8, [x29, #-60]
  40c228:	cmp	w8, #0x0
  40c22c:	cset	w8, ls  // ls = plast
  40c230:	tbnz	w8, #0, 40c34c <sqrt@plt+0xa53c>
  40c234:	stur	wzr, [x29, #-80]
  40c238:	stur	wzr, [x29, #-84]
  40c23c:	ldur	x0, [x29, #-40]
  40c240:	bl	401ba0 <getc@plt>
  40c244:	stur	w0, [x29, #-88]
  40c248:	ldur	w8, [x29, #-88]
  40c24c:	mov	w9, #0xffffffff            	// #-1
  40c250:	cmp	w8, w9
  40c254:	b.ne	40c278 <sqrt@plt+0xa468>  // b.any
  40c258:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c25c:	add	x0, x0, #0x781
  40c260:	ldr	x1, [sp, #40]
  40c264:	ldr	x2, [sp, #40]
  40c268:	ldr	x3, [sp, #40]
  40c26c:	bl	412650 <sqrt@plt+0x10840>
  40c270:	stur	wzr, [x29, #-4]
  40c274:	b	40c43c <sqrt@plt+0xa62c>
  40c278:	ldur	x8, [x29, #-48]
  40c27c:	cbz	x8, 40c28c <sqrt@plt+0xa47c>
  40c280:	ldur	w0, [x29, #-88]
  40c284:	ldur	x1, [x29, #-48]
  40c288:	bl	401a20 <putc@plt>
  40c28c:	ldur	w8, [x29, #-80]
  40c290:	add	w8, w8, #0x1
  40c294:	stur	w8, [x29, #-80]
  40c298:	ldur	w8, [x29, #-88]
  40c29c:	cmp	w8, #0xd
  40c2a0:	b.ne	40c2f8 <sqrt@plt+0xa4e8>  // b.any
  40c2a4:	ldur	x0, [x29, #-40]
  40c2a8:	bl	401ba0 <getc@plt>
  40c2ac:	stur	w0, [x29, #-92]
  40c2b0:	ldur	w8, [x29, #-92]
  40c2b4:	cmp	w8, #0xa
  40c2b8:	b.eq	40c2d8 <sqrt@plt+0xa4c8>  // b.none
  40c2bc:	ldur	w8, [x29, #-84]
  40c2c0:	add	w8, w8, #0x1
  40c2c4:	stur	w8, [x29, #-84]
  40c2c8:	ldr	x9, [sp, #48]
  40c2cc:	ldr	w8, [x9]
  40c2d0:	add	w8, w8, #0x1
  40c2d4:	str	w8, [x9]
  40c2d8:	ldur	w8, [x29, #-92]
  40c2dc:	mov	w9, #0xffffffff            	// #-1
  40c2e0:	cmp	w8, w9
  40c2e4:	b.eq	40c2f4 <sqrt@plt+0xa4e4>  // b.none
  40c2e8:	ldur	w0, [x29, #-92]
  40c2ec:	ldur	x1, [x29, #-40]
  40c2f0:	bl	4019b0 <ungetc@plt>
  40c2f4:	b	40c320 <sqrt@plt+0xa510>
  40c2f8:	ldur	w8, [x29, #-88]
  40c2fc:	cmp	w8, #0xa
  40c300:	b.ne	40c320 <sqrt@plt+0xa510>  // b.any
  40c304:	ldur	w8, [x29, #-84]
  40c308:	add	w8, w8, #0x1
  40c30c:	stur	w8, [x29, #-84]
  40c310:	ldr	x9, [sp, #48]
  40c314:	ldr	w8, [x9]
  40c318:	add	w8, w8, #0x1
  40c31c:	str	w8, [x9]
  40c320:	ldur	w8, [x29, #-76]
  40c324:	cbnz	w8, 40c334 <sqrt@plt+0xa524>
  40c328:	ldur	w8, [x29, #-80]
  40c32c:	str	w8, [sp, #36]
  40c330:	b	40c33c <sqrt@plt+0xa52c>
  40c334:	ldur	w8, [x29, #-84]
  40c338:	str	w8, [sp, #36]
  40c33c:	ldr	w8, [sp, #36]
  40c340:	ldur	w9, [x29, #-60]
  40c344:	cmp	w8, w9
  40c348:	b.cc	40c23c <sqrt@plt+0xa42c>  // b.lo, b.ul, b.last
  40c34c:	ldur	x0, [x29, #-40]
  40c350:	ldur	x1, [x29, #-48]
  40c354:	bl	40bf58 <sqrt@plt+0xa148>
  40c358:	add	x8, sp, #0x50
  40c35c:	mov	x0, x8
  40c360:	str	x8, [sp, #24]
  40c364:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40c368:	ldur	x1, [x29, #-40]
  40c36c:	ldr	x0, [sp, #24]
  40c370:	bl	40bb08 <sqrt@plt+0x9cf8>
  40c374:	str	w0, [sp, #20]
  40c378:	b	40c37c <sqrt@plt+0xa56c>
  40c37c:	ldr	w8, [sp, #20]
  40c380:	cbnz	w8, 40c3c4 <sqrt@plt+0xa5b4>
  40c384:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c388:	add	x0, x0, #0x7a1
  40c38c:	ldr	x1, [sp, #40]
  40c390:	ldr	x2, [sp, #40]
  40c394:	ldr	x3, [sp, #40]
  40c398:	bl	412650 <sqrt@plt+0x10840>
  40c39c:	b	40c3a0 <sqrt@plt+0xa590>
  40c3a0:	stur	wzr, [x29, #-4]
  40c3a4:	mov	w8, #0x1                   	// #1
  40c3a8:	str	w8, [sp, #64]
  40c3ac:	b	40c434 <sqrt@plt+0xa624>
  40c3b0:	str	x0, [sp, #72]
  40c3b4:	str	w1, [sp, #68]
  40c3b8:	add	x0, sp, #0x50
  40c3bc:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40c3c0:	b	40c44c <sqrt@plt+0xa63c>
  40c3c4:	add	x0, sp, #0x50
  40c3c8:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  40c3cc:	add	x1, x1, #0x7ba
  40c3d0:	bl	40bc94 <sqrt@plt+0x9e84>
  40c3d4:	str	x0, [sp, #8]
  40c3d8:	b	40c3dc <sqrt@plt+0xa5cc>
  40c3dc:	ldr	x8, [sp, #8]
  40c3e0:	cbnz	x8, 40c400 <sqrt@plt+0xa5f0>
  40c3e4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c3e8:	add	x0, x0, #0x7c2
  40c3ec:	ldr	x1, [sp, #40]
  40c3f0:	ldr	x2, [sp, #40]
  40c3f4:	ldr	x3, [sp, #40]
  40c3f8:	bl	412650 <sqrt@plt+0x10840>
  40c3fc:	b	40c400 <sqrt@plt+0xa5f0>
  40c400:	ldur	x8, [x29, #-48]
  40c404:	cbz	x8, 40c428 <sqrt@plt+0xa618>
  40c408:	add	x0, sp, #0x50
  40c40c:	bl	408b80 <sqrt@plt+0x6d70>
  40c410:	str	x0, [sp]
  40c414:	b	40c418 <sqrt@plt+0xa608>
  40c418:	ldur	x1, [x29, #-48]
  40c41c:	ldr	x0, [sp]
  40c420:	bl	401990 <fputs@plt>
  40c424:	b	40c428 <sqrt@plt+0xa618>
  40c428:	stur	wzr, [x29, #-4]
  40c42c:	mov	w8, #0x1                   	// #1
  40c430:	str	w8, [sp, #64]
  40c434:	add	x0, sp, #0x50
  40c438:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40c43c:	ldur	w0, [x29, #-4]
  40c440:	ldp	x29, x30, [sp, #192]
  40c444:	add	sp, sp, #0xd0
  40c448:	ret
  40c44c:	ldr	x0, [sp, #72]
  40c450:	bl	401d70 <_Unwind_Resume@plt>
  40c454:	sub	sp, sp, #0xa0
  40c458:	stp	x29, x30, [sp, #144]
  40c45c:	add	x29, sp, #0x90
  40c460:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40c464:	add	x8, x8, #0x30
  40c468:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40c46c:	add	x9, x9, #0x4c8
  40c470:	stur	x0, [x29, #-16]
  40c474:	stur	x1, [x29, #-24]
  40c478:	stur	w2, [x29, #-28]
  40c47c:	stur	x3, [x29, #-40]
  40c480:	stur	x4, [x29, #-48]
  40c484:	ldur	x10, [x29, #-48]
  40c488:	str	x8, [sp, #40]
  40c48c:	str	x9, [sp, #32]
  40c490:	cbnz	x10, 40c49c <sqrt@plt+0xa68c>
  40c494:	stur	wzr, [x29, #-4]
  40c498:	b	40c6b8 <sqrt@plt+0xa8a8>
  40c49c:	sub	x0, x29, #0x18
  40c4a0:	sub	x1, x29, #0x34
  40c4a4:	bl	409380 <sqrt@plt+0x7570>
  40c4a8:	cbnz	w0, 40c4b4 <sqrt@plt+0xa6a4>
  40c4ac:	stur	wzr, [x29, #-4]
  40c4b0:	b	40c6b8 <sqrt@plt+0xa8a8>
  40c4b4:	ldur	x8, [x29, #-48]
  40c4b8:	cbz	x8, 40c4d0 <sqrt@plt+0xa6c0>
  40c4bc:	ldur	x0, [x29, #-48]
  40c4c0:	ldur	w2, [x29, #-52]
  40c4c4:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  40c4c8:	add	x1, x1, #0x7d7
  40c4cc:	bl	4019f0 <fprintf@plt>
  40c4d0:	ldur	w8, [x29, #-52]
  40c4d4:	cbz	w8, 40c5a8 <sqrt@plt+0xa798>
  40c4d8:	ldur	x0, [x29, #-40]
  40c4dc:	bl	401ba0 <getc@plt>
  40c4e0:	stur	w0, [x29, #-56]
  40c4e4:	ldur	w8, [x29, #-56]
  40c4e8:	mov	w9, #0xffffffff            	// #-1
  40c4ec:	cmp	w8, w9
  40c4f0:	b.ne	40c514 <sqrt@plt+0xa704>  // b.any
  40c4f4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c4f8:	add	x0, x0, #0x7f7
  40c4fc:	ldr	x1, [sp, #40]
  40c500:	ldr	x2, [sp, #40]
  40c504:	ldr	x3, [sp, #40]
  40c508:	bl	412650 <sqrt@plt+0x10840>
  40c50c:	stur	wzr, [x29, #-4]
  40c510:	b	40c6b8 <sqrt@plt+0xa8a8>
  40c514:	ldur	x8, [x29, #-48]
  40c518:	cbz	x8, 40c528 <sqrt@plt+0xa718>
  40c51c:	ldur	w0, [x29, #-56]
  40c520:	ldur	x1, [x29, #-48]
  40c524:	bl	401a20 <putc@plt>
  40c528:	ldur	w8, [x29, #-52]
  40c52c:	subs	w8, w8, #0x1
  40c530:	stur	w8, [x29, #-52]
  40c534:	ldur	w8, [x29, #-56]
  40c538:	cmp	w8, #0xd
  40c53c:	b.ne	40c588 <sqrt@plt+0xa778>  // b.any
  40c540:	ldur	x0, [x29, #-40]
  40c544:	bl	401ba0 <getc@plt>
  40c548:	stur	w0, [x29, #-60]
  40c54c:	ldur	w8, [x29, #-60]
  40c550:	cmp	w8, #0xa
  40c554:	b.eq	40c568 <sqrt@plt+0xa758>  // b.none
  40c558:	ldr	x8, [sp, #32]
  40c55c:	ldr	w9, [x8]
  40c560:	add	w9, w9, #0x1
  40c564:	str	w9, [x8]
  40c568:	ldur	w8, [x29, #-60]
  40c56c:	mov	w9, #0xffffffff            	// #-1
  40c570:	cmp	w8, w9
  40c574:	b.eq	40c584 <sqrt@plt+0xa774>  // b.none
  40c578:	ldur	w0, [x29, #-60]
  40c57c:	ldur	x1, [x29, #-40]
  40c580:	bl	4019b0 <ungetc@plt>
  40c584:	b	40c5a4 <sqrt@plt+0xa794>
  40c588:	ldur	w8, [x29, #-56]
  40c58c:	cmp	w8, #0xa
  40c590:	b.ne	40c5a4 <sqrt@plt+0xa794>  // b.any
  40c594:	ldr	x8, [sp, #32]
  40c598:	ldr	w9, [x8]
  40c59c:	add	w9, w9, #0x1
  40c5a0:	str	w9, [x8]
  40c5a4:	b	40c4d0 <sqrt@plt+0xa6c0>
  40c5a8:	ldur	x0, [x29, #-40]
  40c5ac:	ldur	x1, [x29, #-48]
  40c5b0:	bl	40bf58 <sqrt@plt+0xa148>
  40c5b4:	add	x8, sp, #0x40
  40c5b8:	mov	x0, x8
  40c5bc:	str	x8, [sp, #24]
  40c5c0:	bl	41c54c <_ZdlPvm@@Base+0xeb8>
  40c5c4:	ldur	x1, [x29, #-40]
  40c5c8:	ldr	x0, [sp, #24]
  40c5cc:	bl	40bb08 <sqrt@plt+0x9cf8>
  40c5d0:	str	w0, [sp, #20]
  40c5d4:	b	40c5d8 <sqrt@plt+0xa7c8>
  40c5d8:	ldr	w8, [sp, #20]
  40c5dc:	cbnz	w8, 40c620 <sqrt@plt+0xa810>
  40c5e0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c5e4:	add	x0, x0, #0x819
  40c5e8:	ldr	x1, [sp, #40]
  40c5ec:	ldr	x2, [sp, #40]
  40c5f0:	ldr	x3, [sp, #40]
  40c5f4:	bl	412650 <sqrt@plt+0x10840>
  40c5f8:	b	40c5fc <sqrt@plt+0xa7ec>
  40c5fc:	stur	wzr, [x29, #-4]
  40c600:	mov	w8, #0x1                   	// #1
  40c604:	str	w8, [sp, #48]
  40c608:	b	40c6b0 <sqrt@plt+0xa8a0>
  40c60c:	str	x0, [sp, #56]
  40c610:	str	w1, [sp, #52]
  40c614:	add	x0, sp, #0x40
  40c618:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40c61c:	b	40c6c8 <sqrt@plt+0xa8b8>
  40c620:	add	x0, sp, #0x40
  40c624:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  40c628:	add	x1, x1, #0x834
  40c62c:	bl	40bc94 <sqrt@plt+0x9e84>
  40c630:	str	x0, [sp, #8]
  40c634:	b	40c638 <sqrt@plt+0xa828>
  40c638:	ldr	x8, [sp, #8]
  40c63c:	cbnz	x8, 40c688 <sqrt@plt+0xa878>
  40c640:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c644:	add	x0, x0, #0x83e
  40c648:	ldr	x1, [sp, #40]
  40c64c:	ldr	x2, [sp, #40]
  40c650:	ldr	x3, [sp, #40]
  40c654:	bl	412650 <sqrt@plt+0x10840>
  40c658:	b	40c65c <sqrt@plt+0xa84c>
  40c65c:	ldur	x8, [x29, #-48]
  40c660:	cbz	x8, 40c684 <sqrt@plt+0xa874>
  40c664:	add	x0, sp, #0x40
  40c668:	bl	408b80 <sqrt@plt+0x6d70>
  40c66c:	str	x0, [sp]
  40c670:	b	40c674 <sqrt@plt+0xa864>
  40c674:	ldur	x1, [x29, #-48]
  40c678:	ldr	x0, [sp]
  40c67c:	bl	401990 <fputs@plt>
  40c680:	b	40c684 <sqrt@plt+0xa874>
  40c684:	b	40c6a4 <sqrt@plt+0xa894>
  40c688:	ldur	x8, [x29, #-48]
  40c68c:	cbz	x8, 40c6a4 <sqrt@plt+0xa894>
  40c690:	ldur	x1, [x29, #-48]
  40c694:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c698:	add	x0, x0, #0x855
  40c69c:	bl	401990 <fputs@plt>
  40c6a0:	b	40c6a4 <sqrt@plt+0xa894>
  40c6a4:	stur	wzr, [x29, #-4]
  40c6a8:	mov	w8, #0x1                   	// #1
  40c6ac:	str	w8, [sp, #48]
  40c6b0:	add	x0, sp, #0x40
  40c6b4:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40c6b8:	ldur	w0, [x29, #-4]
  40c6bc:	ldp	x29, x30, [sp, #144]
  40c6c0:	add	sp, sp, #0xa0
  40c6c4:	ret
  40c6c8:	ldr	x0, [sp, #56]
  40c6cc:	bl	401d70 <_Unwind_Resume@plt>
  40c6d0:	sub	sp, sp, #0x80
  40c6d4:	stp	x29, x30, [sp, #112]
  40c6d8:	add	x29, sp, #0x70
  40c6dc:	stur	x0, [x29, #-8]
  40c6e0:	stur	wzr, [x29, #-12]
  40c6e4:	ldur	x8, [x29, #-8]
  40c6e8:	ldrb	w1, [x8]
  40c6ec:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40c6f0:	add	x0, x0, #0x3a1
  40c6f4:	bl	408ab8 <sqrt@plt+0x6ca8>
  40c6f8:	cbz	w0, 40c70c <sqrt@plt+0xa8fc>
  40c6fc:	ldur	x8, [x29, #-8]
  40c700:	add	x8, x8, #0x1
  40c704:	stur	x8, [x29, #-8]
  40c708:	b	40c6e4 <sqrt@plt+0xa8d4>
  40c70c:	ldur	x8, [x29, #-8]
  40c710:	ldrb	w9, [x8]
  40c714:	cbnz	w9, 40c71c <sqrt@plt+0xa90c>
  40c718:	b	40c8c0 <sqrt@plt+0xaab0>
  40c71c:	ldur	x8, [x29, #-8]
  40c720:	stur	x8, [x29, #-24]
  40c724:	ldur	x8, [x29, #-8]
  40c728:	add	x8, x8, #0x1
  40c72c:	stur	x8, [x29, #-8]
  40c730:	ldur	x8, [x29, #-8]
  40c734:	ldrb	w9, [x8]
  40c738:	mov	w10, #0x0                   	// #0
  40c73c:	str	w10, [sp, #28]
  40c740:	cbz	w9, 40c768 <sqrt@plt+0xa958>
  40c744:	ldur	x8, [x29, #-8]
  40c748:	ldrb	w1, [x8]
  40c74c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40c750:	add	x0, x0, #0x3a1
  40c754:	bl	408ab8 <sqrt@plt+0x6ca8>
  40c758:	cmp	w0, #0x0
  40c75c:	cset	w9, ne  // ne = any
  40c760:	eor	w9, w9, #0x1
  40c764:	str	w9, [sp, #28]
  40c768:	ldr	w8, [sp, #28]
  40c76c:	tbnz	w8, #0, 40c724 <sqrt@plt+0xa914>
  40c770:	stur	wzr, [x29, #-28]
  40c774:	ldur	w8, [x29, #-28]
  40c778:	cmp	w8, #0x4
  40c77c:	b.ge	40c814 <sqrt@plt+0xaa04>  // b.tcont
  40c780:	ldursw	x8, [x29, #-28]
  40c784:	mov	x9, #0x8                   	// #8
  40c788:	mul	x8, x9, x8
  40c78c:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40c790:	add	x9, x9, #0x410
  40c794:	add	x8, x9, x8
  40c798:	ldr	x0, [x8]
  40c79c:	bl	4019e0 <strlen@plt>
  40c7a0:	ldur	x8, [x29, #-8]
  40c7a4:	ldur	x9, [x29, #-24]
  40c7a8:	subs	x8, x8, x9
  40c7ac:	cmp	x0, x8
  40c7b0:	b.ne	40c804 <sqrt@plt+0xa9f4>  // b.any
  40c7b4:	ldursw	x8, [x29, #-28]
  40c7b8:	mov	x9, #0x8                   	// #8
  40c7bc:	mul	x8, x9, x8
  40c7c0:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40c7c4:	add	x9, x9, #0x410
  40c7c8:	add	x8, x9, x8
  40c7cc:	ldr	x0, [x8]
  40c7d0:	ldur	x1, [x29, #-24]
  40c7d4:	ldur	x8, [x29, #-8]
  40c7d8:	ldur	x9, [x29, #-24]
  40c7dc:	subs	x2, x8, x9
  40c7e0:	bl	401a60 <memcmp@plt>
  40c7e4:	cbnz	w0, 40c804 <sqrt@plt+0xa9f4>
  40c7e8:	ldur	w8, [x29, #-28]
  40c7ec:	mov	w9, #0x1                   	// #1
  40c7f0:	lsl	w8, w9, w8
  40c7f4:	ldur	w9, [x29, #-12]
  40c7f8:	orr	w8, w9, w8
  40c7fc:	stur	w8, [x29, #-12]
  40c800:	b	40c814 <sqrt@plt+0xaa04>
  40c804:	ldur	w8, [x29, #-28]
  40c808:	add	w8, w8, #0x1
  40c80c:	stur	w8, [x29, #-28]
  40c810:	b	40c774 <sqrt@plt+0xa964>
  40c814:	ldur	w8, [x29, #-28]
  40c818:	cmp	w8, #0x4
  40c81c:	b.lt	40c8bc <sqrt@plt+0xaaac>  // b.tstop
  40c820:	ldur	x1, [x29, #-24]
  40c824:	ldur	x8, [x29, #-8]
  40c828:	ldur	x9, [x29, #-24]
  40c82c:	subs	x8, x8, x9
  40c830:	sub	x9, x29, #0x30
  40c834:	mov	x0, x9
  40c838:	mov	w2, w8
  40c83c:	str	x9, [sp, #16]
  40c840:	bl	41c570 <_ZdlPvm@@Base+0xedc>
  40c844:	ldr	x0, [sp, #16]
  40c848:	mov	w8, wzr
  40c84c:	mov	w1, w8
  40c850:	bl	408b18 <sqrt@plt+0x6d08>
  40c854:	b	40c858 <sqrt@plt+0xaa48>
  40c858:	sub	x0, x29, #0x30
  40c85c:	bl	408b80 <sqrt@plt+0x6d70>
  40c860:	str	x0, [sp, #8]
  40c864:	b	40c868 <sqrt@plt+0xaa58>
  40c868:	add	x0, sp, #0x20
  40c86c:	ldr	x1, [sp, #8]
  40c870:	bl	412278 <sqrt@plt+0x10468>
  40c874:	b	40c878 <sqrt@plt+0xaa68>
  40c878:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40c87c:	add	x0, x0, #0xadc
  40c880:	add	x1, sp, #0x20
  40c884:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40c888:	add	x8, x8, #0x30
  40c88c:	mov	x2, x8
  40c890:	mov	x3, x8
  40c894:	bl	412650 <sqrt@plt+0x10840>
  40c898:	b	40c89c <sqrt@plt+0xaa8c>
  40c89c:	sub	x0, x29, #0x30
  40c8a0:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40c8a4:	b	40c8bc <sqrt@plt+0xaaac>
  40c8a8:	str	x0, [sp, #56]
  40c8ac:	str	w1, [sp, #52]
  40c8b0:	sub	x0, x29, #0x30
  40c8b4:	bl	41c7a4 <_ZdlPvm@@Base+0x1110>
  40c8b8:	b	40c8d0 <sqrt@plt+0xaac0>
  40c8bc:	b	40c6e4 <sqrt@plt+0xa8d4>
  40c8c0:	ldur	w0, [x29, #-12]
  40c8c4:	ldp	x29, x30, [sp, #112]
  40c8c8:	add	sp, sp, #0x80
  40c8cc:	ret
  40c8d0:	ldr	x0, [sp, #56]
  40c8d4:	bl	401d70 <_Unwind_Resume@plt>
  40c8d8:	sub	sp, sp, #0x30
  40c8dc:	stp	x29, x30, [sp, #32]
  40c8e0:	add	x29, sp, #0x20
  40c8e4:	stur	x0, [x29, #-8]
  40c8e8:	str	x1, [sp, #16]
  40c8ec:	ldur	x8, [x29, #-8]
  40c8f0:	ldr	w9, [x8, #8]
  40c8f4:	ldr	x8, [sp, #16]
  40c8f8:	ldr	w10, [x8, #8]
  40c8fc:	mov	w11, #0x0                   	// #0
  40c900:	cmp	w9, w10
  40c904:	str	w11, [sp, #12]
  40c908:	b.ne	40c950 <sqrt@plt+0xab40>  // b.any
  40c90c:	ldur	x8, [x29, #-8]
  40c910:	ldr	w9, [x8, #8]
  40c914:	mov	w10, #0x1                   	// #1
  40c918:	str	w10, [sp, #8]
  40c91c:	cbz	w9, 40c948 <sqrt@plt+0xab38>
  40c920:	ldur	x8, [x29, #-8]
  40c924:	ldr	x0, [x8]
  40c928:	ldr	x8, [sp, #16]
  40c92c:	ldr	x1, [x8]
  40c930:	ldur	x8, [x29, #-8]
  40c934:	ldrsw	x2, [x8, #8]
  40c938:	bl	401a60 <memcmp@plt>
  40c93c:	cmp	w0, #0x0
  40c940:	cset	w9, eq  // eq = none
  40c944:	str	w9, [sp, #8]
  40c948:	ldr	w8, [sp, #8]
  40c94c:	str	w8, [sp, #12]
  40c950:	ldr	w8, [sp, #12]
  40c954:	and	w0, w8, #0x1
  40c958:	ldp	x29, x30, [sp, #32]
  40c95c:	add	sp, sp, #0x30
  40c960:	ret
  40c964:	sub	sp, sp, #0x10
  40c968:	str	x0, [sp, #8]
  40c96c:	ldr	x8, [sp, #8]
  40c970:	ldr	w0, [x8, #8]
  40c974:	add	sp, sp, #0x10
  40c978:	ret
  40c97c:	sub	sp, sp, #0x30
  40c980:	stp	x29, x30, [sp, #32]
  40c984:	add	x29, sp, #0x20
  40c988:	stur	x0, [x29, #-8]
  40c98c:	stur	w1, [x29, #-12]
  40c990:	ldur	x8, [x29, #-8]
  40c994:	ldur	w9, [x29, #-12]
  40c998:	cmp	w9, #0x0
  40c99c:	cset	w9, lt  // lt = tstop
  40c9a0:	mov	w10, #0x0                   	// #0
  40c9a4:	str	x8, [sp, #8]
  40c9a8:	str	w10, [sp, #4]
  40c9ac:	tbnz	w9, #0, 40c9c8 <sqrt@plt+0xabb8>
  40c9b0:	ldur	w8, [x29, #-12]
  40c9b4:	ldr	x9, [sp, #8]
  40c9b8:	ldr	w10, [x9, #8]
  40c9bc:	cmp	w8, w10
  40c9c0:	cset	w8, lt  // lt = tstop
  40c9c4:	str	w8, [sp, #4]
  40c9c8:	ldr	w8, [sp, #4]
  40c9cc:	and	w0, w8, #0x1
  40c9d0:	mov	w1, #0x62                  	// #98
  40c9d4:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x396c>
  40c9d8:	add	x2, x2, #0xac0
  40c9dc:	bl	408a60 <sqrt@plt+0x6c50>
  40c9e0:	ldr	x9, [sp, #8]
  40c9e4:	ldr	x10, [x9]
  40c9e8:	ldursw	x11, [x29, #-12]
  40c9ec:	add	x0, x10, x11
  40c9f0:	ldp	x29, x30, [sp, #32]
  40c9f4:	add	sp, sp, #0x30
  40c9f8:	ret
  40c9fc:	sub	sp, sp, #0x20
  40ca00:	stp	x29, x30, [sp, #16]
  40ca04:	add	x29, sp, #0x10
  40ca08:	mov	x8, #0x4                   	// #4
  40ca0c:	mov	x9, #0xffffffffffffffff    	// #-1
  40ca10:	str	x0, [sp, #8]
  40ca14:	ldr	x10, [sp, #8]
  40ca18:	str	x8, [x10]
  40ca1c:	ldr	x11, [x10]
  40ca20:	mul	x12, x11, x8
  40ca24:	umulh	x8, x11, x8
  40ca28:	cmp	x8, #0x0
  40ca2c:	csel	x0, x9, x12, ne  // ne = any
  40ca30:	str	x10, [sp]
  40ca34:	bl	401980 <_Znam@plt>
  40ca38:	ldr	x8, [sp]
  40ca3c:	str	x0, [x8, #16]
  40ca40:	str	xzr, [x8, #8]
  40ca44:	ldp	x29, x30, [sp, #16]
  40ca48:	add	sp, sp, #0x20
  40ca4c:	ret
  40ca50:	sub	sp, sp, #0x30
  40ca54:	stp	x29, x30, [sp, #32]
  40ca58:	add	x29, sp, #0x20
  40ca5c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40ca60:	add	x8, x8, #0x30
  40ca64:	stur	x0, [x29, #-8]
  40ca68:	str	x1, [sp, #16]
  40ca6c:	ldur	x9, [x29, #-8]
  40ca70:	ldr	x10, [sp, #16]
  40ca74:	cmp	x10, #0x0
  40ca78:	cset	w11, hi  // hi = pmore
  40ca7c:	str	x8, [sp, #8]
  40ca80:	str	x9, [sp]
  40ca84:	tbnz	w11, #0, 40caa0 <sqrt@plt+0xac90>
  40ca88:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40ca8c:	add	x0, x0, #0xfd8
  40ca90:	ldr	x1, [sp, #8]
  40ca94:	ldr	x2, [sp, #8]
  40ca98:	ldr	x3, [sp, #8]
  40ca9c:	bl	412740 <sqrt@plt+0x10930>
  40caa0:	ldr	x8, [sp, #16]
  40caa4:	ldr	x9, [sp]
  40caa8:	str	x8, [x9]
  40caac:	ldr	x8, [x9]
  40cab0:	mov	x10, #0x4                   	// #4
  40cab4:	mul	x11, x8, x10
  40cab8:	umulh	x8, x8, x10
  40cabc:	mov	x10, #0xffffffffffffffff    	// #-1
  40cac0:	cmp	x8, #0x0
  40cac4:	csel	x0, x10, x11, ne  // ne = any
  40cac8:	bl	401980 <_Znam@plt>
  40cacc:	ldr	x8, [sp]
  40cad0:	str	x0, [x8, #16]
  40cad4:	str	xzr, [x8, #8]
  40cad8:	ldp	x29, x30, [sp, #32]
  40cadc:	add	sp, sp, #0x30
  40cae0:	ret
  40cae4:	sub	sp, sp, #0x20
  40cae8:	stp	x29, x30, [sp, #16]
  40caec:	add	x29, sp, #0x10
  40caf0:	str	x0, [sp, #8]
  40caf4:	ldr	x8, [sp, #8]
  40caf8:	ldr	x8, [x8, #16]
  40cafc:	str	x8, [sp]
  40cb00:	cbz	x8, 40cb0c <sqrt@plt+0xacfc>
  40cb04:	ldr	x0, [sp]
  40cb08:	bl	401c60 <_ZdaPv@plt>
  40cb0c:	ldp	x29, x30, [sp, #16]
  40cb10:	add	sp, sp, #0x20
  40cb14:	ret
  40cb18:	sub	sp, sp, #0x40
  40cb1c:	stp	x29, x30, [sp, #48]
  40cb20:	add	x29, sp, #0x30
  40cb24:	stur	x0, [x29, #-8]
  40cb28:	stur	w1, [x29, #-12]
  40cb2c:	ldur	x8, [x29, #-8]
  40cb30:	ldr	x9, [x8, #8]
  40cb34:	ldr	x10, [x8]
  40cb38:	cmp	x9, x10
  40cb3c:	str	x8, [sp, #8]
  40cb40:	b.cc	40cbe0 <sqrt@plt+0xadd0>  // b.lo, b.ul, b.last
  40cb44:	ldr	x8, [sp, #8]
  40cb48:	ldr	x9, [x8, #16]
  40cb4c:	str	x9, [sp, #24]
  40cb50:	ldr	x9, [x8]
  40cb54:	mov	x10, #0x2                   	// #2
  40cb58:	mul	x9, x9, x10
  40cb5c:	str	x9, [x8]
  40cb60:	ldr	x9, [x8]
  40cb64:	mov	x10, #0x4                   	// #4
  40cb68:	mul	x11, x9, x10
  40cb6c:	umulh	x9, x9, x10
  40cb70:	mov	x10, #0xffffffffffffffff    	// #-1
  40cb74:	cmp	x9, #0x0
  40cb78:	csel	x0, x10, x11, ne  // ne = any
  40cb7c:	bl	401980 <_Znam@plt>
  40cb80:	ldr	x8, [sp, #8]
  40cb84:	str	x0, [x8, #16]
  40cb88:	str	xzr, [sp, #16]
  40cb8c:	ldr	x8, [sp, #16]
  40cb90:	ldr	x9, [sp, #8]
  40cb94:	ldr	x10, [x9, #8]
  40cb98:	cmp	x8, x10
  40cb9c:	b.cs	40cbcc <sqrt@plt+0xadbc>  // b.hs, b.nlast
  40cba0:	ldr	x8, [sp, #24]
  40cba4:	ldr	x9, [sp, #16]
  40cba8:	ldr	w10, [x8, x9, lsl #2]
  40cbac:	ldr	x8, [sp, #8]
  40cbb0:	ldr	x9, [x8, #16]
  40cbb4:	ldr	x11, [sp, #16]
  40cbb8:	str	w10, [x9, x11, lsl #2]
  40cbbc:	ldr	x8, [sp, #16]
  40cbc0:	add	x8, x8, #0x1
  40cbc4:	str	x8, [sp, #16]
  40cbc8:	b	40cb8c <sqrt@plt+0xad7c>
  40cbcc:	ldr	x8, [sp, #24]
  40cbd0:	str	x8, [sp]
  40cbd4:	cbz	x8, 40cbe0 <sqrt@plt+0xadd0>
  40cbd8:	ldr	x0, [sp]
  40cbdc:	bl	401c60 <_ZdaPv@plt>
  40cbe0:	ldur	w8, [x29, #-12]
  40cbe4:	ldr	x9, [sp, #8]
  40cbe8:	ldr	x10, [x9, #16]
  40cbec:	ldr	x11, [x9, #8]
  40cbf0:	str	w8, [x10, x11, lsl #2]
  40cbf4:	ldr	x10, [x9, #8]
  40cbf8:	add	x10, x10, #0x1
  40cbfc:	str	x10, [x9, #8]
  40cc00:	ldp	x29, x30, [sp, #48]
  40cc04:	add	sp, sp, #0x40
  40cc08:	ret
  40cc0c:	sub	sp, sp, #0x60
  40cc10:	stp	x29, x30, [sp, #80]
  40cc14:	add	x29, sp, #0x50
  40cc18:	mov	x8, #0x80                  	// #128
  40cc1c:	mov	x9, #0x4                   	// #4
  40cc20:	mov	x10, #0xffffffffffffffff    	// #-1
  40cc24:	stur	x0, [x29, #-8]
  40cc28:	ldur	x11, [x29, #-8]
  40cc2c:	str	xzr, [x11, #8]
  40cc30:	str	x8, [x11]
  40cc34:	ldr	x8, [x11]
  40cc38:	mul	x12, x8, x9
  40cc3c:	umulh	x9, x8, x9
  40cc40:	cmp	x9, #0x0
  40cc44:	csel	x0, x10, x12, ne  // ne = any
  40cc48:	stur	x11, [x29, #-32]
  40cc4c:	str	x8, [sp, #40]
  40cc50:	bl	401980 <_Znam@plt>
  40cc54:	ldr	x8, [sp, #40]
  40cc58:	str	x0, [sp, #32]
  40cc5c:	cbz	x8, 40cca8 <sqrt@plt+0xae98>
  40cc60:	mov	x8, #0x4                   	// #4
  40cc64:	ldr	x9, [sp, #40]
  40cc68:	mul	x8, x8, x9
  40cc6c:	ldr	x10, [sp, #32]
  40cc70:	add	x8, x10, x8
  40cc74:	str	x8, [sp, #24]
  40cc78:	str	x10, [sp, #16]
  40cc7c:	ldr	x8, [sp, #16]
  40cc80:	mov	x0, x8
  40cc84:	str	x8, [sp, #8]
  40cc88:	bl	40f9b8 <sqrt@plt+0xdba8>
  40cc8c:	b	40cc90 <sqrt@plt+0xae80>
  40cc90:	ldr	x8, [sp, #8]
  40cc94:	add	x9, x8, #0x4
  40cc98:	ldr	x10, [sp, #24]
  40cc9c:	cmp	x9, x10
  40cca0:	str	x9, [sp, #16]
  40cca4:	b.ne	40cc7c <sqrt@plt+0xae6c>  // b.any
  40cca8:	ldr	x8, [sp, #32]
  40ccac:	ldur	x9, [x29, #-32]
  40ccb0:	str	x8, [x9, #16]
  40ccb4:	ldp	x29, x30, [sp, #80]
  40ccb8:	add	sp, sp, #0x60
  40ccbc:	ret
  40ccc0:	stur	x0, [x29, #-16]
  40ccc4:	stur	w1, [x29, #-20]
  40ccc8:	ldr	x0, [sp, #32]
  40cccc:	bl	401c60 <_ZdaPv@plt>
  40ccd0:	ldur	x0, [x29, #-16]
  40ccd4:	bl	401d70 <_Unwind_Resume@plt>
  40ccd8:	sub	sp, sp, #0x20
  40ccdc:	stp	x29, x30, [sp, #16]
  40cce0:	add	x29, sp, #0x10
  40cce4:	str	x0, [sp, #8]
  40cce8:	ldr	x8, [sp, #8]
  40ccec:	ldr	x8, [x8, #16]
  40ccf0:	str	x8, [sp]
  40ccf4:	cbz	x8, 40cd00 <sqrt@plt+0xaef0>
  40ccf8:	ldr	x0, [sp]
  40ccfc:	bl	401c60 <_ZdaPv@plt>
  40cd00:	ldp	x29, x30, [sp, #16]
  40cd04:	add	sp, sp, #0x20
  40cd08:	ret
  40cd0c:	sub	sp, sp, #0x80
  40cd10:	stp	x29, x30, [sp, #112]
  40cd14:	add	x29, sp, #0x70
  40cd18:	stur	w1, [x29, #-4]
  40cd1c:	stur	x0, [x29, #-16]
  40cd20:	ldur	x8, [x29, #-16]
  40cd24:	ldr	x9, [x8, #8]
  40cd28:	ldr	x10, [x8]
  40cd2c:	cmp	x9, x10
  40cd30:	str	x8, [sp, #56]
  40cd34:	b.cc	40ce44 <sqrt@plt+0xb034>  // b.lo, b.ul, b.last
  40cd38:	ldr	x8, [sp, #56]
  40cd3c:	ldr	x9, [x8, #16]
  40cd40:	stur	x9, [x29, #-24]
  40cd44:	ldr	x9, [x8]
  40cd48:	mov	x10, #0x2                   	// #2
  40cd4c:	mul	x9, x9, x10
  40cd50:	str	x9, [x8]
  40cd54:	ldr	x9, [x8]
  40cd58:	mov	x10, #0x4                   	// #4
  40cd5c:	mul	x11, x9, x10
  40cd60:	umulh	x10, x9, x10
  40cd64:	mov	x12, #0xffffffffffffffff    	// #-1
  40cd68:	cmp	x10, #0x0
  40cd6c:	csel	x0, x12, x11, ne  // ne = any
  40cd70:	str	x9, [sp, #48]
  40cd74:	bl	401980 <_Znam@plt>
  40cd78:	ldr	x8, [sp, #48]
  40cd7c:	str	x0, [sp, #40]
  40cd80:	cbz	x8, 40cdcc <sqrt@plt+0xafbc>
  40cd84:	mov	x8, #0x4                   	// #4
  40cd88:	ldr	x9, [sp, #48]
  40cd8c:	mul	x8, x8, x9
  40cd90:	ldr	x10, [sp, #40]
  40cd94:	add	x8, x10, x8
  40cd98:	str	x8, [sp, #32]
  40cd9c:	str	x10, [sp, #24]
  40cda0:	ldr	x8, [sp, #24]
  40cda4:	mov	x0, x8
  40cda8:	str	x8, [sp, #16]
  40cdac:	bl	40f9b8 <sqrt@plt+0xdba8>
  40cdb0:	b	40cdb4 <sqrt@plt+0xafa4>
  40cdb4:	ldr	x8, [sp, #16]
  40cdb8:	add	x9, x8, #0x4
  40cdbc:	ldr	x10, [sp, #32]
  40cdc0:	cmp	x9, x10
  40cdc4:	str	x9, [sp, #24]
  40cdc8:	b.ne	40cda0 <sqrt@plt+0xaf90>  // b.any
  40cdcc:	ldr	x8, [sp, #40]
  40cdd0:	ldr	x9, [sp, #56]
  40cdd4:	str	x8, [x9, #16]
  40cdd8:	stur	xzr, [x29, #-48]
  40cddc:	ldur	x8, [x29, #-48]
  40cde0:	ldr	x9, [sp, #56]
  40cde4:	ldr	x10, [x9, #8]
  40cde8:	cmp	x8, x10
  40cdec:	b.cs	40ce30 <sqrt@plt+0xb020>  // b.hs, b.nlast
  40cdf0:	ldur	x8, [x29, #-24]
  40cdf4:	ldur	x9, [x29, #-48]
  40cdf8:	ldr	x10, [sp, #56]
  40cdfc:	ldr	x11, [x10, #16]
  40ce00:	ldur	x12, [x29, #-48]
  40ce04:	ldr	w13, [x8, x9, lsl #2]
  40ce08:	str	w13, [x11, x12, lsl #2]
  40ce0c:	ldur	x8, [x29, #-48]
  40ce10:	add	x8, x8, #0x1
  40ce14:	stur	x8, [x29, #-48]
  40ce18:	b	40cddc <sqrt@plt+0xafcc>
  40ce1c:	stur	x0, [x29, #-32]
  40ce20:	stur	w1, [x29, #-36]
  40ce24:	ldr	x0, [sp, #40]
  40ce28:	bl	401c60 <_ZdaPv@plt>
  40ce2c:	b	40ce70 <sqrt@plt+0xb060>
  40ce30:	ldur	x8, [x29, #-24]
  40ce34:	str	x8, [sp, #8]
  40ce38:	cbz	x8, 40ce44 <sqrt@plt+0xb034>
  40ce3c:	ldr	x0, [sp, #8]
  40ce40:	bl	401c60 <_ZdaPv@plt>
  40ce44:	ldr	x8, [sp, #56]
  40ce48:	ldr	x9, [x8, #16]
  40ce4c:	ldr	x10, [x8, #8]
  40ce50:	ldur	w11, [x29, #-4]
  40ce54:	str	w11, [x9, x10, lsl #2]
  40ce58:	ldr	x9, [x8, #8]
  40ce5c:	add	x9, x9, #0x1
  40ce60:	str	x9, [x8, #8]
  40ce64:	ldp	x29, x30, [sp, #112]
  40ce68:	add	sp, sp, #0x80
  40ce6c:	ret
  40ce70:	ldur	x0, [x29, #-32]
  40ce74:	bl	401d70 <_Unwind_Resume@plt>
  40ce78:	sub	sp, sp, #0x30
  40ce7c:	stp	x29, x30, [sp, #32]
  40ce80:	add	x29, sp, #0x20
  40ce84:	stur	x0, [x29, #-8]
  40ce88:	ldur	x8, [x29, #-8]
  40ce8c:	ldr	x9, [x8, #8]
  40ce90:	add	x0, x9, #0x1
  40ce94:	str	x8, [sp]
  40ce98:	bl	401980 <_Znam@plt>
  40ce9c:	str	x0, [sp, #16]
  40cea0:	str	xzr, [sp, #8]
  40cea4:	ldr	x8, [sp, #8]
  40cea8:	ldr	x9, [sp]
  40ceac:	ldr	x10, [x9, #8]
  40ceb0:	cmp	x8, x10
  40ceb4:	b.cs	40cef4 <sqrt@plt+0xb0e4>  // b.hs, b.nlast
  40ceb8:	ldr	x8, [sp]
  40cebc:	ldr	x9, [x8, #16]
  40cec0:	ldr	x10, [sp, #8]
  40cec4:	mov	x11, #0x4                   	// #4
  40cec8:	mul	x10, x11, x10
  40cecc:	add	x0, x9, x10
  40ced0:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40ced4:	ldr	x8, [sp, #16]
  40ced8:	ldr	x9, [sp, #8]
  40cedc:	add	x8, x8, x9
  40cee0:	strb	w0, [x8]
  40cee4:	ldr	x8, [sp, #8]
  40cee8:	add	x8, x8, #0x1
  40ceec:	str	x8, [sp, #8]
  40cef0:	b	40cea4 <sqrt@plt+0xb094>
  40cef4:	ldr	x8, [sp, #16]
  40cef8:	ldr	x9, [sp]
  40cefc:	ldr	x10, [x9, #8]
  40cf00:	add	x8, x8, x10
  40cf04:	mov	w11, #0x0                   	// #0
  40cf08:	strb	w11, [x8]
  40cf0c:	ldr	x0, [sp, #16]
  40cf10:	ldp	x29, x30, [sp, #32]
  40cf14:	add	sp, sp, #0x30
  40cf18:	ret
  40cf1c:	sub	sp, sp, #0x10
  40cf20:	str	x0, [sp, #8]
  40cf24:	ldr	x8, [sp, #8]
  40cf28:	str	xzr, [x8, #8]
  40cf2c:	add	sp, sp, #0x10
  40cf30:	ret
  40cf34:	sub	sp, sp, #0x10
  40cf38:	mov	w8, #0x3e8                 	// #1000
  40cf3c:	mov	w9, #0x10000               	// #65536
  40cf40:	str	w0, [sp, #12]
  40cf44:	ldr	w10, [sp, #12]
  40cf48:	subs	w10, w8, w10
  40cf4c:	mul	w9, w10, w9
  40cf50:	udiv	w0, w9, w8
  40cf54:	add	sp, sp, #0x10
  40cf58:	ret
  40cf5c:	sub	sp, sp, #0x30
  40cf60:	stp	x29, x30, [sp, #32]
  40cf64:	add	x29, sp, #0x20
  40cf68:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40cf6c:	add	x8, x8, #0x4f0
  40cf70:	ldr	x9, [x8]
  40cf74:	ldr	x9, [x9, #24]
  40cf78:	stur	x8, [x29, #-8]
  40cf7c:	str	x9, [sp, #16]
  40cf80:	cbz	x9, 40cf94 <sqrt@plt+0xb184>
  40cf84:	ldr	x0, [sp, #16]
  40cf88:	bl	410a70 <sqrt@plt+0xec60>
  40cf8c:	ldr	x0, [sp, #16]
  40cf90:	bl	41b668 <_ZdlPv@@Base>
  40cf94:	ldur	x8, [x29, #-8]
  40cf98:	ldr	x9, [x8]
  40cf9c:	ldr	x9, [x9, #32]
  40cfa0:	str	x9, [sp, #8]
  40cfa4:	cbz	x9, 40cfb8 <sqrt@plt+0xb1a8>
  40cfa8:	ldr	x0, [sp, #8]
  40cfac:	bl	410a70 <sqrt@plt+0xec60>
  40cfb0:	ldr	x0, [sp, #8]
  40cfb4:	bl	41b668 <_ZdlPv@@Base>
  40cfb8:	ldur	x8, [x29, #-8]
  40cfbc:	ldr	x9, [x8]
  40cfc0:	str	x9, [sp]
  40cfc4:	cbz	x9, 40cfd0 <sqrt@plt+0xb1c0>
  40cfc8:	ldr	x0, [sp]
  40cfcc:	bl	41b668 <_ZdlPv@@Base>
  40cfd0:	mov	x8, xzr
  40cfd4:	ldur	x9, [x29, #-8]
  40cfd8:	str	x8, [x9]
  40cfdc:	ldp	x29, x30, [sp, #32]
  40cfe0:	add	sp, sp, #0x30
  40cfe4:	ret
  40cfe8:	sub	sp, sp, #0x40
  40cfec:	stp	x29, x30, [sp, #48]
  40cff0:	add	x29, sp, #0x30
  40cff4:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  40cff8:	add	x8, x8, #0x7
  40cffc:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40d000:	add	x9, x9, #0x30
  40d004:	add	x10, sp, #0x18
  40d008:	sturb	w0, [x29, #-1]
  40d00c:	ldurb	w1, [x29, #-1]
  40d010:	mov	x0, x10
  40d014:	str	x8, [sp, #16]
  40d018:	str	x9, [sp, #8]
  40d01c:	str	x10, [sp]
  40d020:	bl	412330 <sqrt@plt+0x10520>
  40d024:	ldr	x0, [sp, #16]
  40d028:	ldr	x1, [sp]
  40d02c:	ldr	x2, [sp, #8]
  40d030:	ldr	x3, [sp, #8]
  40d034:	bl	412740 <sqrt@plt+0x10930>
  40d038:	ldp	x29, x30, [sp, #48]
  40d03c:	add	sp, sp, #0x40
  40d040:	ret
  40d044:	sub	sp, sp, #0x20
  40d048:	stp	x29, x30, [sp, #16]
  40d04c:	add	x29, sp, #0x10
  40d050:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40d054:	add	x8, x8, #0x30
  40d058:	str	x8, [sp]
  40d05c:	bl	40d0ac <sqrt@plt+0xb29c>
  40d060:	stur	w0, [x29, #-4]
  40d064:	ldur	w9, [x29, #-4]
  40d068:	cmp	w9, #0x0
  40d06c:	cset	w9, lt  // lt = tstop
  40d070:	tbnz	w9, #0, 40d080 <sqrt@plt+0xb270>
  40d074:	ldur	w8, [x29, #-4]
  40d078:	cmp	w8, #0x10, lsl #12
  40d07c:	b.le	40d09c <sqrt@plt+0xb28c>
  40d080:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d084:	add	x0, x0, #0x35
  40d088:	ldr	x1, [sp]
  40d08c:	ldr	x2, [sp]
  40d090:	ldr	x3, [sp]
  40d094:	bl	412650 <sqrt@plt+0x10840>
  40d098:	stur	wzr, [x29, #-4]
  40d09c:	ldur	w0, [x29, #-4]
  40d0a0:	ldp	x29, x30, [sp, #16]
  40d0a4:	add	sp, sp, #0x20
  40d0a8:	ret
  40d0ac:	sub	sp, sp, #0xb0
  40d0b0:	stp	x29, x30, [sp, #160]
  40d0b4:	add	x29, sp, #0xa0
  40d0b8:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d0bc:	add	x8, x8, #0xc0c
  40d0c0:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40d0c4:	add	x9, x9, #0x30
  40d0c8:	sub	x0, x29, #0x18
  40d0cc:	str	x9, [sp, #72]
  40d0d0:	blr	x8
  40d0d4:	bl	40dac4 <sqrt@plt+0xbcb4>
  40d0d8:	str	x0, [sp, #64]
  40d0dc:	b	40d0e0 <sqrt@plt+0xb2d0>
  40d0e0:	ldr	x8, [sp, #64]
  40d0e4:	sub	x0, x29, #0x1c
  40d0e8:	stur	w8, [x29, #-28]
  40d0ec:	bl	40fa30 <sqrt@plt+0xdc20>
  40d0f0:	str	w0, [sp, #60]
  40d0f4:	b	40d0f8 <sqrt@plt+0xb2e8>
  40d0f8:	ldr	w8, [sp, #60]
  40d0fc:	cmp	w8, #0x2d
  40d100:	b.ne	40d15c <sqrt@plt+0xb34c>  // b.any
  40d104:	ldur	w8, [x29, #-28]
  40d108:	stur	w8, [x29, #-48]
  40d10c:	ldur	w8, [x29, #-48]
  40d110:	mov	w1, w8
  40d114:	sub	x0, x29, #0x18
  40d118:	bl	40cd0c <sqrt@plt+0xaefc>
  40d11c:	b	40d120 <sqrt@plt+0xb310>
  40d120:	bl	40fa48 <sqrt@plt+0xdc38>
  40d124:	str	x0, [sp, #48]
  40d128:	b	40d12c <sqrt@plt+0xb31c>
  40d12c:	ldr	x8, [sp, #48]
  40d130:	stur	w8, [x29, #-52]
  40d134:	ldur	w8, [x29, #-52]
  40d138:	stur	w8, [x29, #-28]
  40d13c:	b	40d15c <sqrt@plt+0xb34c>
  40d140:	stur	x0, [x29, #-40]
  40d144:	stur	w1, [x29, #-44]
  40d148:	sub	x0, x29, #0x18
  40d14c:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d150:	add	x8, x8, #0xcd8
  40d154:	blr	x8
  40d158:	b	40d2c4 <sqrt@plt+0xb4b4>
  40d15c:	sub	x0, x29, #0x1c
  40d160:	bl	40fa30 <sqrt@plt+0xdc20>
  40d164:	str	w0, [sp, #44]
  40d168:	b	40d16c <sqrt@plt+0xb35c>
  40d16c:	ldr	w0, [sp, #44]
  40d170:	bl	401cc0 <isdigit@plt>
  40d174:	cbnz	w0, 40d194 <sqrt@plt+0xb384>
  40d178:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d17c:	add	x0, x0, #0xcd
  40d180:	ldr	x1, [sp, #72]
  40d184:	ldr	x2, [sp, #72]
  40d188:	ldr	x3, [sp, #72]
  40d18c:	bl	412740 <sqrt@plt+0x10930>
  40d190:	b	40d194 <sqrt@plt+0xb384>
  40d194:	sub	x0, x29, #0x1c
  40d198:	bl	40fa30 <sqrt@plt+0xdc20>
  40d19c:	str	w0, [sp, #40]
  40d1a0:	b	40d1a4 <sqrt@plt+0xb394>
  40d1a4:	ldr	w0, [sp, #40]
  40d1a8:	bl	401cc0 <isdigit@plt>
  40d1ac:	cbz	w0, 40d1ec <sqrt@plt+0xb3dc>
  40d1b0:	ldur	w8, [x29, #-28]
  40d1b4:	stur	w8, [x29, #-56]
  40d1b8:	ldur	w8, [x29, #-56]
  40d1bc:	mov	w1, w8
  40d1c0:	sub	x0, x29, #0x18
  40d1c4:	bl	40cd0c <sqrt@plt+0xaefc>
  40d1c8:	b	40d1cc <sqrt@plt+0xb3bc>
  40d1cc:	bl	40fa48 <sqrt@plt+0xdc38>
  40d1d0:	str	x0, [sp, #32]
  40d1d4:	b	40d1d8 <sqrt@plt+0xb3c8>
  40d1d8:	ldr	x8, [sp, #32]
  40d1dc:	stur	w8, [x29, #-60]
  40d1e0:	ldur	w8, [x29, #-60]
  40d1e4:	stur	w8, [x29, #-28]
  40d1e8:	b	40d194 <sqrt@plt+0xb384>
  40d1ec:	ldur	w8, [x29, #-28]
  40d1f0:	stur	w8, [x29, #-64]
  40d1f4:	ldur	w8, [x29, #-64]
  40d1f8:	mov	w0, w8
  40d1fc:	bl	40fab8 <sqrt@plt+0xdca8>
  40d200:	b	40d204 <sqrt@plt+0xb3f4>
  40d204:	sub	x0, x29, #0x18
  40d208:	bl	40ce78 <sqrt@plt+0xb068>
  40d20c:	str	x0, [sp, #24]
  40d210:	b	40d214 <sqrt@plt+0xb404>
  40d214:	ldr	x8, [sp, #24]
  40d218:	stur	x8, [x29, #-72]
  40d21c:	bl	401c70 <__errno_location@plt>
  40d220:	str	wzr, [x0]
  40d224:	ldur	x0, [x29, #-72]
  40d228:	mov	x8, xzr
  40d22c:	mov	x1, x8
  40d230:	mov	w2, #0xa                   	// #10
  40d234:	bl	401a70 <strtol@plt>
  40d238:	str	x0, [sp, #80]
  40d23c:	bl	401c70 <__errno_location@plt>
  40d240:	ldr	w9, [x0]
  40d244:	cbnz	w9, 40d268 <sqrt@plt+0xb458>
  40d248:	ldr	x8, [sp, #80]
  40d24c:	mov	x9, #0x7fffffff            	// #2147483647
  40d250:	cmp	x8, x9
  40d254:	b.gt	40d268 <sqrt@plt+0xb458>
  40d258:	ldr	x8, [sp, #80]
  40d25c:	mov	x9, #0xffffffff80000001    	// #-2147483647
  40d260:	cmp	x8, x9
  40d264:	b.ge	40d288 <sqrt@plt+0xb478>  // b.tcont
  40d268:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d26c:	add	x0, x0, #0xe7
  40d270:	ldr	x1, [sp, #72]
  40d274:	ldr	x2, [sp, #72]
  40d278:	ldr	x3, [sp, #72]
  40d27c:	bl	412650 <sqrt@plt+0x10840>
  40d280:	b	40d284 <sqrt@plt+0xb474>
  40d284:	str	xzr, [sp, #80]
  40d288:	ldur	x8, [x29, #-72]
  40d28c:	str	x8, [sp, #16]
  40d290:	cbz	x8, 40d29c <sqrt@plt+0xb48c>
  40d294:	ldr	x0, [sp, #16]
  40d298:	bl	401c60 <_ZdaPv@plt>
  40d29c:	ldr	x8, [sp, #80]
  40d2a0:	sub	x0, x29, #0x18
  40d2a4:	adrp	x9, 40c000 <sqrt@plt+0xa1f0>
  40d2a8:	add	x9, x9, #0xcd8
  40d2ac:	str	w8, [sp, #12]
  40d2b0:	blr	x9
  40d2b4:	ldr	w0, [sp, #12]
  40d2b8:	ldp	x29, x30, [sp, #160]
  40d2bc:	add	sp, sp, #0xb0
  40d2c0:	ret
  40d2c4:	ldur	x0, [x29, #-40]
  40d2c8:	bl	401d70 <_Unwind_Resume@plt>
  40d2cc:	sub	sp, sp, #0x60
  40d2d0:	stp	x29, x30, [sp, #80]
  40d2d4:	add	x29, sp, #0x50
  40d2d8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40d2dc:	add	x8, x8, #0x30
  40d2e0:	stur	x0, [x29, #-8]
  40d2e4:	ldur	x9, [x29, #-8]
  40d2e8:	cmp	x9, #0x0
  40d2ec:	cset	w10, hi  // hi = pmore
  40d2f0:	str	x8, [sp, #32]
  40d2f4:	tbnz	w10, #0, 40d310 <sqrt@plt+0xb500>
  40d2f8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d2fc:	add	x0, x0, #0x5b
  40d300:	ldr	x1, [sp, #32]
  40d304:	ldr	x2, [sp, #32]
  40d308:	ldr	x3, [sp, #32]
  40d30c:	bl	412740 <sqrt@plt+0x10930>
  40d310:	mov	x0, #0x18                  	// #24
  40d314:	bl	41b590 <_Znwm@@Base>
  40d318:	ldur	x1, [x29, #-8]
  40d31c:	str	x0, [sp, #24]
  40d320:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d324:	add	x8, x8, #0xa50
  40d328:	blr	x8
  40d32c:	b	40d330 <sqrt@plt+0xb520>
  40d330:	ldr	x8, [sp, #24]
  40d334:	stur	x8, [x29, #-16]
  40d338:	str	xzr, [sp, #40]
  40d33c:	ldr	x8, [sp, #40]
  40d340:	ldur	x9, [x29, #-8]
  40d344:	cmp	x8, x9
  40d348:	b.cs	40d390 <sqrt@plt+0xb580>  // b.hs, b.nlast
  40d34c:	ldur	x0, [x29, #-16]
  40d350:	str	x0, [sp, #16]
  40d354:	bl	40d0ac <sqrt@plt+0xb29c>
  40d358:	ldr	x8, [sp, #16]
  40d35c:	str	w0, [sp, #12]
  40d360:	mov	x0, x8
  40d364:	ldr	w1, [sp, #12]
  40d368:	bl	40cb18 <sqrt@plt+0xad08>
  40d36c:	ldr	x8, [sp, #40]
  40d370:	add	x8, x8, #0x1
  40d374:	str	x8, [sp, #40]
  40d378:	b	40d33c <sqrt@plt+0xb52c>
  40d37c:	stur	x0, [x29, #-24]
  40d380:	stur	w1, [x29, #-28]
  40d384:	ldr	x0, [sp, #24]
  40d388:	bl	41b668 <_ZdlPv@@Base>
  40d38c:	b	40d3a4 <sqrt@plt+0xb594>
  40d390:	bl	40d3ac <sqrt@plt+0xb59c>
  40d394:	ldur	x0, [x29, #-16]
  40d398:	ldp	x29, x30, [sp, #80]
  40d39c:	add	sp, sp, #0x60
  40d3a0:	ret
  40d3a4:	ldur	x0, [x29, #-24]
  40d3a8:	bl	401d70 <_Unwind_Resume@plt>
  40d3ac:	stp	x29, x30, [sp, #-16]!
  40d3b0:	mov	x29, sp
  40d3b4:	bl	40e2b8 <sqrt@plt+0xc4a8>
  40d3b8:	ldp	x29, x30, [sp], #16
  40d3bc:	ret
  40d3c0:	sub	sp, sp, #0x70
  40d3c4:	stp	x29, x30, [sp, #96]
  40d3c8:	add	x29, sp, #0x60
  40d3cc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40d3d0:	add	x8, x8, #0x30
  40d3d4:	stur	x0, [x29, #-8]
  40d3d8:	ldur	x9, [x29, #-8]
  40d3dc:	cmp	x9, #0x0
  40d3e0:	cset	w10, hi  // hi = pmore
  40d3e4:	str	x8, [sp, #40]
  40d3e8:	tbnz	w10, #0, 40d404 <sqrt@plt+0xb5f4>
  40d3ec:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d3f0:	add	x0, x0, #0x5b
  40d3f4:	ldr	x1, [sp, #40]
  40d3f8:	ldr	x2, [sp, #40]
  40d3fc:	ldr	x3, [sp, #40]
  40d400:	bl	412740 <sqrt@plt+0x10930>
  40d404:	mov	x0, #0x18                  	// #24
  40d408:	bl	41b590 <_Znwm@@Base>
  40d40c:	ldur	x1, [x29, #-8]
  40d410:	str	x0, [sp, #32]
  40d414:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d418:	add	x8, x8, #0xa50
  40d41c:	blr	x8
  40d420:	b	40d424 <sqrt@plt+0xb614>
  40d424:	ldr	x8, [sp, #32]
  40d428:	stur	x8, [x29, #-16]
  40d42c:	stur	xzr, [x29, #-40]
  40d430:	ldur	x8, [x29, #-40]
  40d434:	ldur	x9, [x29, #-8]
  40d438:	cmp	x8, x9
  40d43c:	b.cs	40d484 <sqrt@plt+0xb674>  // b.hs, b.nlast
  40d440:	ldur	x0, [x29, #-16]
  40d444:	str	x0, [sp, #24]
  40d448:	bl	40d0ac <sqrt@plt+0xb29c>
  40d44c:	ldr	x8, [sp, #24]
  40d450:	str	w0, [sp, #20]
  40d454:	mov	x0, x8
  40d458:	ldr	w1, [sp, #20]
  40d45c:	bl	40cb18 <sqrt@plt+0xad08>
  40d460:	ldur	x8, [x29, #-40]
  40d464:	add	x8, x8, #0x1
  40d468:	stur	x8, [x29, #-40]
  40d46c:	b	40d430 <sqrt@plt+0xb620>
  40d470:	stur	x0, [x29, #-24]
  40d474:	stur	w1, [x29, #-28]
  40d478:	ldr	x0, [sp, #32]
  40d47c:	bl	41b668 <_ZdlPv@@Base>
  40d480:	b	40d500 <sqrt@plt+0xb6f0>
  40d484:	ldur	x8, [x29, #-8]
  40d488:	mov	w0, w8
  40d48c:	bl	40f9ec <sqrt@plt+0xdbdc>
  40d490:	tbnz	w0, #0, 40d498 <sqrt@plt+0xb688>
  40d494:	b	40d4ec <sqrt@plt+0xb6dc>
  40d498:	bl	40d508 <sqrt@plt+0xb6f8>
  40d49c:	str	x0, [sp, #48]
  40d4a0:	ldr	x0, [sp, #48]
  40d4a4:	bl	40fa18 <sqrt@plt+0xdc08>
  40d4a8:	cmp	x0, #0x1
  40d4ac:	b.ls	40d4c8 <sqrt@plt+0xb6b8>  // b.plast
  40d4b0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d4b4:	add	x0, x0, #0x85
  40d4b8:	ldr	x1, [sp, #40]
  40d4bc:	ldr	x2, [sp, #40]
  40d4c0:	ldr	x3, [sp, #40]
  40d4c4:	bl	412650 <sqrt@plt+0x10840>
  40d4c8:	ldr	x8, [sp, #48]
  40d4cc:	str	x8, [sp, #8]
  40d4d0:	cbz	x8, 40d4ec <sqrt@plt+0xb6dc>
  40d4d4:	ldr	x0, [sp, #8]
  40d4d8:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d4dc:	add	x8, x8, #0xae4
  40d4e0:	blr	x8
  40d4e4:	ldr	x0, [sp, #8]
  40d4e8:	bl	41b668 <_ZdlPv@@Base>
  40d4ec:	bl	40d3ac <sqrt@plt+0xb59c>
  40d4f0:	ldur	x0, [x29, #-16]
  40d4f4:	ldp	x29, x30, [sp, #96]
  40d4f8:	add	sp, sp, #0x70
  40d4fc:	ret
  40d500:	ldur	x0, [x29, #-24]
  40d504:	bl	401d70 <_Unwind_Resume@plt>
  40d508:	sub	sp, sp, #0x100
  40d50c:	stp	x29, x30, [sp, #240]
  40d510:	add	x29, sp, #0xf0
  40d514:	mov	w8, #0x0                   	// #0
  40d518:	adrp	x9, 40c000 <sqrt@plt+0xa1f0>
  40d51c:	add	x9, x9, #0xc0c
  40d520:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40d524:	add	x10, x10, #0x30
  40d528:	sub	x0, x29, #0x20
  40d52c:	sturb	w8, [x29, #-1]
  40d530:	str	x10, [sp, #112]
  40d534:	blr	x9
  40d538:	bl	40fa48 <sqrt@plt+0xdc38>
  40d53c:	str	x0, [sp, #104]
  40d540:	b	40d544 <sqrt@plt+0xb734>
  40d544:	ldr	x8, [sp, #104]
  40d548:	stur	w8, [x29, #-36]
  40d54c:	mov	x0, #0x18                  	// #24
  40d550:	bl	41b590 <_Znwm@@Base>
  40d554:	str	x0, [sp, #96]
  40d558:	b	40d55c <sqrt@plt+0xb74c>
  40d55c:	ldr	x0, [sp, #96]
  40d560:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d564:	add	x8, x8, #0x9fc
  40d568:	blr	x8
  40d56c:	b	40d570 <sqrt@plt+0xb760>
  40d570:	ldr	x8, [sp, #96]
  40d574:	stur	x8, [x29, #-64]
  40d578:	ldurb	w8, [x29, #-1]
  40d57c:	eor	w8, w8, #0x1
  40d580:	tbnz	w8, #0, 40d588 <sqrt@plt+0xb778>
  40d584:	b	40d85c <sqrt@plt+0xba4c>
  40d588:	sub	x0, x29, #0x20
  40d58c:	bl	40cf1c <sqrt@plt+0xb10c>
  40d590:	b	40d594 <sqrt@plt+0xb784>
  40d594:	ldur	w8, [x29, #-36]
  40d598:	stur	w8, [x29, #-68]
  40d59c:	ldur	w8, [x29, #-68]
  40d5a0:	mov	w0, w8
  40d5a4:	bl	40fb3c <sqrt@plt+0xdd2c>
  40d5a8:	str	w0, [sp, #92]
  40d5ac:	b	40d5b0 <sqrt@plt+0xb7a0>
  40d5b0:	ldr	w8, [sp, #92]
  40d5b4:	tbnz	w8, #0, 40d5bc <sqrt@plt+0xb7ac>
  40d5b8:	b	40d5fc <sqrt@plt+0xb7ec>
  40d5bc:	bl	40fa48 <sqrt@plt+0xdc38>
  40d5c0:	str	x0, [sp, #80]
  40d5c4:	b	40d5c8 <sqrt@plt+0xb7b8>
  40d5c8:	ldr	x8, [sp, #80]
  40d5cc:	stur	w8, [x29, #-72]
  40d5d0:	ldur	w8, [x29, #-72]
  40d5d4:	stur	w8, [x29, #-36]
  40d5d8:	b	40d594 <sqrt@plt+0xb784>
  40d5dc:	stur	x0, [x29, #-48]
  40d5e0:	stur	w1, [x29, #-52]
  40d5e4:	b	40d888 <sqrt@plt+0xba78>
  40d5e8:	stur	x0, [x29, #-48]
  40d5ec:	stur	w1, [x29, #-52]
  40d5f0:	ldr	x0, [sp, #96]
  40d5f4:	bl	41b668 <_ZdlPv@@Base>
  40d5f8:	b	40d888 <sqrt@plt+0xba78>
  40d5fc:	sub	x0, x29, #0x24
  40d600:	mov	w1, #0x2d                  	// #45
  40d604:	bl	40fbc4 <sqrt@plt+0xddb4>
  40d608:	str	w0, [sp, #76]
  40d60c:	b	40d610 <sqrt@plt+0xb800>
  40d610:	ldr	w8, [sp, #76]
  40d614:	tbnz	w8, #0, 40d61c <sqrt@plt+0xb80c>
  40d618:	b	40d68c <sqrt@plt+0xb87c>
  40d61c:	bl	40fa48 <sqrt@plt+0xdc38>
  40d620:	str	x0, [sp, #64]
  40d624:	b	40d628 <sqrt@plt+0xb818>
  40d628:	ldr	x8, [sp, #64]
  40d62c:	sub	x0, x29, #0x4c
  40d630:	stur	w8, [x29, #-76]
  40d634:	bl	40fa30 <sqrt@plt+0xdc20>
  40d638:	str	w0, [sp, #60]
  40d63c:	b	40d640 <sqrt@plt+0xb830>
  40d640:	ldr	w0, [sp, #60]
  40d644:	bl	401cc0 <isdigit@plt>
  40d648:	cbz	w0, 40d674 <sqrt@plt+0xb864>
  40d64c:	ldur	w8, [x29, #-36]
  40d650:	stur	w8, [x29, #-80]
  40d654:	ldur	w8, [x29, #-80]
  40d658:	mov	w1, w8
  40d65c:	sub	x0, x29, #0x20
  40d660:	bl	40cd0c <sqrt@plt+0xaefc>
  40d664:	b	40d668 <sqrt@plt+0xb858>
  40d668:	ldur	w8, [x29, #-76]
  40d66c:	stur	w8, [x29, #-36]
  40d670:	b	40d68c <sqrt@plt+0xb87c>
  40d674:	ldur	w8, [x29, #-76]
  40d678:	stur	w8, [x29, #-84]
  40d67c:	ldur	w8, [x29, #-84]
  40d680:	mov	w0, w8
  40d684:	bl	40fab8 <sqrt@plt+0xdca8>
  40d688:	b	40d68c <sqrt@plt+0xb87c>
  40d68c:	sub	x0, x29, #0x24
  40d690:	bl	40fa30 <sqrt@plt+0xdc20>
  40d694:	str	w0, [sp, #56]
  40d698:	b	40d69c <sqrt@plt+0xb88c>
  40d69c:	ldr	w0, [sp, #56]
  40d6a0:	bl	401cc0 <isdigit@plt>
  40d6a4:	cbz	w0, 40d6e4 <sqrt@plt+0xb8d4>
  40d6a8:	ldur	w8, [x29, #-36]
  40d6ac:	stur	w8, [x29, #-88]
  40d6b0:	ldur	w8, [x29, #-88]
  40d6b4:	mov	w1, w8
  40d6b8:	sub	x0, x29, #0x20
  40d6bc:	bl	40cd0c <sqrt@plt+0xaefc>
  40d6c0:	b	40d6c4 <sqrt@plt+0xb8b4>
  40d6c4:	bl	40fa48 <sqrt@plt+0xdc38>
  40d6c8:	str	x0, [sp, #48]
  40d6cc:	b	40d6d0 <sqrt@plt+0xb8c0>
  40d6d0:	ldr	x8, [sp, #48]
  40d6d4:	stur	w8, [x29, #-92]
  40d6d8:	ldur	w8, [x29, #-92]
  40d6dc:	stur	w8, [x29, #-36]
  40d6e0:	b	40d68c <sqrt@plt+0xb87c>
  40d6e4:	sub	x0, x29, #0x20
  40d6e8:	bl	40fbf8 <sqrt@plt+0xdde8>
  40d6ec:	str	w0, [sp, #44]
  40d6f0:	b	40d6f4 <sqrt@plt+0xb8e4>
  40d6f4:	ldr	w8, [sp, #44]
  40d6f8:	tbnz	w8, #0, 40d7a8 <sqrt@plt+0xb998>
  40d6fc:	sub	x0, x29, #0x20
  40d700:	bl	40ce78 <sqrt@plt+0xb068>
  40d704:	str	x0, [sp, #32]
  40d708:	b	40d70c <sqrt@plt+0xb8fc>
  40d70c:	ldr	x8, [sp, #32]
  40d710:	stur	x8, [x29, #-104]
  40d714:	bl	401c70 <__errno_location@plt>
  40d718:	str	wzr, [x0]
  40d71c:	ldur	x0, [x29, #-104]
  40d720:	mov	x8, xzr
  40d724:	mov	x1, x8
  40d728:	mov	w2, #0xa                   	// #10
  40d72c:	bl	401a70 <strtol@plt>
  40d730:	stur	x0, [x29, #-112]
  40d734:	bl	401c70 <__errno_location@plt>
  40d738:	ldr	w9, [x0]
  40d73c:	cbnz	w9, 40d760 <sqrt@plt+0xb950>
  40d740:	ldur	x8, [x29, #-112]
  40d744:	mov	x9, #0x7fffffff            	// #2147483647
  40d748:	cmp	x8, x9
  40d74c:	b.gt	40d760 <sqrt@plt+0xb950>
  40d750:	ldur	x8, [x29, #-112]
  40d754:	mov	x9, #0xffffffff80000001    	// #-2147483647
  40d758:	cmp	x8, x9
  40d75c:	b.ge	40d780 <sqrt@plt+0xb970>  // b.tcont
  40d760:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d764:	add	x0, x0, #0x102
  40d768:	ldr	x1, [sp, #112]
  40d76c:	ldr	x2, [sp, #112]
  40d770:	ldr	x3, [sp, #112]
  40d774:	bl	412650 <sqrt@plt+0x10840>
  40d778:	b	40d77c <sqrt@plt+0xb96c>
  40d77c:	stur	xzr, [x29, #-112]
  40d780:	ldur	x0, [x29, #-64]
  40d784:	ldur	x8, [x29, #-112]
  40d788:	mov	w1, w8
  40d78c:	bl	40cb18 <sqrt@plt+0xad08>
  40d790:	b	40d794 <sqrt@plt+0xb984>
  40d794:	ldur	x8, [x29, #-104]
  40d798:	str	x8, [sp, #24]
  40d79c:	cbz	x8, 40d7a8 <sqrt@plt+0xb998>
  40d7a0:	ldr	x0, [sp, #24]
  40d7a4:	bl	401c60 <_ZdaPv@plt>
  40d7a8:	sub	x0, x29, #0x24
  40d7ac:	bl	40fa30 <sqrt@plt+0xdc20>
  40d7b0:	str	w0, [sp, #20]
  40d7b4:	b	40d7b8 <sqrt@plt+0xb9a8>
  40d7b8:	ldr	w8, [sp, #20]
  40d7bc:	add	w9, w8, #0x1
  40d7c0:	mov	w10, w9
  40d7c4:	ubfx	x10, x10, #0, #32
  40d7c8:	cmp	x10, #0x24
  40d7cc:	str	x10, [sp, #8]
  40d7d0:	b.hi	40d834 <sqrt@plt+0xba24>  // b.pmore
  40d7d4:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40d7d8:	add	x8, x8, #0xb08
  40d7dc:	ldr	x11, [sp, #8]
  40d7e0:	ldrsw	x10, [x8, x11, lsl #2]
  40d7e4:	add	x9, x8, x10
  40d7e8:	br	x9
  40d7ec:	bl	40db68 <sqrt@plt+0xbd58>
  40d7f0:	b	40d7f4 <sqrt@plt+0xb9e4>
  40d7f4:	mov	w8, #0x1                   	// #1
  40d7f8:	sturb	w8, [x29, #-1]
  40d7fc:	b	40d858 <sqrt@plt+0xba48>
  40d800:	mov	w8, #0x1                   	// #1
  40d804:	sturb	w8, [x29, #-1]
  40d808:	ldur	w8, [x29, #-36]
  40d80c:	stur	w8, [x29, #-116]
  40d810:	ldur	w8, [x29, #-116]
  40d814:	mov	w0, w8
  40d818:	bl	40fab8 <sqrt@plt+0xdca8>
  40d81c:	b	40d820 <sqrt@plt+0xba10>
  40d820:	b	40d858 <sqrt@plt+0xba48>
  40d824:	mov	w8, #0x1                   	// #1
  40d828:	sturb	w8, [x29, #-1]
  40d82c:	b	40d858 <sqrt@plt+0xba48>
  40d830:	b	40d858 <sqrt@plt+0xba48>
  40d834:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d838:	add	x0, x0, #0xcd
  40d83c:	ldr	x1, [sp, #112]
  40d840:	ldr	x2, [sp, #112]
  40d844:	ldr	x3, [sp, #112]
  40d848:	bl	412650 <sqrt@plt+0x10840>
  40d84c:	b	40d850 <sqrt@plt+0xba40>
  40d850:	mov	w8, #0x1                   	// #1
  40d854:	sturb	w8, [x29, #-1]
  40d858:	b	40d578 <sqrt@plt+0xb768>
  40d85c:	ldur	x0, [x29, #-64]
  40d860:	sub	x8, x29, #0x20
  40d864:	str	x0, [sp]
  40d868:	mov	x0, x8
  40d86c:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d870:	add	x8, x8, #0xcd8
  40d874:	blr	x8
  40d878:	ldr	x0, [sp]
  40d87c:	ldp	x29, x30, [sp, #240]
  40d880:	add	sp, sp, #0x100
  40d884:	ret
  40d888:	sub	x0, x29, #0x20
  40d88c:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d890:	add	x8, x8, #0xcd8
  40d894:	blr	x8
  40d898:	ldur	x0, [x29, #-48]
  40d89c:	bl	401d70 <_Unwind_Resume@plt>
  40d8a0:	sub	sp, sp, #0x30
  40d8a4:	stp	x29, x30, [sp, #32]
  40d8a8:	add	x29, sp, #0x20
  40d8ac:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40d8b0:	add	x8, x8, #0x30
  40d8b4:	str	x8, [sp, #8]
  40d8b8:	bl	40d508 <sqrt@plt+0xb6f8>
  40d8bc:	stur	x0, [x29, #-8]
  40d8c0:	ldur	x0, [x29, #-8]
  40d8c4:	bl	40fa18 <sqrt@plt+0xdc08>
  40d8c8:	str	x0, [sp, #16]
  40d8cc:	ldr	x8, [sp, #16]
  40d8d0:	cmp	x8, #0x0
  40d8d4:	cset	w9, hi  // hi = pmore
  40d8d8:	tbnz	w9, #0, 40d8f4 <sqrt@plt+0xbae4>
  40d8dc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d8e0:	add	x0, x0, #0x98
  40d8e4:	ldr	x1, [sp, #8]
  40d8e8:	ldr	x2, [sp, #8]
  40d8ec:	ldr	x3, [sp, #8]
  40d8f0:	bl	412650 <sqrt@plt+0x10840>
  40d8f4:	ldr	x8, [sp, #16]
  40d8f8:	mov	w0, w8
  40d8fc:	bl	40f9ec <sqrt@plt+0xdbdc>
  40d900:	tbnz	w0, #0, 40d908 <sqrt@plt+0xbaf8>
  40d904:	b	40d920 <sqrt@plt+0xbb10>
  40d908:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40d90c:	add	x0, x0, #0xab
  40d910:	ldr	x1, [sp, #8]
  40d914:	ldr	x2, [sp, #8]
  40d918:	ldr	x3, [sp, #8]
  40d91c:	bl	412650 <sqrt@plt+0x10840>
  40d920:	bl	40d3ac <sqrt@plt+0xb59c>
  40d924:	ldur	x0, [x29, #-8]
  40d928:	ldp	x29, x30, [sp, #32]
  40d92c:	add	sp, sp, #0x30
  40d930:	ret
  40d934:	sub	sp, sp, #0x80
  40d938:	stp	x29, x30, [sp, #112]
  40d93c:	add	x29, sp, #0x70
  40d940:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40d944:	add	x8, x8, #0xc0c
  40d948:	sub	x0, x29, #0x18
  40d94c:	blr	x8
  40d950:	bl	40dac4 <sqrt@plt+0xbcb4>
  40d954:	str	x0, [sp, #40]
  40d958:	b	40d95c <sqrt@plt+0xbb4c>
  40d95c:	ldr	x8, [sp, #40]
  40d960:	stur	w8, [x29, #-28]
  40d964:	sub	x0, x29, #0x1c
  40d968:	bl	40fa30 <sqrt@plt+0xdc20>
  40d96c:	str	w0, [sp, #36]
  40d970:	b	40d974 <sqrt@plt+0xbb64>
  40d974:	mov	w8, #0xffffffff            	// #-1
  40d978:	ldr	w9, [sp, #36]
  40d97c:	cmp	w9, w8
  40d980:	b.eq	40da8c <sqrt@plt+0xbc7c>  // b.none
  40d984:	sub	x0, x29, #0x1c
  40d988:	bl	40fa30 <sqrt@plt+0xdc20>
  40d98c:	str	w0, [sp, #32]
  40d990:	b	40d994 <sqrt@plt+0xbb84>
  40d994:	ldr	w8, [sp, #32]
  40d998:	cmp	w8, #0xa
  40d99c:	b.ne	40da50 <sqrt@plt+0xbc40>  // b.any
  40d9a0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40d9a4:	add	x8, x8, #0x4c8
  40d9a8:	ldr	w9, [x8]
  40d9ac:	add	w9, w9, #0x1
  40d9b0:	str	w9, [x8]
  40d9b4:	bl	40fa48 <sqrt@plt+0xdc38>
  40d9b8:	str	x0, [sp, #24]
  40d9bc:	b	40d9c0 <sqrt@plt+0xbbb0>
  40d9c0:	ldr	x8, [sp, #24]
  40d9c4:	stur	w8, [x29, #-48]
  40d9c8:	ldur	w8, [x29, #-48]
  40d9cc:	sub	x0, x29, #0x1c
  40d9d0:	stur	w8, [x29, #-28]
  40d9d4:	bl	40fa30 <sqrt@plt+0xdc20>
  40d9d8:	str	w0, [sp, #20]
  40d9dc:	b	40d9e0 <sqrt@plt+0xbbd0>
  40d9e0:	ldr	w8, [sp, #20]
  40d9e4:	cmp	w8, #0x2b
  40d9e8:	b.ne	40da30 <sqrt@plt+0xbc20>  // b.any
  40d9ec:	sub	x0, x29, #0x34
  40d9f0:	mov	w1, #0xa                   	// #10
  40d9f4:	bl	40fa98 <sqrt@plt+0xdc88>
  40d9f8:	b	40d9fc <sqrt@plt+0xbbec>
  40d9fc:	ldur	w8, [x29, #-52]
  40da00:	mov	w1, w8
  40da04:	sub	x0, x29, #0x18
  40da08:	bl	40cd0c <sqrt@plt+0xaefc>
  40da0c:	b	40da10 <sqrt@plt+0xbc00>
  40da10:	b	40da4c <sqrt@plt+0xbc3c>
  40da14:	stur	x0, [x29, #-40]
  40da18:	stur	w1, [x29, #-44]
  40da1c:	sub	x0, x29, #0x18
  40da20:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40da24:	add	x8, x8, #0xcd8
  40da28:	blr	x8
  40da2c:	b	40dabc <sqrt@plt+0xbcac>
  40da30:	ldur	w8, [x29, #-28]
  40da34:	str	w8, [sp, #56]
  40da38:	ldr	w8, [sp, #56]
  40da3c:	mov	w0, w8
  40da40:	bl	40fab8 <sqrt@plt+0xdca8>
  40da44:	b	40da48 <sqrt@plt+0xbc38>
  40da48:	b	40da8c <sqrt@plt+0xbc7c>
  40da4c:	b	40da6c <sqrt@plt+0xbc5c>
  40da50:	ldur	w8, [x29, #-28]
  40da54:	str	w8, [sp, #52]
  40da58:	ldr	w8, [sp, #52]
  40da5c:	mov	w1, w8
  40da60:	sub	x0, x29, #0x18
  40da64:	bl	40cd0c <sqrt@plt+0xaefc>
  40da68:	b	40da6c <sqrt@plt+0xbc5c>
  40da6c:	bl	40fa48 <sqrt@plt+0xdc38>
  40da70:	str	x0, [sp, #8]
  40da74:	b	40da78 <sqrt@plt+0xbc68>
  40da78:	ldr	x8, [sp, #8]
  40da7c:	str	w8, [sp, #48]
  40da80:	ldr	w8, [sp, #48]
  40da84:	stur	w8, [x29, #-28]
  40da88:	b	40d964 <sqrt@plt+0xbb54>
  40da8c:	sub	x0, x29, #0x18
  40da90:	bl	40ce78 <sqrt@plt+0xb068>
  40da94:	str	x0, [sp]
  40da98:	b	40da9c <sqrt@plt+0xbc8c>
  40da9c:	sub	x0, x29, #0x18
  40daa0:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40daa4:	add	x8, x8, #0xcd8
  40daa8:	blr	x8
  40daac:	ldr	x0, [sp]
  40dab0:	ldp	x29, x30, [sp, #112]
  40dab4:	add	sp, sp, #0x80
  40dab8:	ret
  40dabc:	ldur	x0, [x29, #-40]
  40dac0:	bl	401d70 <_Unwind_Resume@plt>
  40dac4:	sub	sp, sp, #0x30
  40dac8:	stp	x29, x30, [sp, #32]
  40dacc:	add	x29, sp, #0x20
  40dad0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40dad4:	add	x8, x8, #0x30
  40dad8:	sub	x0, x29, #0x4
  40dadc:	str	x8, [sp, #16]
  40dae0:	bl	40f9b8 <sqrt@plt+0xdba8>
  40dae4:	bl	40fa48 <sqrt@plt+0xdc38>
  40dae8:	stur	w0, [x29, #-8]
  40daec:	ldur	w8, [x29, #-8]
  40daf0:	sub	x0, x29, #0x4
  40daf4:	stur	w8, [x29, #-4]
  40daf8:	bl	40fa30 <sqrt@plt+0xdc20>
  40dafc:	add	w8, w0, #0x1
  40db00:	mov	w9, w8
  40db04:	ubfx	x9, x9, #0, #32
  40db08:	cmp	x9, #0x21
  40db0c:	str	x9, [sp, #8]
  40db10:	b.hi	40db4c <sqrt@plt+0xbd3c>  // b.pmore
  40db14:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40db18:	add	x8, x8, #0xb9c
  40db1c:	ldr	x11, [sp, #8]
  40db20:	ldrsw	x10, [x8, x11, lsl #2]
  40db24:	add	x9, x8, x10
  40db28:	br	x9
  40db2c:	b	40db50 <sqrt@plt+0xbd40>
  40db30:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  40db34:	add	x0, x0, #0xa56
  40db38:	ldr	x1, [sp, #16]
  40db3c:	ldr	x2, [sp, #16]
  40db40:	ldr	x3, [sp, #16]
  40db44:	bl	412650 <sqrt@plt+0x10840>
  40db48:	b	40db54 <sqrt@plt+0xbd44>
  40db4c:	b	40db54 <sqrt@plt+0xbd44>
  40db50:	b	40dae4 <sqrt@plt+0xbcd4>
  40db54:	ldur	w8, [x29, #-4]
  40db58:	mov	w0, w8
  40db5c:	ldp	x29, x30, [sp, #32]
  40db60:	add	sp, sp, #0x30
  40db64:	ret
  40db68:	sub	sp, sp, #0x20
  40db6c:	stp	x29, x30, [sp, #16]
  40db70:	add	x29, sp, #0x10
  40db74:	bl	40fa48 <sqrt@plt+0xdc38>
  40db78:	stur	w0, [x29, #-4]
  40db7c:	sub	x0, x29, #0x4
  40db80:	mov	w1, #0xa                   	// #10
  40db84:	bl	40fbc4 <sqrt@plt+0xddb4>
  40db88:	tbnz	w0, #0, 40db90 <sqrt@plt+0xbd80>
  40db8c:	b	40dba8 <sqrt@plt+0xbd98>
  40db90:	ldur	w8, [x29, #-4]
  40db94:	str	w8, [sp, #8]
  40db98:	ldr	w8, [sp, #8]
  40db9c:	mov	w0, w8
  40dba0:	bl	40fab8 <sqrt@plt+0xdca8>
  40dba4:	b	40dbd4 <sqrt@plt+0xbdc4>
  40dba8:	sub	x0, x29, #0x4
  40dbac:	mov	w1, #0xffffffff            	// #-1
  40dbb0:	bl	40fce8 <sqrt@plt+0xded8>
  40dbb4:	tbnz	w0, #0, 40dbbc <sqrt@plt+0xbdac>
  40dbb8:	b	40dbc0 <sqrt@plt+0xbdb0>
  40dbbc:	b	40dbd4 <sqrt@plt+0xbdc4>
  40dbc0:	bl	40fa48 <sqrt@plt+0xdc38>
  40dbc4:	str	w0, [sp, #4]
  40dbc8:	ldr	w8, [sp, #4]
  40dbcc:	stur	w8, [x29, #-4]
  40dbd0:	b	40db7c <sqrt@plt+0xbd6c>
  40dbd4:	ldp	x29, x30, [sp, #16]
  40dbd8:	add	sp, sp, #0x20
  40dbdc:	ret
  40dbe0:	sub	sp, sp, #0x80
  40dbe4:	stp	x29, x30, [sp, #112]
  40dbe8:	add	x29, sp, #0x70
  40dbec:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40dbf0:	add	x8, x8, #0xc0c
  40dbf4:	sub	x0, x29, #0x18
  40dbf8:	blr	x8
  40dbfc:	bl	40dac4 <sqrt@plt+0xbcb4>
  40dc00:	str	x0, [sp, #32]
  40dc04:	b	40dc08 <sqrt@plt+0xbdf8>
  40dc08:	ldr	x8, [sp, #32]
  40dc0c:	stur	w8, [x29, #-28]
  40dc10:	ldur	w8, [x29, #-28]
  40dc14:	stur	w8, [x29, #-48]
  40dc18:	ldur	w8, [x29, #-48]
  40dc1c:	mov	w0, w8
  40dc20:	bl	40fb3c <sqrt@plt+0xdd2c>
  40dc24:	str	w0, [sp, #28]
  40dc28:	b	40dc2c <sqrt@plt+0xbe1c>
  40dc2c:	mov	w8, #0x0                   	// #0
  40dc30:	ldr	w9, [sp, #28]
  40dc34:	str	w8, [sp, #24]
  40dc38:	tbnz	w9, #0, 40dca8 <sqrt@plt+0xbe98>
  40dc3c:	sub	x0, x29, #0x34
  40dc40:	mov	w1, #0xa                   	// #10
  40dc44:	bl	40fa98 <sqrt@plt+0xdc88>
  40dc48:	b	40dc4c <sqrt@plt+0xbe3c>
  40dc4c:	ldur	w8, [x29, #-52]
  40dc50:	mov	w1, w8
  40dc54:	sub	x0, x29, #0x1c
  40dc58:	bl	40fc24 <sqrt@plt+0xde14>
  40dc5c:	str	w0, [sp, #20]
  40dc60:	b	40dc64 <sqrt@plt+0xbe54>
  40dc64:	mov	w8, #0x0                   	// #0
  40dc68:	ldr	w9, [sp, #20]
  40dc6c:	str	w8, [sp, #24]
  40dc70:	tbnz	w9, #0, 40dc78 <sqrt@plt+0xbe68>
  40dc74:	b	40dca8 <sqrt@plt+0xbe98>
  40dc78:	add	x0, sp, #0x38
  40dc7c:	mov	w1, #0xffffffff            	// #-1
  40dc80:	bl	40fa98 <sqrt@plt+0xdc88>
  40dc84:	b	40dc88 <sqrt@plt+0xbe78>
  40dc88:	ldr	w8, [sp, #56]
  40dc8c:	mov	w1, w8
  40dc90:	sub	x0, x29, #0x1c
  40dc94:	bl	40fc24 <sqrt@plt+0xde14>
  40dc98:	str	w0, [sp, #16]
  40dc9c:	b	40dca0 <sqrt@plt+0xbe90>
  40dca0:	ldr	w8, [sp, #16]
  40dca4:	str	w8, [sp, #24]
  40dca8:	ldr	w8, [sp, #24]
  40dcac:	tbnz	w8, #0, 40dcb4 <sqrt@plt+0xbea4>
  40dcb0:	b	40dd0c <sqrt@plt+0xbefc>
  40dcb4:	ldur	w8, [x29, #-28]
  40dcb8:	str	w8, [sp, #52]
  40dcbc:	ldr	w8, [sp, #52]
  40dcc0:	mov	w1, w8
  40dcc4:	sub	x0, x29, #0x18
  40dcc8:	bl	40cd0c <sqrt@plt+0xaefc>
  40dccc:	b	40dcd0 <sqrt@plt+0xbec0>
  40dcd0:	bl	40fa48 <sqrt@plt+0xdc38>
  40dcd4:	str	x0, [sp, #8]
  40dcd8:	b	40dcdc <sqrt@plt+0xbecc>
  40dcdc:	ldr	x8, [sp, #8]
  40dce0:	str	w8, [sp, #48]
  40dce4:	ldr	w8, [sp, #48]
  40dce8:	stur	w8, [x29, #-28]
  40dcec:	b	40dc10 <sqrt@plt+0xbe00>
  40dcf0:	stur	x0, [x29, #-40]
  40dcf4:	stur	w1, [x29, #-44]
  40dcf8:	sub	x0, x29, #0x18
  40dcfc:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40dd00:	add	x8, x8, #0xcd8
  40dd04:	blr	x8
  40dd08:	b	40dd54 <sqrt@plt+0xbf44>
  40dd0c:	ldur	w8, [x29, #-28]
  40dd10:	str	w8, [sp, #44]
  40dd14:	ldr	w8, [sp, #44]
  40dd18:	mov	w0, w8
  40dd1c:	bl	40fab8 <sqrt@plt+0xdca8>
  40dd20:	b	40dd24 <sqrt@plt+0xbf14>
  40dd24:	sub	x0, x29, #0x18
  40dd28:	bl	40ce78 <sqrt@plt+0xb068>
  40dd2c:	str	x0, [sp]
  40dd30:	b	40dd34 <sqrt@plt+0xbf24>
  40dd34:	sub	x0, x29, #0x18
  40dd38:	adrp	x8, 40c000 <sqrt@plt+0xa1f0>
  40dd3c:	add	x8, x8, #0xcd8
  40dd40:	blr	x8
  40dd44:	ldr	x0, [sp]
  40dd48:	ldp	x29, x30, [sp, #112]
  40dd4c:	add	sp, sp, #0x80
  40dd50:	ret
  40dd54:	ldur	x0, [x29, #-40]
  40dd58:	bl	401d70 <_Unwind_Resume@plt>
  40dd5c:	sub	sp, sp, #0x20
  40dd60:	stp	x29, x30, [sp, #16]
  40dd64:	add	x29, sp, #0x10
  40dd68:	sub	x0, x29, #0x4
  40dd6c:	bl	40f9b8 <sqrt@plt+0xdba8>
  40dd70:	bl	40fa48 <sqrt@plt+0xdc38>
  40dd74:	str	w0, [sp, #8]
  40dd78:	ldr	w8, [sp, #8]
  40dd7c:	sub	x0, x29, #0x4
  40dd80:	stur	w8, [x29, #-4]
  40dd84:	bl	40fa30 <sqrt@plt+0xdc20>
  40dd88:	subs	w8, w0, #0x9
  40dd8c:	mov	w9, w8
  40dd90:	ubfx	x9, x9, #0, #32
  40dd94:	cmp	x9, #0x1a
  40dd98:	str	x9, [sp]
  40dd9c:	b.hi	40dddc <sqrt@plt+0xbfcc>  // b.pmore
  40dda0:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40dda4:	add	x8, x8, #0xc24
  40dda8:	ldr	x11, [sp]
  40ddac:	ldrsw	x10, [x8, x11, lsl #2]
  40ddb0:	add	x9, x8, x10
  40ddb4:	br	x9
  40ddb8:	b	40ddf0 <sqrt@plt+0xbfe0>
  40ddbc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ddc0:	add	x8, x8, #0x4c8
  40ddc4:	ldr	w9, [x8]
  40ddc8:	add	w9, w9, #0x1
  40ddcc:	str	w9, [x8]
  40ddd0:	b	40ddf0 <sqrt@plt+0xbfe0>
  40ddd4:	bl	40ddf4 <sqrt@plt+0xbfe4>
  40ddd8:	b	40ddf0 <sqrt@plt+0xbfe0>
  40dddc:	ldur	w8, [x29, #-4]
  40dde0:	mov	w0, w8
  40dde4:	ldp	x29, x30, [sp, #16]
  40dde8:	add	sp, sp, #0x20
  40ddec:	ret
  40ddf0:	b	40dd70 <sqrt@plt+0xbf60>
  40ddf4:	sub	sp, sp, #0x20
  40ddf8:	stp	x29, x30, [sp, #16]
  40ddfc:	add	x29, sp, #0x10
  40de00:	bl	40fa48 <sqrt@plt+0xdc38>
  40de04:	stur	w0, [x29, #-4]
  40de08:	sub	x0, x29, #0x4
  40de0c:	mov	w1, #0xa                   	// #10
  40de10:	bl	40fbc4 <sqrt@plt+0xddb4>
  40de14:	tbnz	w0, #0, 40de1c <sqrt@plt+0xc00c>
  40de18:	b	40de34 <sqrt@plt+0xc024>
  40de1c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40de20:	add	x8, x8, #0x4c8
  40de24:	ldr	w9, [x8]
  40de28:	add	w9, w9, #0x1
  40de2c:	str	w9, [x8]
  40de30:	b	40de60 <sqrt@plt+0xc050>
  40de34:	sub	x0, x29, #0x4
  40de38:	mov	w1, #0xffffffff            	// #-1
  40de3c:	bl	40fce8 <sqrt@plt+0xded8>
  40de40:	tbnz	w0, #0, 40de48 <sqrt@plt+0xc038>
  40de44:	b	40de4c <sqrt@plt+0xc03c>
  40de48:	b	40de60 <sqrt@plt+0xc050>
  40de4c:	bl	40fa48 <sqrt@plt+0xdc38>
  40de50:	str	w0, [sp, #8]
  40de54:	ldr	w8, [sp, #8]
  40de58:	stur	w8, [x29, #-4]
  40de5c:	b	40de08 <sqrt@plt+0xbff8>
  40de60:	ldp	x29, x30, [sp, #16]
  40de64:	add	sp, sp, #0x20
  40de68:	ret
  40de6c:	sub	sp, sp, #0x30
  40de70:	stp	x29, x30, [sp, #32]
  40de74:	add	x29, sp, #0x20
  40de78:	stur	x0, [x29, #-8]
  40de7c:	ldur	x0, [x29, #-8]
  40de80:	bl	40fa18 <sqrt@plt+0xdc08>
  40de84:	str	x0, [sp, #8]
  40de88:	str	xzr, [sp, #16]
  40de8c:	ldr	x8, [sp, #16]
  40de90:	ldr	x9, [sp, #8]
  40de94:	cmp	x8, x9
  40de98:	b.cs	40ded0 <sqrt@plt+0xc0c0>  // b.hs, b.nlast
  40de9c:	ldur	x0, [x29, #-8]
  40dea0:	ldr	x1, [sp, #16]
  40dea4:	bl	40fc64 <sqrt@plt+0xde54>
  40dea8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40deac:	add	x8, x8, #0x4f0
  40deb0:	ldr	x8, [x8]
  40deb4:	ldr	w9, [x8, #8]
  40deb8:	add	w9, w9, w0
  40debc:	str	w9, [x8, #8]
  40dec0:	ldr	x8, [sp, #16]
  40dec4:	add	x8, x8, #0x2
  40dec8:	str	x8, [sp, #16]
  40decc:	b	40de8c <sqrt@plt+0xc07c>
  40ded0:	mov	x8, #0x1                   	// #1
  40ded4:	str	x8, [sp, #16]
  40ded8:	ldr	x8, [sp, #16]
  40dedc:	ldr	x9, [sp, #8]
  40dee0:	cmp	x8, x9
  40dee4:	b.cs	40df1c <sqrt@plt+0xc10c>  // b.hs, b.nlast
  40dee8:	ldur	x0, [x29, #-8]
  40deec:	ldr	x1, [sp, #16]
  40def0:	bl	40fc64 <sqrt@plt+0xde54>
  40def4:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40def8:	add	x8, x8, #0x4f0
  40defc:	ldr	x8, [x8]
  40df00:	ldr	w9, [x8, #12]
  40df04:	add	w9, w9, w0
  40df08:	str	w9, [x8, #12]
  40df0c:	ldr	x8, [sp, #16]
  40df10:	add	x8, x8, #0x2
  40df14:	str	x8, [sp, #16]
  40df18:	b	40ded8 <sqrt@plt+0xc0c8>
  40df1c:	ldp	x29, x30, [sp, #32]
  40df20:	add	sp, sp, #0x30
  40df24:	ret
  40df28:	sub	sp, sp, #0x40
  40df2c:	stp	x29, x30, [sp, #48]
  40df30:	add	x29, sp, #0x30
  40df34:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  40df38:	add	x1, x1, #0x3df
  40df3c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40df40:	add	x8, x8, #0x4b8
  40df44:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40df48:	add	x9, x9, #0x30
  40df4c:	stur	x0, [x29, #-8]
  40df50:	ldur	x0, [x29, #-8]
  40df54:	str	x8, [sp, #16]
  40df58:	str	x9, [sp, #8]
  40df5c:	bl	401ca0 <strcmp@plt>
  40df60:	cbnz	w0, 40df74 <sqrt@plt+0xc164>
  40df64:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  40df68:	add	x8, x8, #0x125
  40df6c:	stur	x8, [x29, #-16]
  40df70:	b	40df7c <sqrt@plt+0xc16c>
  40df74:	ldur	x8, [x29, #-8]
  40df78:	stur	x8, [x29, #-16]
  40df7c:	ldur	x0, [x29, #-16]
  40df80:	bl	4019e0 <strlen@plt>
  40df84:	add	x8, x0, #0x1
  40df88:	str	x8, [sp, #24]
  40df8c:	ldr	x8, [sp, #16]
  40df90:	ldr	x9, [x8]
  40df94:	cbz	x9, 40dfa4 <sqrt@plt+0xc194>
  40df98:	ldr	x8, [sp, #16]
  40df9c:	ldr	x0, [x8]
  40dfa0:	bl	401a80 <free@plt>
  40dfa4:	ldr	x0, [sp, #24]
  40dfa8:	bl	401ce0 <malloc@plt>
  40dfac:	ldr	x8, [sp, #16]
  40dfb0:	str	x0, [x8]
  40dfb4:	ldr	x9, [x8]
  40dfb8:	cbnz	x9, 40dfd4 <sqrt@plt+0xc1c4>
  40dfbc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40dfc0:	add	x0, x0, #0x136
  40dfc4:	ldr	x1, [sp, #8]
  40dfc8:	ldr	x2, [sp, #8]
  40dfcc:	ldr	x3, [sp, #8]
  40dfd0:	bl	412740 <sqrt@plt+0x10930>
  40dfd4:	ldr	x8, [sp, #16]
  40dfd8:	ldr	x0, [x8]
  40dfdc:	ldur	x1, [x29, #-16]
  40dfe0:	ldr	x2, [sp, #24]
  40dfe4:	bl	401bd0 <strncpy@plt>
  40dfe8:	ldp	x29, x30, [sp, #48]
  40dfec:	add	sp, sp, #0x40
  40dff0:	ret
  40dff4:	sub	sp, sp, #0x40
  40dff8:	stp	x29, x30, [sp, #48]
  40dffc:	add	x29, sp, #0x30
  40e000:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  40e004:	add	x1, x1, #0x3df
  40e008:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e00c:	add	x8, x8, #0x4c0
  40e010:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40e014:	add	x9, x9, #0x30
  40e018:	stur	x0, [x29, #-8]
  40e01c:	ldur	x0, [x29, #-8]
  40e020:	str	x8, [sp, #16]
  40e024:	str	x9, [sp, #8]
  40e028:	bl	401ca0 <strcmp@plt>
  40e02c:	cbnz	w0, 40e040 <sqrt@plt+0xc230>
  40e030:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  40e034:	add	x8, x8, #0x125
  40e038:	stur	x8, [x29, #-16]
  40e03c:	b	40e048 <sqrt@plt+0xc238>
  40e040:	ldur	x8, [x29, #-8]
  40e044:	stur	x8, [x29, #-16]
  40e048:	ldur	x0, [x29, #-16]
  40e04c:	bl	4019e0 <strlen@plt>
  40e050:	add	x8, x0, #0x1
  40e054:	str	x8, [sp, #24]
  40e058:	ldr	x8, [sp, #16]
  40e05c:	ldr	x9, [x8]
  40e060:	cbz	x9, 40e070 <sqrt@plt+0xc260>
  40e064:	ldr	x8, [sp, #16]
  40e068:	ldr	x0, [x8]
  40e06c:	bl	401a80 <free@plt>
  40e070:	ldr	x0, [sp, #24]
  40e074:	bl	401ce0 <malloc@plt>
  40e078:	ldr	x8, [sp, #16]
  40e07c:	str	x0, [x8]
  40e080:	ldr	x9, [x8]
  40e084:	cbnz	x9, 40e0a0 <sqrt@plt+0xc290>
  40e088:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40e08c:	add	x0, x0, #0x136
  40e090:	ldr	x1, [sp, #8]
  40e094:	ldr	x2, [sp, #8]
  40e098:	ldr	x3, [sp, #8]
  40e09c:	bl	412740 <sqrt@plt+0x10930>
  40e0a0:	ldr	x8, [sp, #16]
  40e0a4:	ldr	x0, [x8]
  40e0a8:	ldur	x1, [x29, #-16]
  40e0ac:	ldr	x2, [sp, #24]
  40e0b0:	bl	401bd0 <strncpy@plt>
  40e0b4:	ldp	x29, x30, [sp, #48]
  40e0b8:	add	sp, sp, #0x40
  40e0bc:	ret
  40e0c0:	sub	sp, sp, #0x60
  40e0c4:	stp	x29, x30, [sp, #80]
  40e0c8:	add	x29, sp, #0x50
  40e0cc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e0d0:	add	x8, x8, #0x4d8
  40e0d4:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e0d8:	add	x9, x9, #0x4f0
  40e0dc:	sub	x10, x29, #0x4
  40e0e0:	stur	w0, [x29, #-4]
  40e0e4:	stur	x1, [x29, #-16]
  40e0e8:	ldur	x0, [x29, #-16]
  40e0ec:	stur	x8, [x29, #-32]
  40e0f0:	str	x9, [sp, #40]
  40e0f4:	str	x10, [sp, #32]
  40e0f8:	bl	40fa18 <sqrt@plt+0xdc08>
  40e0fc:	stur	w0, [x29, #-20]
  40e100:	ldur	x8, [x29, #-32]
  40e104:	ldr	x9, [x8]
  40e108:	ldr	x0, [sp, #32]
  40e10c:	str	x9, [sp, #24]
  40e110:	bl	40fa30 <sqrt@plt+0xdc20>
  40e114:	ldur	x8, [x29, #-16]
  40e118:	str	w0, [sp, #20]
  40e11c:	mov	x0, x8
  40e120:	bl	40fcd0 <sqrt@plt+0xdec0>
  40e124:	ldur	w3, [x29, #-20]
  40e128:	ldr	x8, [sp, #40]
  40e12c:	ldr	x4, [x8]
  40e130:	ldr	x9, [sp, #24]
  40e134:	ldr	x10, [x9]
  40e138:	ldr	x10, [x10, #24]
  40e13c:	str	x0, [sp, #8]
  40e140:	mov	x0, x9
  40e144:	ldr	w1, [sp, #20]
  40e148:	ldr	x2, [sp, #8]
  40e14c:	blr	x10
  40e150:	ldp	x29, x30, [sp, #80]
  40e154:	add	sp, sp, #0x60
  40e158:	ret
  40e15c:	sub	sp, sp, #0x30
  40e160:	stp	x29, x30, [sp, #32]
  40e164:	add	x29, sp, #0x20
  40e168:	mov	w8, #0x1                   	// #1
  40e16c:	sturb	w8, [x29, #-1]
  40e170:	bl	40fa48 <sqrt@plt+0xdc38>
  40e174:	stur	w0, [x29, #-8]
  40e178:	ldur	w8, [x29, #-8]
  40e17c:	stur	w8, [x29, #-12]
  40e180:	ldur	w8, [x29, #-12]
  40e184:	mov	w0, w8
  40e188:	bl	40fb3c <sqrt@plt+0xdd2c>
  40e18c:	tbnz	w0, #0, 40e194 <sqrt@plt+0xc384>
  40e190:	b	40e1a8 <sqrt@plt+0xc398>
  40e194:	bl	40fa48 <sqrt@plt+0xdc38>
  40e198:	str	w0, [sp, #16]
  40e19c:	ldr	w8, [sp, #16]
  40e1a0:	stur	w8, [x29, #-8]
  40e1a4:	b	40e178 <sqrt@plt+0xc368>
  40e1a8:	sub	x0, x29, #0x8
  40e1ac:	bl	40fa30 <sqrt@plt+0xdc20>
  40e1b0:	mov	w8, #0xffffffff            	// #-1
  40e1b4:	cmp	w0, w8
  40e1b8:	str	w0, [sp, #12]
  40e1bc:	b.eq	40e20c <sqrt@plt+0xc3fc>  // b.none
  40e1c0:	b	40e1c4 <sqrt@plt+0xc3b4>
  40e1c4:	ldr	w8, [sp, #12]
  40e1c8:	cmp	w8, #0xa
  40e1cc:	b.eq	40e1f4 <sqrt@plt+0xc3e4>  // b.none
  40e1d0:	b	40e1d4 <sqrt@plt+0xc3c4>
  40e1d4:	ldr	w8, [sp, #12]
  40e1d8:	cmp	w8, #0x23
  40e1dc:	cset	w9, eq  // eq = none
  40e1e0:	eor	w9, w9, #0x1
  40e1e4:	tbnz	w9, #0, 40e210 <sqrt@plt+0xc400>
  40e1e8:	b	40e1ec <sqrt@plt+0xc3dc>
  40e1ec:	bl	40ddf4 <sqrt@plt+0xbfe4>
  40e1f0:	b	40e21c <sqrt@plt+0xc40c>
  40e1f4:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e1f8:	add	x8, x8, #0x4c8
  40e1fc:	ldr	w9, [x8]
  40e200:	add	w9, w9, #0x1
  40e204:	str	w9, [x8]
  40e208:	b	40e21c <sqrt@plt+0xc40c>
  40e20c:	b	40e21c <sqrt@plt+0xc40c>
  40e210:	mov	w8, #0x0                   	// #0
  40e214:	sturb	w8, [x29, #-1]
  40e218:	bl	40ddf4 <sqrt@plt+0xbfe4>
  40e21c:	ldurb	w8, [x29, #-1]
  40e220:	and	w0, w8, #0x1
  40e224:	ldp	x29, x30, [sp, #32]
  40e228:	add	sp, sp, #0x30
  40e22c:	ret
  40e230:	sub	sp, sp, #0x30
  40e234:	stp	x29, x30, [sp, #32]
  40e238:	add	x29, sp, #0x20
  40e23c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e240:	add	x8, x8, #0x4c8
  40e244:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40e248:	add	x9, x9, #0x30
  40e24c:	mov	w10, #0x1                   	// #1
  40e250:	str	x8, [sp, #16]
  40e254:	str	x9, [sp, #8]
  40e258:	str	w10, [sp, #4]
  40e25c:	bl	40e15c <sqrt@plt+0xc34c>
  40e260:	ldr	w10, [sp, #4]
  40e264:	and	w11, w0, w10
  40e268:	sturb	w11, [x29, #-1]
  40e26c:	ldurb	w11, [x29, #-1]
  40e270:	tbnz	w11, #0, 40e2ac <sqrt@plt+0xc49c>
  40e274:	ldr	x8, [sp, #16]
  40e278:	ldr	w9, [x8]
  40e27c:	subs	w9, w9, #0x1
  40e280:	str	w9, [x8]
  40e284:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40e288:	add	x0, x0, #0x85
  40e28c:	ldr	x1, [sp, #8]
  40e290:	ldr	x2, [sp, #8]
  40e294:	ldr	x3, [sp, #8]
  40e298:	bl	412650 <sqrt@plt+0x10840>
  40e29c:	ldr	x8, [sp, #16]
  40e2a0:	ldr	w9, [x8]
  40e2a4:	add	w9, w9, #0x1
  40e2a8:	str	w9, [x8]
  40e2ac:	ldp	x29, x30, [sp, #32]
  40e2b0:	add	sp, sp, #0x30
  40e2b4:	ret
  40e2b8:	sub	sp, sp, #0x30
  40e2bc:	stp	x29, x30, [sp, #32]
  40e2c0:	add	x29, sp, #0x20
  40e2c4:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e2c8:	add	x8, x8, #0x4c8
  40e2cc:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40e2d0:	add	x9, x9, #0x30
  40e2d4:	mov	w10, #0x1                   	// #1
  40e2d8:	str	x8, [sp, #16]
  40e2dc:	str	x9, [sp, #8]
  40e2e0:	str	w10, [sp, #4]
  40e2e4:	bl	40e15c <sqrt@plt+0xc34c>
  40e2e8:	ldr	w10, [sp, #4]
  40e2ec:	and	w11, w0, w10
  40e2f0:	sturb	w11, [x29, #-1]
  40e2f4:	ldurb	w11, [x29, #-1]
  40e2f8:	tbnz	w11, #0, 40e334 <sqrt@plt+0xc524>
  40e2fc:	ldr	x8, [sp, #16]
  40e300:	ldr	w9, [x8]
  40e304:	subs	w9, w9, #0x1
  40e308:	str	w9, [x8]
  40e30c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40e310:	add	x0, x0, #0x156
  40e314:	ldr	x1, [sp, #8]
  40e318:	ldr	x2, [sp, #8]
  40e31c:	ldr	x3, [sp, #8]
  40e320:	bl	4126fc <sqrt@plt+0x108ec>
  40e324:	ldr	x8, [sp, #16]
  40e328:	ldr	w9, [x8]
  40e32c:	add	w9, w9, #0x1
  40e330:	str	w9, [x8]
  40e334:	ldp	x29, x30, [sp, #32]
  40e338:	add	sp, sp, #0x30
  40e33c:	ret
  40e340:	stp	x29, x30, [sp, #-16]!
  40e344:	mov	x29, sp
  40e348:	bl	40e2b8 <sqrt@plt+0xc4a8>
  40e34c:	ldp	x29, x30, [sp], #16
  40e350:	ret
  40e354:	sub	sp, sp, #0x70
  40e358:	stp	x29, x30, [sp, #96]
  40e35c:	add	x29, sp, #0x60
  40e360:	sub	x8, x29, #0x2c
  40e364:	stur	x0, [x29, #-8]
  40e368:	stur	wzr, [x29, #-12]
  40e36c:	stur	wzr, [x29, #-16]
  40e370:	stur	wzr, [x29, #-20]
  40e374:	stur	wzr, [x29, #-24]
  40e378:	stur	wzr, [x29, #-28]
  40e37c:	stur	wzr, [x29, #-32]
  40e380:	stur	wzr, [x29, #-36]
  40e384:	stur	wzr, [x29, #-40]
  40e388:	str	x8, [sp, #24]
  40e38c:	bl	40dac4 <sqrt@plt+0xbcb4>
  40e390:	stur	w0, [x29, #-44]
  40e394:	ldr	x0, [sp, #24]
  40e398:	bl	40fa30 <sqrt@plt+0xdc20>
  40e39c:	subs	w9, w0, #0x63
  40e3a0:	mov	w8, w9
  40e3a4:	ubfx	x8, x8, #0, #32
  40e3a8:	cmp	x8, #0xf
  40e3ac:	str	x8, [sp, #16]
  40e3b0:	b.hi	40e48c <sqrt@plt+0xc67c>  // b.pmore
  40e3b4:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40e3b8:	add	x8, x8, #0xc90
  40e3bc:	ldr	x11, [sp, #16]
  40e3c0:	ldrsw	x10, [x8, x11, lsl #2]
  40e3c4:	add	x9, x8, x10
  40e3c8:	br	x9
  40e3cc:	bl	40d044 <sqrt@plt+0xb234>
  40e3d0:	stur	w0, [x29, #-28]
  40e3d4:	bl	40d044 <sqrt@plt+0xb234>
  40e3d8:	stur	w0, [x29, #-32]
  40e3dc:	bl	40d044 <sqrt@plt+0xb234>
  40e3e0:	stur	w0, [x29, #-36]
  40e3e4:	ldur	x0, [x29, #-8]
  40e3e8:	ldur	w1, [x29, #-28]
  40e3ec:	ldur	w2, [x29, #-32]
  40e3f0:	ldur	w3, [x29, #-36]
  40e3f4:	bl	410d8c <sqrt@plt+0xef7c>
  40e3f8:	b	40e4cc <sqrt@plt+0xc6bc>
  40e3fc:	ldur	x0, [x29, #-8]
  40e400:	bl	410cbc <sqrt@plt+0xeeac>
  40e404:	b	40e4cc <sqrt@plt+0xc6bc>
  40e408:	bl	40d044 <sqrt@plt+0xb234>
  40e40c:	stur	w0, [x29, #-12]
  40e410:	ldur	x0, [x29, #-8]
  40e414:	ldur	w1, [x29, #-12]
  40e418:	bl	410e9c <sqrt@plt+0xf08c>
  40e41c:	b	40e4cc <sqrt@plt+0xc6bc>
  40e420:	bl	40d044 <sqrt@plt+0xb234>
  40e424:	stur	w0, [x29, #-28]
  40e428:	bl	40d044 <sqrt@plt+0xb234>
  40e42c:	stur	w0, [x29, #-32]
  40e430:	bl	40d044 <sqrt@plt+0xb234>
  40e434:	stur	w0, [x29, #-36]
  40e438:	bl	40d044 <sqrt@plt+0xb234>
  40e43c:	stur	w0, [x29, #-40]
  40e440:	ldur	x0, [x29, #-8]
  40e444:	ldur	w1, [x29, #-28]
  40e448:	ldur	w2, [x29, #-32]
  40e44c:	ldur	w3, [x29, #-36]
  40e450:	ldur	w4, [x29, #-40]
  40e454:	bl	410e08 <sqrt@plt+0xeff8>
  40e458:	b	40e4cc <sqrt@plt+0xc6bc>
  40e45c:	bl	40d044 <sqrt@plt+0xb234>
  40e460:	stur	w0, [x29, #-16]
  40e464:	bl	40d044 <sqrt@plt+0xb234>
  40e468:	stur	w0, [x29, #-20]
  40e46c:	bl	40d044 <sqrt@plt+0xb234>
  40e470:	stur	w0, [x29, #-24]
  40e474:	ldur	x0, [x29, #-8]
  40e478:	ldur	w1, [x29, #-16]
  40e47c:	ldur	w2, [x29, #-20]
  40e480:	ldur	w3, [x29, #-24]
  40e484:	bl	410cd4 <sqrt@plt+0xeec4>
  40e488:	b	40e4cc <sqrt@plt+0xc6bc>
  40e48c:	sub	x0, x29, #0x2c
  40e490:	bl	40fa30 <sqrt@plt+0xdc20>
  40e494:	add	x8, sp, #0x20
  40e498:	str	w0, [sp, #12]
  40e49c:	mov	x0, x8
  40e4a0:	ldr	w1, [sp, #12]
  40e4a4:	str	x8, [sp]
  40e4a8:	bl	4122e0 <sqrt@plt+0x104d0>
  40e4ac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40e4b0:	add	x0, x0, #0x179
  40e4b4:	ldr	x1, [sp]
  40e4b8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40e4bc:	add	x8, x8, #0x30
  40e4c0:	mov	x2, x8
  40e4c4:	mov	x3, x8
  40e4c8:	bl	412650 <sqrt@plt+0x10840>
  40e4cc:	ldp	x29, x30, [sp, #96]
  40e4d0:	add	sp, sp, #0x70
  40e4d4:	ret
  40e4d8:	sub	sp, sp, #0x140
  40e4dc:	stp	x29, x30, [sp, #288]
  40e4e0:	str	x28, [sp, #304]
  40e4e4:	add	x29, sp, #0x120
  40e4e8:	sub	x8, x29, #0x10
  40e4ec:	adrp	x9, 40c000 <sqrt@plt+0xa1f0>
  40e4f0:	add	x9, x9, #0xae4
  40e4f4:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e4f8:	add	x10, x10, #0x4f0
  40e4fc:	sub	x0, x29, #0x4
  40e500:	str	x8, [sp, #120]
  40e504:	str	x9, [sp, #112]
  40e508:	str	x10, [sp, #104]
  40e50c:	str	x0, [sp, #96]
  40e510:	bl	40dac4 <sqrt@plt+0xbcb4>
  40e514:	stur	w0, [x29, #-4]
  40e518:	ldr	x0, [sp, #96]
  40e51c:	bl	40fa30 <sqrt@plt+0xdc20>
  40e520:	subs	w11, w0, #0x43
  40e524:	mov	w8, w11
  40e528:	ubfx	x8, x8, #0, #32
  40e52c:	cmp	x8, #0x3b
  40e530:	str	x8, [sp, #88]
  40e534:	b.hi	40e550 <sqrt@plt+0xc740>  // b.pmore
  40e538:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40e53c:	add	x8, x8, #0xcd0
  40e540:	ldr	x11, [sp, #88]
  40e544:	ldrsw	x10, [x8, x11, lsl #2]
  40e548:	add	x9, x8, x10
  40e54c:	br	x9
  40e550:	bl	40d8a0 <sqrt@plt+0xba90>
  40e554:	ldr	x8, [sp, #120]
  40e558:	str	x0, [x8]
  40e55c:	ldur	w9, [x29, #-4]
  40e560:	stur	w9, [x29, #-20]
  40e564:	ldr	x1, [x8]
  40e568:	ldur	w9, [x29, #-20]
  40e56c:	mov	w0, w9
  40e570:	bl	40e0c0 <sqrt@plt+0xc2b0>
  40e574:	ldr	x8, [sp, #120]
  40e578:	ldr	x0, [x8]
  40e57c:	bl	40de6c <sqrt@plt+0xc05c>
  40e580:	ldr	x8, [sp, #120]
  40e584:	ldr	x10, [x8]
  40e588:	str	x10, [sp, #80]
  40e58c:	cbz	x10, 40e5a4 <sqrt@plt+0xc794>
  40e590:	ldr	x0, [sp, #80]
  40e594:	ldr	x8, [sp, #112]
  40e598:	blr	x8
  40e59c:	ldr	x0, [sp, #80]
  40e5a0:	bl	41b668 <_ZdlPv@@Base>
  40e5a4:	b	40e95c <sqrt@plt+0xcb4c>
  40e5a8:	mov	x0, #0x4                   	// #4
  40e5ac:	bl	40d2cc <sqrt@plt+0xb4bc>
  40e5b0:	stur	x0, [x29, #-32]
  40e5b4:	ldur	w8, [x29, #-4]
  40e5b8:	stur	w8, [x29, #-36]
  40e5bc:	ldur	x1, [x29, #-32]
  40e5c0:	ldur	w8, [x29, #-36]
  40e5c4:	mov	w0, w8
  40e5c8:	bl	40e0c0 <sqrt@plt+0xc2b0>
  40e5cc:	ldur	x0, [x29, #-32]
  40e5d0:	bl	40de6c <sqrt@plt+0xc05c>
  40e5d4:	ldur	x9, [x29, #-32]
  40e5d8:	str	x9, [sp, #72]
  40e5dc:	cbz	x9, 40e5f4 <sqrt@plt+0xc7e4>
  40e5e0:	ldr	x0, [sp, #72]
  40e5e4:	ldr	x8, [sp, #112]
  40e5e8:	blr	x8
  40e5ec:	ldr	x0, [sp, #72]
  40e5f0:	bl	41b668 <_ZdlPv@@Base>
  40e5f4:	b	40e95c <sqrt@plt+0xcb4c>
  40e5f8:	mov	x0, #0x1                   	// #1
  40e5fc:	bl	40d2cc <sqrt@plt+0xb4bc>
  40e600:	stur	x0, [x29, #-48]
  40e604:	ldur	w8, [x29, #-4]
  40e608:	stur	w8, [x29, #-52]
  40e60c:	ldur	x1, [x29, #-48]
  40e610:	ldur	w8, [x29, #-52]
  40e614:	mov	w0, w8
  40e618:	bl	40e0c0 <sqrt@plt+0xc2b0>
  40e61c:	ldur	x0, [x29, #-48]
  40e620:	mov	x9, xzr
  40e624:	mov	x1, x9
  40e628:	bl	40fc64 <sqrt@plt+0xde54>
  40e62c:	ldr	x9, [sp, #104]
  40e630:	ldr	x10, [x9]
  40e634:	ldr	w8, [x10, #8]
  40e638:	add	w8, w8, w0
  40e63c:	str	w8, [x10, #8]
  40e640:	ldur	x10, [x29, #-48]
  40e644:	str	x10, [sp, #64]
  40e648:	cbz	x10, 40e660 <sqrt@plt+0xc850>
  40e64c:	ldr	x0, [sp, #64]
  40e650:	ldr	x8, [sp, #112]
  40e654:	blr	x8
  40e658:	ldr	x0, [sp, #64]
  40e65c:	bl	41b668 <_ZdlPv@@Base>
  40e660:	b	40e95c <sqrt@plt+0xcb4c>
  40e664:	mov	x0, #0x1                   	// #1
  40e668:	bl	40d3c0 <sqrt@plt+0xb5b0>
  40e66c:	stur	x0, [x29, #-64]
  40e670:	ldur	w8, [x29, #-4]
  40e674:	stur	w8, [x29, #-68]
  40e678:	ldur	x1, [x29, #-64]
  40e67c:	ldur	w8, [x29, #-68]
  40e680:	mov	w0, w8
  40e684:	bl	40e0c0 <sqrt@plt+0xc2b0>
  40e688:	ldur	x0, [x29, #-64]
  40e68c:	mov	x9, xzr
  40e690:	mov	x1, x9
  40e694:	bl	40fc64 <sqrt@plt+0xde54>
  40e698:	ldr	x9, [sp, #104]
  40e69c:	ldr	x10, [x9]
  40e6a0:	ldr	w8, [x10, #8]
  40e6a4:	add	w8, w8, w0
  40e6a8:	str	w8, [x10, #8]
  40e6ac:	ldur	x10, [x29, #-64]
  40e6b0:	str	x10, [sp, #56]
  40e6b4:	cbz	x10, 40e6cc <sqrt@plt+0xc8bc>
  40e6b8:	ldr	x0, [sp, #56]
  40e6bc:	ldr	x8, [sp, #112]
  40e6c0:	blr	x8
  40e6c4:	ldr	x0, [sp, #56]
  40e6c8:	bl	41b668 <_ZdlPv@@Base>
  40e6cc:	b	40e95c <sqrt@plt+0xcb4c>
  40e6d0:	mov	x0, #0x2                   	// #2
  40e6d4:	bl	40d2cc <sqrt@plt+0xb4bc>
  40e6d8:	stur	x0, [x29, #-80]
  40e6dc:	ldur	w8, [x29, #-4]
  40e6e0:	stur	w8, [x29, #-84]
  40e6e4:	ldur	x1, [x29, #-80]
  40e6e8:	ldur	w8, [x29, #-84]
  40e6ec:	mov	w0, w8
  40e6f0:	bl	40e0c0 <sqrt@plt+0xc2b0>
  40e6f4:	ldur	x0, [x29, #-80]
  40e6f8:	mov	x9, xzr
  40e6fc:	mov	x1, x9
  40e700:	bl	40fc64 <sqrt@plt+0xde54>
  40e704:	ldr	x9, [sp, #104]
  40e708:	ldr	x10, [x9]
  40e70c:	ldr	w8, [x10, #8]
  40e710:	add	w8, w8, w0
  40e714:	str	w8, [x10, #8]
  40e718:	ldur	x10, [x29, #-80]
  40e71c:	str	x10, [sp, #48]
  40e720:	cbz	x10, 40e738 <sqrt@plt+0xc928>
  40e724:	ldr	x0, [sp, #48]
  40e728:	ldr	x8, [sp, #112]
  40e72c:	blr	x8
  40e730:	ldr	x0, [sp, #48]
  40e734:	bl	41b668 <_ZdlPv@@Base>
  40e738:	b	40e95c <sqrt@plt+0xcb4c>
  40e73c:	bl	40d0ac <sqrt@plt+0xb29c>
  40e740:	stur	w0, [x29, #-88]
  40e744:	ldur	w8, [x29, #-88]
  40e748:	cmp	w8, #0x0
  40e74c:	cset	w8, lt  // lt = tstop
  40e750:	tbnz	w8, #0, 40e784 <sqrt@plt+0xc974>
  40e754:	ldur	w8, [x29, #-88]
  40e758:	cmp	w8, #0x3e8
  40e75c:	b.gt	40e784 <sqrt@plt+0xc974>
  40e760:	ldur	w0, [x29, #-88]
  40e764:	bl	40cf34 <sqrt@plt+0xb124>
  40e768:	stur	w0, [x29, #-92]
  40e76c:	ldr	x8, [sp, #104]
  40e770:	ldr	x9, [x8]
  40e774:	ldr	x0, [x9, #32]
  40e778:	ldur	w1, [x29, #-92]
  40e77c:	bl	410e9c <sqrt@plt+0xf08c>
  40e780:	b	40e7f0 <sqrt@plt+0xc9e0>
  40e784:	ldr	x8, [sp, #104]
  40e788:	ldr	x9, [x8]
  40e78c:	ldr	x9, [x9, #32]
  40e790:	str	x9, [sp, #40]
  40e794:	cbz	x9, 40e7a8 <sqrt@plt+0xc998>
  40e798:	ldr	x0, [sp, #40]
  40e79c:	bl	410a70 <sqrt@plt+0xec60>
  40e7a0:	ldr	x0, [sp, #40]
  40e7a4:	bl	41b668 <_ZdlPv@@Base>
  40e7a8:	mov	x0, #0x28                  	// #40
  40e7ac:	bl	41b590 <_Znwm@@Base>
  40e7b0:	ldr	x8, [sp, #104]
  40e7b4:	ldr	x9, [x8]
  40e7b8:	ldr	x1, [x9, #24]
  40e7bc:	str	x0, [sp, #32]
  40e7c0:	bl	4109f4 <sqrt@plt+0xebe4>
  40e7c4:	b	40e7c8 <sqrt@plt+0xc9b8>
  40e7c8:	ldr	x8, [sp, #104]
  40e7cc:	ldr	x9, [x8]
  40e7d0:	ldr	x10, [sp, #32]
  40e7d4:	str	x10, [x9, #32]
  40e7d8:	b	40e7f0 <sqrt@plt+0xc9e0>
  40e7dc:	stur	x0, [x29, #-104]
  40e7e0:	stur	w1, [x29, #-108]
  40e7e4:	ldr	x0, [sp, #32]
  40e7e8:	bl	41b668 <_ZdlPv@@Base>
  40e7ec:	b	40e96c <sqrt@plt+0xcb5c>
  40e7f0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e7f4:	add	x8, x8, #0x4d8
  40e7f8:	ldr	x8, [x8]
  40e7fc:	ldr	x9, [sp, #104]
  40e800:	ldr	x1, [x9]
  40e804:	ldr	x10, [x8]
  40e808:	ldr	x10, [x10, #40]
  40e80c:	mov	x0, x8
  40e810:	blr	x10
  40e814:	bl	40d0ac <sqrt@plt+0xb29c>
  40e818:	ldur	w11, [x29, #-88]
  40e81c:	ldr	x8, [sp, #104]
  40e820:	ldr	x9, [x8]
  40e824:	ldr	w12, [x9, #8]
  40e828:	add	w11, w12, w11
  40e82c:	str	w11, [x9, #8]
  40e830:	bl	40e340 <sqrt@plt+0xc530>
  40e834:	b	40e95c <sqrt@plt+0xcb4c>
  40e838:	ldr	x8, [sp, #104]
  40e83c:	ldr	x9, [x8]
  40e840:	ldr	x0, [x9, #32]
  40e844:	bl	40e354 <sqrt@plt+0xc544>
  40e848:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e84c:	add	x8, x8, #0x4d8
  40e850:	ldr	x8, [x8]
  40e854:	ldr	x9, [sp, #104]
  40e858:	ldr	x1, [x9]
  40e85c:	ldr	x10, [x8]
  40e860:	ldr	x10, [x10, #40]
  40e864:	mov	x0, x8
  40e868:	blr	x10
  40e86c:	bl	40e340 <sqrt@plt+0xc530>
  40e870:	b	40e95c <sqrt@plt+0xcb4c>
  40e874:	mov	x0, #0x2                   	// #2
  40e878:	bl	40d2cc <sqrt@plt+0xb4bc>
  40e87c:	stur	x0, [x29, #-120]
  40e880:	ldur	w8, [x29, #-4]
  40e884:	stur	w8, [x29, #-124]
  40e888:	ldur	x1, [x29, #-120]
  40e88c:	ldur	w8, [x29, #-124]
  40e890:	mov	w0, w8
  40e894:	bl	40e0c0 <sqrt@plt+0xc2b0>
  40e898:	ldur	x0, [x29, #-120]
  40e89c:	bl	40de6c <sqrt@plt+0xc05c>
  40e8a0:	ldur	x9, [x29, #-120]
  40e8a4:	str	x9, [sp, #24]
  40e8a8:	cbz	x9, 40e8c0 <sqrt@plt+0xcab0>
  40e8ac:	ldr	x0, [sp, #24]
  40e8b0:	ldr	x8, [sp, #112]
  40e8b4:	blr	x8
  40e8b8:	ldr	x0, [sp, #24]
  40e8bc:	bl	41b668 <_ZdlPv@@Base>
  40e8c0:	b	40e95c <sqrt@plt+0xcb4c>
  40e8c4:	bl	40d8a0 <sqrt@plt+0xba90>
  40e8c8:	stur	x0, [x29, #-136]
  40e8cc:	ldur	w8, [x29, #-4]
  40e8d0:	stur	w8, [x29, #-140]
  40e8d4:	ldur	x1, [x29, #-136]
  40e8d8:	ldur	w8, [x29, #-140]
  40e8dc:	mov	w0, w8
  40e8e0:	bl	40e0c0 <sqrt@plt+0xc2b0>
  40e8e4:	ldur	x0, [x29, #-136]
  40e8e8:	bl	40de6c <sqrt@plt+0xc05c>
  40e8ec:	ldur	x9, [x29, #-136]
  40e8f0:	str	x9, [sp, #16]
  40e8f4:	cbz	x9, 40e90c <sqrt@plt+0xcafc>
  40e8f8:	ldr	x0, [sp, #16]
  40e8fc:	ldr	x8, [sp, #112]
  40e900:	blr	x8
  40e904:	ldr	x0, [sp, #16]
  40e908:	bl	41b668 <_ZdlPv@@Base>
  40e90c:	b	40e95c <sqrt@plt+0xcb4c>
  40e910:	mov	x0, #0x1                   	// #1
  40e914:	bl	40d3c0 <sqrt@plt+0xb5b0>
  40e918:	str	x0, [sp, #136]
  40e91c:	ldur	w8, [x29, #-4]
  40e920:	str	w8, [sp, #132]
  40e924:	ldr	x1, [sp, #136]
  40e928:	ldr	w8, [sp, #132]
  40e92c:	mov	w0, w8
  40e930:	bl	40e0c0 <sqrt@plt+0xc2b0>
  40e934:	ldr	x0, [sp, #136]
  40e938:	bl	40de6c <sqrt@plt+0xc05c>
  40e93c:	ldr	x9, [sp, #136]
  40e940:	str	x9, [sp, #8]
  40e944:	cbz	x9, 40e95c <sqrt@plt+0xcb4c>
  40e948:	ldr	x0, [sp, #8]
  40e94c:	ldr	x8, [sp, #112]
  40e950:	blr	x8
  40e954:	ldr	x0, [sp, #8]
  40e958:	bl	41b668 <_ZdlPv@@Base>
  40e95c:	ldr	x28, [sp, #304]
  40e960:	ldp	x29, x30, [sp, #288]
  40e964:	add	sp, sp, #0x140
  40e968:	ret
  40e96c:	ldur	x0, [x29, #-104]
  40e970:	bl	401d70 <_Unwind_Resume@plt>
  40e974:	sub	sp, sp, #0xb0
  40e978:	stp	x29, x30, [sp, #160]
  40e97c:	add	x29, sp, #0xa0
  40e980:	mov	w8, #0x0                   	// #0
  40e984:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e988:	add	x9, x9, #0x4d8
  40e98c:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40e990:	add	x10, x10, #0x4f0
  40e994:	adrp	x11, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40e998:	add	x11, x11, #0x30
  40e99c:	sturb	w8, [x29, #-1]
  40e9a0:	str	x9, [sp, #80]
  40e9a4:	str	x10, [sp, #72]
  40e9a8:	str	x11, [sp, #64]
  40e9ac:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40e9b0:	stur	x0, [x29, #-16]
  40e9b4:	ldur	x9, [x29, #-16]
  40e9b8:	ldrb	w8, [x9]
  40e9bc:	sturb	w8, [x29, #-17]
  40e9c0:	ldurb	w8, [x29, #-17]
  40e9c4:	subs	w8, w8, #0x46
  40e9c8:	mov	w9, w8
  40e9cc:	ubfx	x9, x9, #0, #32
  40e9d0:	cmp	x9, #0x2f
  40e9d4:	str	x9, [sp, #56]
  40e9d8:	b.hi	40ec68 <sqrt@plt+0xce58>  // b.pmore
  40e9dc:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40e9e0:	add	x8, x8, #0xdc0
  40e9e4:	ldr	x11, [sp, #56]
  40e9e8:	ldrsw	x10, [x8, x11, lsl #2]
  40e9ec:	add	x9, x8, x10
  40e9f0:	br	x9
  40e9f4:	bl	40d0ac <sqrt@plt+0xb29c>
  40e9f8:	stur	w0, [x29, #-24]
  40e9fc:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40ea00:	stur	x0, [x29, #-32]
  40ea04:	ldr	x8, [sp, #80]
  40ea08:	ldr	x0, [x8]
  40ea0c:	ldur	w1, [x29, #-24]
  40ea10:	ldur	x2, [x29, #-32]
  40ea14:	bl	40ff50 <sqrt@plt+0xe140>
  40ea18:	ldur	x8, [x29, #-32]
  40ea1c:	str	x8, [sp, #48]
  40ea20:	cbz	x8, 40ea2c <sqrt@plt+0xcc1c>
  40ea24:	ldr	x0, [sp, #48]
  40ea28:	bl	401c60 <_ZdaPv@plt>
  40ea2c:	bl	40e340 <sqrt@plt+0xc530>
  40ea30:	b	40ec98 <sqrt@plt+0xce88>
  40ea34:	bl	40d934 <sqrt@plt+0xbb24>
  40ea38:	stur	x0, [x29, #-40]
  40ea3c:	ldur	x8, [x29, #-40]
  40ea40:	cbnz	x8, 40ea60 <sqrt@plt+0xcc50>
  40ea44:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40ea48:	add	x0, x0, #0x193
  40ea4c:	ldr	x1, [sp, #64]
  40ea50:	ldr	x2, [sp, #64]
  40ea54:	ldr	x3, [sp, #64]
  40ea58:	bl	4126fc <sqrt@plt+0x108ec>
  40ea5c:	b	40ea7c <sqrt@plt+0xcc6c>
  40ea60:	ldur	x0, [x29, #-40]
  40ea64:	bl	40dff4 <sqrt@plt+0xc1e4>
  40ea68:	ldur	x8, [x29, #-40]
  40ea6c:	str	x8, [sp, #40]
  40ea70:	cbz	x8, 40ea7c <sqrt@plt+0xcc6c>
  40ea74:	ldr	x0, [sp, #40]
  40ea78:	bl	401c60 <_ZdaPv@plt>
  40ea7c:	b	40ec98 <sqrt@plt+0xce88>
  40ea80:	bl	40d0ac <sqrt@plt+0xb29c>
  40ea84:	ldr	x8, [sp, #72]
  40ea88:	ldr	x9, [x8]
  40ea8c:	str	w0, [x9, #16]
  40ea90:	ldr	x9, [x8]
  40ea94:	ldr	w10, [x9, #16]
  40ea98:	ldr	x9, [x8]
  40ea9c:	ldr	w11, [x9, #4]
  40eaa0:	cmp	w10, w11
  40eaa4:	b.ne	40eab4 <sqrt@plt+0xcca4>  // b.any
  40eaa8:	ldr	x8, [sp, #72]
  40eaac:	ldr	x9, [x8]
  40eab0:	str	wzr, [x9, #16]
  40eab4:	bl	40e340 <sqrt@plt+0xc530>
  40eab8:	b	40ec98 <sqrt@plt+0xce88>
  40eabc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40eac0:	add	x0, x0, #0x1b4
  40eac4:	ldr	x1, [sp, #64]
  40eac8:	ldr	x2, [sp, #64]
  40eacc:	ldr	x3, [sp, #64]
  40ead0:	bl	412650 <sqrt@plt+0x10840>
  40ead4:	bl	40e340 <sqrt@plt+0xc530>
  40ead8:	b	40ec98 <sqrt@plt+0xce88>
  40eadc:	bl	40e340 <sqrt@plt+0xc530>
  40eae0:	b	40ec98 <sqrt@plt+0xce88>
  40eae4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40eae8:	add	x0, x0, #0x1cf
  40eaec:	ldr	x1, [sp, #64]
  40eaf0:	ldr	x2, [sp, #64]
  40eaf4:	ldr	x3, [sp, #64]
  40eaf8:	bl	412650 <sqrt@plt+0x10840>
  40eafc:	bl	40e340 <sqrt@plt+0xc530>
  40eb00:	b	40ec98 <sqrt@plt+0xce88>
  40eb04:	mov	w8, #0x1                   	// #1
  40eb08:	sturb	w8, [x29, #-1]
  40eb0c:	bl	40e340 <sqrt@plt+0xc530>
  40eb10:	b	40ec98 <sqrt@plt+0xce88>
  40eb14:	bl	40d0ac <sqrt@plt+0xb29c>
  40eb18:	ldr	x8, [sp, #72]
  40eb1c:	ldr	x9, [x8]
  40eb20:	str	w0, [x9, #20]
  40eb24:	bl	40e340 <sqrt@plt+0xc530>
  40eb28:	b	40ec98 <sqrt@plt+0xce88>
  40eb2c:	bl	40e340 <sqrt@plt+0xc530>
  40eb30:	b	40ec98 <sqrt@plt+0xce88>
  40eb34:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40eb38:	add	x0, x0, #0x1e9
  40eb3c:	ldr	x1, [sp, #64]
  40eb40:	ldr	x2, [sp, #64]
  40eb44:	ldr	x3, [sp, #64]
  40eb48:	bl	412650 <sqrt@plt+0x10840>
  40eb4c:	bl	40ddf4 <sqrt@plt+0xbfe4>
  40eb50:	b	40ec98 <sqrt@plt+0xce88>
  40eb54:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40eb58:	stur	x0, [x29, #-48]
  40eb5c:	ldr	x8, [sp, #80]
  40eb60:	ldr	x9, [x8]
  40eb64:	ldur	x1, [x29, #-48]
  40eb68:	ldr	x10, [sp, #72]
  40eb6c:	ldr	x2, [x10]
  40eb70:	ldr	x11, [x9]
  40eb74:	ldr	x11, [x11, #80]
  40eb78:	mov	x0, x9
  40eb7c:	mov	w3, #0x75                  	// #117
  40eb80:	blr	x11
  40eb84:	ldur	x8, [x29, #-48]
  40eb88:	str	x8, [sp, #32]
  40eb8c:	cbz	x8, 40eb98 <sqrt@plt+0xcd88>
  40eb90:	ldr	x0, [sp, #32]
  40eb94:	bl	401c60 <_ZdaPv@plt>
  40eb98:	bl	40e340 <sqrt@plt+0xc530>
  40eb9c:	b	40ec98 <sqrt@plt+0xce88>
  40eba0:	bl	40d934 <sqrt@plt+0xbb24>
  40eba4:	stur	x0, [x29, #-56]
  40eba8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ebac:	add	x8, x8, #0x4e8
  40ebb0:	ldr	w9, [x8]
  40ebb4:	cmp	w9, #0x0
  40ebb8:	cset	w9, gt
  40ebbc:	tbnz	w9, #0, 40ebdc <sqrt@plt+0xcdcc>
  40ebc0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40ebc4:	add	x0, x0, #0x201
  40ebc8:	ldr	x1, [sp, #64]
  40ebcc:	ldr	x2, [sp, #64]
  40ebd0:	ldr	x3, [sp, #64]
  40ebd4:	bl	412650 <sqrt@plt+0x10840>
  40ebd8:	b	40ec50 <sqrt@plt+0xce40>
  40ebdc:	ldur	x8, [x29, #-56]
  40ebe0:	cbz	x8, 40ec28 <sqrt@plt+0xce18>
  40ebe4:	ldur	x0, [x29, #-56]
  40ebe8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  40ebec:	add	x1, x1, #0x230
  40ebf0:	mov	x2, #0x7                   	// #7
  40ebf4:	bl	401bb0 <strncmp@plt>
  40ebf8:	cbnz	w0, 40ec28 <sqrt@plt+0xce18>
  40ebfc:	ldr	x8, [sp, #80]
  40ec00:	ldr	x9, [x8]
  40ec04:	ldur	x1, [x29, #-56]
  40ec08:	ldr	x10, [sp, #72]
  40ec0c:	ldr	x2, [x10]
  40ec10:	ldr	x11, [x9]
  40ec14:	ldr	x11, [x11, #88]
  40ec18:	mov	x0, x9
  40ec1c:	mov	w3, #0x70                  	// #112
  40ec20:	blr	x11
  40ec24:	b	40ec50 <sqrt@plt+0xce40>
  40ec28:	ldr	x8, [sp, #80]
  40ec2c:	ldr	x9, [x8]
  40ec30:	ldur	x1, [x29, #-56]
  40ec34:	ldr	x10, [sp, #72]
  40ec38:	ldr	x2, [x10]
  40ec3c:	ldr	x11, [x9]
  40ec40:	ldr	x11, [x11, #80]
  40ec44:	mov	x0, x9
  40ec48:	mov	w3, #0x70                  	// #112
  40ec4c:	blr	x11
  40ec50:	ldur	x8, [x29, #-56]
  40ec54:	str	x8, [sp, #24]
  40ec58:	cbz	x8, 40ec64 <sqrt@plt+0xce54>
  40ec5c:	ldr	x0, [sp, #24]
  40ec60:	bl	401c60 <_ZdaPv@plt>
  40ec64:	b	40ec98 <sqrt@plt+0xce88>
  40ec68:	ldurb	w1, [x29, #-17]
  40ec6c:	sub	x8, x29, #0x48
  40ec70:	mov	x0, x8
  40ec74:	str	x8, [sp, #16]
  40ec78:	bl	412330 <sqrt@plt+0x10520>
  40ec7c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40ec80:	add	x0, x0, #0x238
  40ec84:	ldr	x1, [sp, #16]
  40ec88:	ldr	x2, [sp, #64]
  40ec8c:	ldr	x3, [sp, #64]
  40ec90:	bl	4126fc <sqrt@plt+0x108ec>
  40ec94:	bl	40ddf4 <sqrt@plt+0xbfe4>
  40ec98:	ldur	x8, [x29, #-16]
  40ec9c:	str	x8, [sp, #8]
  40eca0:	cbz	x8, 40ecac <sqrt@plt+0xce9c>
  40eca4:	ldr	x0, [sp, #8]
  40eca8:	bl	401c60 <_ZdaPv@plt>
  40ecac:	ldurb	w8, [x29, #-1]
  40ecb0:	and	w0, w8, #0x1
  40ecb4:	ldp	x29, x30, [sp, #160]
  40ecb8:	add	sp, sp, #0xb0
  40ecbc:	ret
  40ecc0:	stp	x29, x30, [sp, #-32]!
  40ecc4:	str	x28, [sp, #16]
  40ecc8:	mov	x29, sp
  40eccc:	sub	sp, sp, #0x210
  40ecd0:	mov	w8, #0x0                   	// #0
  40ecd4:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ecd8:	add	x9, x9, #0x4e8
  40ecdc:	mov	w10, #0x1                   	// #1
  40ece0:	adrp	x11, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ece4:	add	x11, x11, #0x4c8
  40ece8:	adrp	x12, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ecec:	add	x12, x12, #0x4e0
  40ecf0:	adrp	x13, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40ecf4:	add	x13, x13, #0x30
  40ecf8:	adrp	x14, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ecfc:	add	x14, x14, #0x4f0
  40ed00:	adrp	x15, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ed04:	add	x15, x15, #0x4d8
  40ed08:	adrp	x16, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40ed0c:	add	x16, x16, #0x4d0
  40ed10:	sub	x17, x29, #0xc
  40ed14:	stur	x0, [x29, #-8]
  40ed18:	mov	x0, x17
  40ed1c:	stur	w8, [x29, #-244]
  40ed20:	stur	x9, [x29, #-256]
  40ed24:	str	w10, [sp, #268]
  40ed28:	str	x11, [sp, #256]
  40ed2c:	str	x12, [sp, #248]
  40ed30:	str	x13, [sp, #240]
  40ed34:	str	x14, [sp, #232]
  40ed38:	str	x15, [sp, #224]
  40ed3c:	str	x16, [sp, #216]
  40ed40:	bl	40f9b8 <sqrt@plt+0xdba8>
  40ed44:	ldur	w8, [x29, #-244]
  40ed48:	sturb	w8, [x29, #-13]
  40ed4c:	ldur	x9, [x29, #-256]
  40ed50:	str	wzr, [x9]
  40ed54:	ldr	w10, [sp, #268]
  40ed58:	ldr	x11, [sp, #256]
  40ed5c:	str	w10, [x11]
  40ed60:	ldur	x12, [x29, #-8]
  40ed64:	ldrb	w18, [x12]
  40ed68:	cmp	w18, #0x2d
  40ed6c:	b.ne	40ed94 <sqrt@plt+0xcf84>  // b.any
  40ed70:	ldur	x8, [x29, #-8]
  40ed74:	ldrb	w9, [x8, #1]
  40ed78:	cbnz	w9, 40ed94 <sqrt@plt+0xcf84>
  40ed7c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ed80:	add	x8, x8, #0x320
  40ed84:	ldr	x8, [x8]
  40ed88:	ldr	x9, [sp, #248]
  40ed8c:	str	x8, [x9]
  40ed90:	b	40edfc <sqrt@plt+0xcfec>
  40ed94:	bl	401c70 <__errno_location@plt>
  40ed98:	str	wzr, [x0]
  40ed9c:	ldur	x0, [x29, #-8]
  40eda0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  40eda4:	add	x1, x1, #0x832
  40eda8:	bl	401c90 <fopen@plt>
  40edac:	ldr	x8, [sp, #248]
  40edb0:	str	x0, [x8]
  40edb4:	bl	401c70 <__errno_location@plt>
  40edb8:	ldr	w9, [x0]
  40edbc:	cbnz	w9, 40edcc <sqrt@plt+0xcfbc>
  40edc0:	ldr	x8, [sp, #248]
  40edc4:	ldr	x9, [x8]
  40edc8:	cbnz	x9, 40edfc <sqrt@plt+0xcfec>
  40edcc:	ldur	x1, [x29, #-8]
  40edd0:	sub	x8, x29, #0x20
  40edd4:	mov	x0, x8
  40edd8:	str	x8, [sp, #208]
  40eddc:	bl	412278 <sqrt@plt+0x10468>
  40ede0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40ede4:	add	x0, x0, #0x24f
  40ede8:	ldr	x1, [sp, #208]
  40edec:	ldr	x2, [sp, #240]
  40edf0:	ldr	x3, [sp, #240]
  40edf4:	bl	412650 <sqrt@plt+0x10840>
  40edf8:	b	40f9a0 <sqrt@plt+0xdb90>
  40edfc:	ldur	x0, [x29, #-8]
  40ee00:	bl	40df28 <sqrt@plt+0xc118>
  40ee04:	ldr	x8, [sp, #232]
  40ee08:	ldr	x9, [x8]
  40ee0c:	cbz	x9, 40ee14 <sqrt@plt+0xd004>
  40ee10:	bl	40cf5c <sqrt@plt+0xb14c>
  40ee14:	mov	x8, #0x28                  	// #40
  40ee18:	mov	x0, x8
  40ee1c:	str	x8, [sp, #200]
  40ee20:	bl	41b590 <_Znwm@@Base>
  40ee24:	ldr	x8, [sp, #232]
  40ee28:	str	x0, [x8]
  40ee2c:	ldr	x0, [sp, #200]
  40ee30:	bl	41b590 <_Znwm@@Base>
  40ee34:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  40ee38:	add	x8, x8, #0x5a8
  40ee3c:	ldr	x8, [x8]
  40ee40:	stur	x8, [x29, #-40]
  40ee44:	ldur	x1, [x29, #-40]
  40ee48:	str	x0, [sp, #192]
  40ee4c:	bl	408adc <sqrt@plt+0x6ccc>
  40ee50:	b	40ee54 <sqrt@plt+0xd044>
  40ee54:	ldr	x8, [sp, #232]
  40ee58:	ldr	x9, [x8]
  40ee5c:	ldr	x10, [sp, #192]
  40ee60:	str	x10, [x9, #24]
  40ee64:	mov	x0, #0x28                  	// #40
  40ee68:	bl	41b590 <_Znwm@@Base>
  40ee6c:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  40ee70:	add	x8, x8, #0x5a8
  40ee74:	ldr	x8, [x8]
  40ee78:	stur	x8, [x29, #-64]
  40ee7c:	ldur	x1, [x29, #-64]
  40ee80:	str	x0, [sp, #184]
  40ee84:	bl	408adc <sqrt@plt+0x6ccc>
  40ee88:	b	40ee8c <sqrt@plt+0xd07c>
  40ee8c:	ldr	x8, [sp, #232]
  40ee90:	ldr	x9, [x8]
  40ee94:	ldr	x10, [sp, #184]
  40ee98:	str	x10, [x9, #32]
  40ee9c:	ldr	x9, [x8]
  40eea0:	mov	w11, #0xffffffff            	// #-1
  40eea4:	str	w11, [x9]
  40eea8:	ldr	x9, [x8]
  40eeac:	str	wzr, [x9, #16]
  40eeb0:	ldr	x9, [x8]
  40eeb4:	str	w11, [x9, #8]
  40eeb8:	ldr	x9, [x8]
  40eebc:	str	wzr, [x9, #20]
  40eec0:	ldr	x9, [x8]
  40eec4:	str	wzr, [x9, #4]
  40eec8:	ldr	x9, [x8]
  40eecc:	str	w11, [x9, #12]
  40eed0:	str	w11, [sp, #180]
  40eed4:	bl	40dd5c <sqrt@plt+0xbf4c>
  40eed8:	stur	w0, [x29, #-80]
  40eedc:	ldur	w11, [x29, #-80]
  40eee0:	sub	x0, x29, #0xc
  40eee4:	stur	w11, [x29, #-12]
  40eee8:	bl	40fa30 <sqrt@plt+0xdc20>
  40eeec:	ldr	w11, [sp, #180]
  40eef0:	cmp	w0, w11
  40eef4:	b.ne	40ef24 <sqrt@plt+0xd114>  // b.any
  40eef8:	b	40f9a0 <sqrt@plt+0xdb90>
  40eefc:	stur	x0, [x29, #-48]
  40ef00:	stur	w1, [x29, #-52]
  40ef04:	ldr	x0, [sp, #192]
  40ef08:	bl	41b668 <_ZdlPv@@Base>
  40ef0c:	b	40f9b0 <sqrt@plt+0xdba0>
  40ef10:	stur	x0, [x29, #-48]
  40ef14:	stur	w1, [x29, #-52]
  40ef18:	ldr	x0, [sp, #184]
  40ef1c:	bl	41b668 <_ZdlPv@@Base>
  40ef20:	b	40f9b0 <sqrt@plt+0xdba0>
  40ef24:	sub	x0, x29, #0xc
  40ef28:	bl	40fa30 <sqrt@plt+0xdc20>
  40ef2c:	cmp	w0, #0x78
  40ef30:	b.eq	40ef4c <sqrt@plt+0xd13c>  // b.none
  40ef34:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40ef38:	add	x0, x0, #0x264
  40ef3c:	ldr	x1, [sp, #240]
  40ef40:	ldr	x2, [sp, #240]
  40ef44:	ldr	x3, [sp, #240]
  40ef48:	bl	412740 <sqrt@plt+0x10930>
  40ef4c:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40ef50:	stur	x0, [x29, #-72]
  40ef54:	ldur	x8, [x29, #-72]
  40ef58:	ldrb	w9, [x8]
  40ef5c:	cmp	w9, #0x54
  40ef60:	b.eq	40ef7c <sqrt@plt+0xd16c>  // b.none
  40ef64:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40ef68:	add	x0, x0, #0x264
  40ef6c:	ldr	x1, [sp, #240]
  40ef70:	ldr	x2, [sp, #240]
  40ef74:	ldr	x3, [sp, #240]
  40ef78:	bl	412740 <sqrt@plt+0x10930>
  40ef7c:	ldur	x8, [x29, #-72]
  40ef80:	str	x8, [sp, #168]
  40ef84:	cbz	x8, 40ef90 <sqrt@plt+0xd180>
  40ef88:	ldr	x0, [sp, #168]
  40ef8c:	bl	401c60 <_ZdaPv@plt>
  40ef90:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40ef94:	stur	x0, [x29, #-88]
  40ef98:	ldr	x8, [sp, #224]
  40ef9c:	ldr	x9, [x8]
  40efa0:	cbnz	x9, 40efd4 <sqrt@plt+0xd1c4>
  40efa4:	ldur	x8, [x29, #-88]
  40efa8:	ldr	x9, [sp, #216]
  40efac:	str	x8, [x9]
  40efb0:	bl	4160c4 <sqrt@plt+0x142b4>
  40efb4:	cbnz	w0, 40efd0 <sqrt@plt+0xd1c0>
  40efb8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40efbc:	add	x0, x0, #0x284
  40efc0:	ldr	x1, [sp, #240]
  40efc4:	ldr	x2, [sp, #240]
  40efc8:	ldr	x3, [sp, #240]
  40efcc:	bl	412740 <sqrt@plt+0x10930>
  40efd0:	b	40f020 <sqrt@plt+0xd210>
  40efd4:	ldr	x8, [sp, #216]
  40efd8:	ldr	x9, [x8]
  40efdc:	cbz	x9, 40eff4 <sqrt@plt+0xd1e4>
  40efe0:	ldr	x8, [sp, #216]
  40efe4:	ldr	x0, [x8]
  40efe8:	ldur	x1, [x29, #-88]
  40efec:	bl	401ca0 <strcmp@plt>
  40eff0:	cbz	w0, 40f00c <sqrt@plt+0xd1fc>
  40eff4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40eff8:	add	x0, x0, #0x2ac
  40effc:	ldr	x1, [sp, #240]
  40f000:	ldr	x2, [sp, #240]
  40f004:	ldr	x3, [sp, #240]
  40f008:	bl	412740 <sqrt@plt+0x10930>
  40f00c:	ldur	x8, [x29, #-88]
  40f010:	str	x8, [sp, #160]
  40f014:	cbz	x8, 40f020 <sqrt@plt+0xd210>
  40f018:	ldr	x0, [sp, #160]
  40f01c:	bl	401c60 <_ZdaPv@plt>
  40f020:	bl	40e340 <sqrt@plt+0xc530>
  40f024:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40f028:	add	x8, x8, #0x6f8
  40f02c:	ldr	w9, [x8]
  40f030:	mov	w10, #0xa                   	// #10
  40f034:	mul	w9, w10, w9
  40f038:	ldr	x8, [sp, #232]
  40f03c:	ldr	x11, [x8]
  40f040:	str	w9, [x11, #4]
  40f044:	bl	40dd5c <sqrt@plt+0xbf4c>
  40f048:	stur	w0, [x29, #-92]
  40f04c:	ldur	w9, [x29, #-92]
  40f050:	sub	x0, x29, #0xc
  40f054:	stur	w9, [x29, #-12]
  40f058:	bl	40fa30 <sqrt@plt+0xdc20>
  40f05c:	cmp	w0, #0x78
  40f060:	b.eq	40f07c <sqrt@plt+0xd26c>  // b.none
  40f064:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f068:	add	x0, x0, #0x2cf
  40f06c:	ldr	x1, [sp, #240]
  40f070:	ldr	x2, [sp, #240]
  40f074:	ldr	x3, [sp, #240]
  40f078:	bl	412740 <sqrt@plt+0x10930>
  40f07c:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40f080:	stur	x0, [x29, #-72]
  40f084:	ldur	x8, [x29, #-72]
  40f088:	ldrb	w9, [x8]
  40f08c:	cmp	w9, #0x72
  40f090:	b.eq	40f0ac <sqrt@plt+0xd29c>  // b.none
  40f094:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f098:	add	x0, x0, #0x2cf
  40f09c:	ldr	x1, [sp, #240]
  40f0a0:	ldr	x2, [sp, #240]
  40f0a4:	ldr	x3, [sp, #240]
  40f0a8:	bl	412740 <sqrt@plt+0x10930>
  40f0ac:	ldur	x8, [x29, #-72]
  40f0b0:	str	x8, [sp, #152]
  40f0b4:	cbz	x8, 40f0c0 <sqrt@plt+0xd2b0>
  40f0b8:	ldr	x0, [sp, #152]
  40f0bc:	bl	401c60 <_ZdaPv@plt>
  40f0c0:	bl	40d0ac <sqrt@plt+0xb29c>
  40f0c4:	stur	w0, [x29, #-76]
  40f0c8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40f0cc:	add	x8, x8, #0x58
  40f0d0:	ldr	w9, [x8]
  40f0d4:	stur	w9, [x29, #-96]
  40f0d8:	ldur	w9, [x29, #-76]
  40f0dc:	ldur	w10, [x29, #-96]
  40f0e0:	cmp	w9, w10
  40f0e4:	b.eq	40f100 <sqrt@plt+0xd2f0>  // b.none
  40f0e8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f0ec:	add	x0, x0, #0x2f2
  40f0f0:	ldr	x1, [sp, #240]
  40f0f4:	ldr	x2, [sp, #240]
  40f0f8:	ldr	x3, [sp, #240]
  40f0fc:	bl	412740 <sqrt@plt+0x10930>
  40f100:	bl	40d0ac <sqrt@plt+0xb29c>
  40f104:	stur	w0, [x29, #-76]
  40f108:	ldur	w8, [x29, #-76]
  40f10c:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40f110:	add	x9, x9, #0x6f0
  40f114:	ldr	w10, [x9]
  40f118:	cmp	w8, w10
  40f11c:	b.eq	40f138 <sqrt@plt+0xd328>  // b.none
  40f120:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f124:	add	x0, x0, #0x30c
  40f128:	ldr	x1, [sp, #240]
  40f12c:	ldr	x2, [sp, #240]
  40f130:	ldr	x3, [sp, #240]
  40f134:	bl	412740 <sqrt@plt+0x10930>
  40f138:	bl	40d0ac <sqrt@plt+0xb29c>
  40f13c:	stur	w0, [x29, #-76]
  40f140:	ldur	w8, [x29, #-76]
  40f144:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40f148:	add	x9, x9, #0x6f4
  40f14c:	ldr	w10, [x9]
  40f150:	cmp	w8, w10
  40f154:	b.eq	40f170 <sqrt@plt+0xd360>  // b.none
  40f158:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f15c:	add	x0, x0, #0x335
  40f160:	ldr	x1, [sp, #240]
  40f164:	ldr	x2, [sp, #240]
  40f168:	ldr	x3, [sp, #240]
  40f16c:	bl	412740 <sqrt@plt+0x10930>
  40f170:	bl	40e340 <sqrt@plt+0xc530>
  40f174:	bl	40dd5c <sqrt@plt+0xbf4c>
  40f178:	stur	w0, [x29, #-100]
  40f17c:	ldur	w8, [x29, #-100]
  40f180:	sub	x0, x29, #0xc
  40f184:	stur	w8, [x29, #-12]
  40f188:	mov	w1, #0x78                  	// #120
  40f18c:	bl	40fd1c <sqrt@plt+0xdf0c>
  40f190:	tbnz	w0, #0, 40f198 <sqrt@plt+0xd388>
  40f194:	b	40f1b0 <sqrt@plt+0xd3a0>
  40f198:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f19c:	add	x0, x0, #0x35c
  40f1a0:	ldr	x1, [sp, #240]
  40f1a4:	ldr	x2, [sp, #240]
  40f1a8:	ldr	x3, [sp, #240]
  40f1ac:	bl	412740 <sqrt@plt+0x10930>
  40f1b0:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40f1b4:	stur	x0, [x29, #-72]
  40f1b8:	ldur	x8, [x29, #-72]
  40f1bc:	ldrb	w9, [x8]
  40f1c0:	cmp	w9, #0x69
  40f1c4:	b.eq	40f1e0 <sqrt@plt+0xd3d0>  // b.none
  40f1c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f1cc:	add	x0, x0, #0x35c
  40f1d0:	ldr	x1, [sp, #240]
  40f1d4:	ldr	x2, [sp, #240]
  40f1d8:	ldr	x3, [sp, #240]
  40f1dc:	bl	412740 <sqrt@plt+0x10930>
  40f1e0:	ldur	x8, [x29, #-72]
  40f1e4:	str	x8, [sp, #144]
  40f1e8:	cbz	x8, 40f1f4 <sqrt@plt+0xd3e4>
  40f1ec:	ldr	x0, [sp, #144]
  40f1f0:	bl	401c60 <_ZdaPv@plt>
  40f1f4:	bl	40e340 <sqrt@plt+0xc530>
  40f1f8:	ldr	x8, [sp, #224]
  40f1fc:	ldr	x9, [x8]
  40f200:	cbnz	x9, 40f210 <sqrt@plt+0xd400>
  40f204:	bl	408394 <sqrt@plt+0x6584>
  40f208:	ldr	x8, [sp, #224]
  40f20c:	str	x0, [x8]
  40f210:	ldurb	w8, [x29, #-13]
  40f214:	eor	w8, w8, #0x1
  40f218:	tbnz	w8, #0, 40f220 <sqrt@plt+0xd410>
  40f21c:	b	40f908 <sqrt@plt+0xdaf8>
  40f220:	bl	40dd5c <sqrt@plt+0xbf4c>
  40f224:	stur	w0, [x29, #-104]
  40f228:	ldur	w8, [x29, #-104]
  40f22c:	sub	x0, x29, #0xc
  40f230:	stur	w8, [x29, #-12]
  40f234:	mov	w1, #0xffffffff            	// #-1
  40f238:	bl	40fce8 <sqrt@plt+0xded8>
  40f23c:	tbnz	w0, #0, 40f244 <sqrt@plt+0xd434>
  40f240:	b	40f248 <sqrt@plt+0xd438>
  40f244:	b	40f908 <sqrt@plt+0xdaf8>
  40f248:	sub	x0, x29, #0xc
  40f24c:	bl	40fa30 <sqrt@plt+0xdc20>
  40f250:	subs	w8, w0, #0x23
  40f254:	mov	w9, w8
  40f258:	ubfx	x9, x9, #0, #32
  40f25c:	cmp	x9, #0x55
  40f260:	str	x9, [sp, #136]
  40f264:	b.hi	40f8c8 <sqrt@plt+0xdab8>  // b.pmore
  40f268:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  40f26c:	add	x8, x8, #0xe80
  40f270:	ldr	x11, [sp, #136]
  40f274:	ldrsw	x10, [x8, x11, lsl #2]
  40f278:	add	x9, x8, x10
  40f27c:	br	x9
  40f280:	bl	40ddf4 <sqrt@plt+0xbfe4>
  40f284:	b	40f904 <sqrt@plt+0xdaf4>
  40f288:	bl	40dac4 <sqrt@plt+0xbcb4>
  40f28c:	stur	w0, [x29, #-112]
  40f290:	ldur	x8, [x29, #-256]
  40f294:	ldr	w9, [x8]
  40f298:	cmp	w9, #0x0
  40f29c:	cset	w9, gt
  40f2a0:	tbnz	w9, #0, 40f2b0 <sqrt@plt+0xd4a0>
  40f2a4:	sub	x0, x29, #0xc
  40f2a8:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f2ac:	bl	40cfe8 <sqrt@plt+0xb1d8>
  40f2b0:	sub	x0, x29, #0x70
  40f2b4:	bl	40fa30 <sqrt@plt+0xdc20>
  40f2b8:	bl	401cc0 <isdigit@plt>
  40f2bc:	cbnz	w0, 40f2f0 <sqrt@plt+0xd4e0>
  40f2c0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f2c4:	add	x0, x0, #0x37f
  40f2c8:	ldr	x1, [sp, #240]
  40f2cc:	ldr	x2, [sp, #240]
  40f2d0:	ldr	x3, [sp, #240]
  40f2d4:	bl	412650 <sqrt@plt+0x10840>
  40f2d8:	sub	x0, x29, #0x74
  40f2dc:	mov	w8, wzr
  40f2e0:	mov	w1, w8
  40f2e4:	bl	40fa98 <sqrt@plt+0xdc88>
  40f2e8:	ldur	w8, [x29, #-116]
  40f2ec:	stur	w8, [x29, #-112]
  40f2f0:	sub	x0, x29, #0xc
  40f2f4:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f2f8:	sub	x8, x29, #0x6b
  40f2fc:	sturb	w0, [x29, #-107]
  40f300:	sub	x0, x29, #0x70
  40f304:	str	x8, [sp, #128]
  40f308:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f30c:	ldr	x8, [sp, #128]
  40f310:	strb	w0, [x8, #1]
  40f314:	mov	w9, #0x0                   	// #0
  40f318:	strb	w9, [x8, #2]
  40f31c:	bl	401c70 <__errno_location@plt>
  40f320:	str	wzr, [x0]
  40f324:	ldr	x0, [sp, #128]
  40f328:	mov	x8, xzr
  40f32c:	mov	x1, x8
  40f330:	mov	w2, #0xa                   	// #10
  40f334:	bl	401a70 <strtol@plt>
  40f338:	stur	x0, [x29, #-128]
  40f33c:	bl	401c70 <__errno_location@plt>
  40f340:	ldr	w9, [x0]
  40f344:	cbz	w9, 40f360 <sqrt@plt+0xd550>
  40f348:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f34c:	add	x0, x0, #0x38e
  40f350:	ldr	x1, [sp, #240]
  40f354:	ldr	x2, [sp, #240]
  40f358:	ldr	x3, [sp, #240]
  40f35c:	bl	412650 <sqrt@plt+0x10840>
  40f360:	ldur	x8, [x29, #-128]
  40f364:	stur	w8, [x29, #-132]
  40f368:	ldur	w8, [x29, #-132]
  40f36c:	ldr	x9, [sp, #232]
  40f370:	ldr	x10, [x9]
  40f374:	ldr	w11, [x10, #8]
  40f378:	add	w8, w11, w8
  40f37c:	str	w8, [x10, #8]
  40f380:	bl	40dac4 <sqrt@plt+0xbcb4>
  40f384:	stur	w0, [x29, #-136]
  40f388:	ldur	w8, [x29, #-136]
  40f38c:	sub	x0, x29, #0x70
  40f390:	stur	w8, [x29, #-112]
  40f394:	bl	40fa30 <sqrt@plt+0xdc20>
  40f398:	cmp	w0, #0xa
  40f39c:	b.eq	40f3b4 <sqrt@plt+0xd5a4>  // b.none
  40f3a0:	sub	x0, x29, #0x70
  40f3a4:	bl	40fa30 <sqrt@plt+0xdc20>
  40f3a8:	mov	w8, #0xffffffff            	// #-1
  40f3ac:	cmp	w0, w8
  40f3b0:	b.ne	40f3d0 <sqrt@plt+0xd5c0>  // b.any
  40f3b4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f3b8:	add	x0, x0, #0x3a8
  40f3bc:	ldr	x1, [sp, #240]
  40f3c0:	ldr	x2, [sp, #240]
  40f3c4:	ldr	x3, [sp, #240]
  40f3c8:	bl	412650 <sqrt@plt+0x10840>
  40f3cc:	b	40f40c <sqrt@plt+0xd5fc>
  40f3d0:	ldr	x8, [sp, #224]
  40f3d4:	ldr	x0, [x8]
  40f3d8:	sub	x9, x29, #0x70
  40f3dc:	str	x0, [sp, #120]
  40f3e0:	mov	x0, x9
  40f3e4:	bl	40fd50 <sqrt@plt+0xdf40>
  40f3e8:	ldr	x8, [sp, #232]
  40f3ec:	ldr	x2, [x8]
  40f3f0:	ldr	x9, [sp, #120]
  40f3f4:	str	w0, [sp, #116]
  40f3f8:	mov	x0, x9
  40f3fc:	ldr	w1, [sp, #116]
  40f400:	mov	x10, xzr
  40f404:	mov	x3, x10
  40f408:	bl	41039c <sqrt@plt+0xe58c>
  40f40c:	b	40f904 <sqrt@plt+0xdaf4>
  40f410:	ldur	x8, [x29, #-256]
  40f414:	ldr	w9, [x8]
  40f418:	cmp	w9, #0x0
  40f41c:	cset	w9, gt
  40f420:	tbnz	w9, #0, 40f430 <sqrt@plt+0xd620>
  40f424:	sub	x0, x29, #0xc
  40f428:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f42c:	bl	40cfe8 <sqrt@plt+0xb1d8>
  40f430:	bl	40dac4 <sqrt@plt+0xbcb4>
  40f434:	sub	x8, x29, #0x8c
  40f438:	stur	w0, [x29, #-140]
  40f43c:	mov	x0, x8
  40f440:	mov	w1, #0xa                   	// #10
  40f444:	bl	40fbc4 <sqrt@plt+0xddb4>
  40f448:	tbnz	w0, #0, 40f460 <sqrt@plt+0xd650>
  40f44c:	sub	x0, x29, #0x8c
  40f450:	mov	w1, #0xffffffff            	// #-1
  40f454:	bl	40fce8 <sqrt@plt+0xded8>
  40f458:	tbnz	w0, #0, 40f460 <sqrt@plt+0xd650>
  40f45c:	b	40f47c <sqrt@plt+0xd66c>
  40f460:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f464:	add	x0, x0, #0x3c4
  40f468:	ldr	x1, [sp, #240]
  40f46c:	ldr	x2, [sp, #240]
  40f470:	ldr	x3, [sp, #240]
  40f474:	bl	412650 <sqrt@plt+0x10840>
  40f478:	b	40f4b8 <sqrt@plt+0xd6a8>
  40f47c:	ldr	x8, [sp, #224]
  40f480:	ldr	x0, [x8]
  40f484:	sub	x9, x29, #0x8c
  40f488:	str	x0, [sp, #104]
  40f48c:	mov	x0, x9
  40f490:	bl	40fd50 <sqrt@plt+0xdf40>
  40f494:	ldr	x8, [sp, #232]
  40f498:	ldr	x2, [x8]
  40f49c:	ldr	x9, [sp, #104]
  40f4a0:	str	w0, [sp, #100]
  40f4a4:	mov	x0, x9
  40f4a8:	ldr	w1, [sp, #100]
  40f4ac:	mov	x10, xzr
  40f4b0:	mov	x3, x10
  40f4b4:	bl	41039c <sqrt@plt+0xe58c>
  40f4b8:	b	40f904 <sqrt@plt+0xdaf4>
  40f4bc:	ldur	x8, [x29, #-256]
  40f4c0:	ldr	w9, [x8]
  40f4c4:	cmp	w9, #0x0
  40f4c8:	cset	w9, gt
  40f4cc:	tbnz	w9, #0, 40f4dc <sqrt@plt+0xd6cc>
  40f4d0:	sub	x0, x29, #0xc
  40f4d4:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f4d8:	bl	40cfe8 <sqrt@plt+0xb1d8>
  40f4dc:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40f4e0:	stur	x0, [x29, #-152]
  40f4e4:	ldr	x8, [sp, #224]
  40f4e8:	ldr	x0, [x8]
  40f4ec:	ldur	x1, [x29, #-152]
  40f4f0:	ldr	x9, [sp, #232]
  40f4f4:	ldr	x2, [x9]
  40f4f8:	mov	x10, xzr
  40f4fc:	mov	x3, x10
  40f500:	bl	4106b8 <sqrt@plt+0xe8a8>
  40f504:	ldur	x8, [x29, #-152]
  40f508:	str	x8, [sp, #88]
  40f50c:	cbz	x8, 40f518 <sqrt@plt+0xd708>
  40f510:	ldr	x0, [sp, #88]
  40f514:	bl	401c60 <_ZdaPv@plt>
  40f518:	b	40f904 <sqrt@plt+0xdaf4>
  40f51c:	ldur	x8, [x29, #-256]
  40f520:	ldr	w9, [x8]
  40f524:	cmp	w9, #0x0
  40f528:	cset	w9, gt
  40f52c:	tbnz	w9, #0, 40f53c <sqrt@plt+0xd72c>
  40f530:	sub	x0, x29, #0xc
  40f534:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f538:	bl	40cfe8 <sqrt@plt+0xb1d8>
  40f53c:	bl	40e4d8 <sqrt@plt+0xc6c8>
  40f540:	b	40f904 <sqrt@plt+0xdaf4>
  40f544:	bl	40d0ac <sqrt@plt+0xb29c>
  40f548:	ldr	x8, [sp, #232]
  40f54c:	ldr	x9, [x8]
  40f550:	str	w0, [x9]
  40f554:	b	40f904 <sqrt@plt+0xdaf4>
  40f558:	bl	40d934 <sqrt@plt+0xbb24>
  40f55c:	stur	x0, [x29, #-160]
  40f560:	ldur	x0, [x29, #-160]
  40f564:	bl	40dff4 <sqrt@plt+0xc1e4>
  40f568:	ldur	x8, [x29, #-160]
  40f56c:	str	x8, [sp, #80]
  40f570:	cbz	x8, 40f57c <sqrt@plt+0xd76c>
  40f574:	ldr	x0, [sp, #80]
  40f578:	bl	401c60 <_ZdaPv@plt>
  40f57c:	b	40f904 <sqrt@plt+0xdaf4>
  40f580:	bl	40d0ac <sqrt@plt+0xb29c>
  40f584:	ldr	x8, [sp, #232]
  40f588:	ldr	x9, [x8]
  40f58c:	ldr	w10, [x9, #8]
  40f590:	add	w10, w10, w0
  40f594:	str	w10, [x9, #8]
  40f598:	b	40f904 <sqrt@plt+0xdaf4>
  40f59c:	bl	40d0ac <sqrt@plt+0xb29c>
  40f5a0:	ldr	x8, [sp, #232]
  40f5a4:	ldr	x9, [x8]
  40f5a8:	str	w0, [x9, #8]
  40f5ac:	b	40f904 <sqrt@plt+0xdaf4>
  40f5b0:	ldr	x8, [sp, #232]
  40f5b4:	ldr	x9, [x8]
  40f5b8:	ldr	x0, [x9, #24]
  40f5bc:	bl	40e354 <sqrt@plt+0xc544>
  40f5c0:	ldr	x8, [sp, #224]
  40f5c4:	ldr	x9, [x8]
  40f5c8:	ldr	x10, [sp, #232]
  40f5cc:	ldr	x1, [x10]
  40f5d0:	ldr	x11, [x9]
  40f5d4:	ldr	x11, [x11, #32]
  40f5d8:	mov	x0, x9
  40f5dc:	blr	x11
  40f5e0:	b	40f904 <sqrt@plt+0xdaf4>
  40f5e4:	ldur	x8, [x29, #-256]
  40f5e8:	ldr	w9, [x8]
  40f5ec:	cmp	w9, #0x0
  40f5f0:	cset	w9, gt
  40f5f4:	tbnz	w9, #0, 40f604 <sqrt@plt+0xd7f4>
  40f5f8:	sub	x0, x29, #0xc
  40f5fc:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f600:	bl	40cfe8 <sqrt@plt+0xb1d8>
  40f604:	ldr	x8, [sp, #224]
  40f608:	ldr	x9, [x8]
  40f60c:	ldr	x10, [x9]
  40f610:	ldr	x10, [x10, #72]
  40f614:	mov	x0, x9
  40f618:	blr	x10
  40f61c:	bl	40d0ac <sqrt@plt+0xb29c>
  40f620:	bl	40d0ac <sqrt@plt+0xb29c>
  40f624:	b	40f904 <sqrt@plt+0xdaf4>
  40f628:	ldur	x8, [x29, #-256]
  40f62c:	ldr	w9, [x8]
  40f630:	cmp	w9, #0x0
  40f634:	cset	w9, gt
  40f638:	tbnz	w9, #0, 40f648 <sqrt@plt+0xd838>
  40f63c:	sub	x0, x29, #0xc
  40f640:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f644:	bl	40cfe8 <sqrt@plt+0xb1d8>
  40f648:	ldr	x8, [sp, #224]
  40f64c:	ldr	x9, [x8]
  40f650:	str	x9, [sp, #72]
  40f654:	bl	40d0ac <sqrt@plt+0xb29c>
  40f658:	ldr	x8, [sp, #232]
  40f65c:	ldr	x2, [x8]
  40f660:	ldr	x9, [sp, #72]
  40f664:	ldr	x10, [x9]
  40f668:	ldr	x10, [x10, #16]
  40f66c:	str	w0, [sp, #68]
  40f670:	mov	x0, x9
  40f674:	ldr	w1, [sp, #68]
  40f678:	mov	x11, xzr
  40f67c:	mov	x3, x11
  40f680:	blr	x10
  40f684:	b	40f904 <sqrt@plt+0xdaf4>
  40f688:	ldur	x8, [x29, #-256]
  40f68c:	ldr	w9, [x8]
  40f690:	cmp	w9, #0x0
  40f694:	cset	w9, le
  40f698:	tbnz	w9, #0, 40f6c0 <sqrt@plt+0xd8b0>
  40f69c:	ldr	x8, [sp, #224]
  40f6a0:	ldr	x9, [x8]
  40f6a4:	ldr	x10, [sp, #232]
  40f6a8:	ldr	x11, [x10]
  40f6ac:	ldr	w1, [x11, #12]
  40f6b0:	ldr	x11, [x9]
  40f6b4:	ldr	x11, [x11, #56]
  40f6b8:	mov	x0, x9
  40f6bc:	blr	x11
  40f6c0:	ldur	x8, [x29, #-256]
  40f6c4:	ldr	w9, [x8]
  40f6c8:	add	w9, w9, #0x1
  40f6cc:	str	w9, [x8]
  40f6d0:	ldr	x10, [sp, #224]
  40f6d4:	ldr	x11, [x10]
  40f6d8:	str	x11, [sp, #56]
  40f6dc:	bl	40d0ac <sqrt@plt+0xb29c>
  40f6e0:	ldr	x8, [sp, #56]
  40f6e4:	ldr	x10, [x8]
  40f6e8:	ldr	x10, [x10, #48]
  40f6ec:	str	w0, [sp, #52]
  40f6f0:	mov	x0, x8
  40f6f4:	ldr	w1, [sp, #52]
  40f6f8:	blr	x10
  40f6fc:	ldr	x8, [sp, #232]
  40f700:	ldr	x10, [x8]
  40f704:	str	wzr, [x10, #12]
  40f708:	b	40f904 <sqrt@plt+0xdaf4>
  40f70c:	bl	40d0ac <sqrt@plt+0xb29c>
  40f710:	ldr	x8, [sp, #232]
  40f714:	ldr	x9, [x8]
  40f718:	str	w0, [x9, #4]
  40f71c:	ldr	x9, [x8]
  40f720:	ldr	w10, [x9, #16]
  40f724:	ldr	x9, [x8]
  40f728:	ldr	w11, [x9, #4]
  40f72c:	cmp	w10, w11
  40f730:	b.ne	40f740 <sqrt@plt+0xd930>  // b.any
  40f734:	ldr	x8, [sp, #232]
  40f738:	ldr	x9, [x8]
  40f73c:	str	wzr, [x9, #16]
  40f740:	b	40f904 <sqrt@plt+0xdaf4>
  40f744:	ldur	x8, [x29, #-256]
  40f748:	ldr	w9, [x8]
  40f74c:	cmp	w9, #0x0
  40f750:	cset	w9, gt
  40f754:	tbnz	w9, #0, 40f764 <sqrt@plt+0xd954>
  40f758:	sub	x0, x29, #0xc
  40f75c:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f760:	bl	40cfe8 <sqrt@plt+0xb1d8>
  40f764:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40f768:	stur	x0, [x29, #-176]
  40f76c:	stur	xzr, [x29, #-184]
  40f770:	ldur	x8, [x29, #-176]
  40f774:	ldur	x9, [x29, #-184]
  40f778:	add	x10, x9, #0x1
  40f77c:	stur	x10, [x29, #-184]
  40f780:	ldrb	w11, [x8, x9]
  40f784:	sturb	w11, [x29, #-161]
  40f788:	cbz	w11, 40f7c4 <sqrt@plt+0xd9b4>
  40f78c:	ldr	x8, [sp, #224]
  40f790:	ldr	x0, [x8]
  40f794:	ldurb	w1, [x29, #-161]
  40f798:	ldr	x9, [sp, #232]
  40f79c:	ldr	x2, [x9]
  40f7a0:	sub	x3, x29, #0xbc
  40f7a4:	bl	41039c <sqrt@plt+0xe58c>
  40f7a8:	ldur	w10, [x29, #-188]
  40f7ac:	ldr	x8, [sp, #232]
  40f7b0:	ldr	x9, [x8]
  40f7b4:	ldr	w11, [x9, #8]
  40f7b8:	add	w10, w11, w10
  40f7bc:	str	w10, [x9, #8]
  40f7c0:	b	40f770 <sqrt@plt+0xd960>
  40f7c4:	ldur	x8, [x29, #-176]
  40f7c8:	str	x8, [sp, #40]
  40f7cc:	cbz	x8, 40f7d8 <sqrt@plt+0xd9c8>
  40f7d0:	ldr	x0, [sp, #40]
  40f7d4:	bl	401c60 <_ZdaPv@plt>
  40f7d8:	b	40f904 <sqrt@plt+0xdaf4>
  40f7dc:	ldur	x8, [x29, #-256]
  40f7e0:	ldr	w9, [x8]
  40f7e4:	cmp	w9, #0x0
  40f7e8:	cset	w9, gt
  40f7ec:	tbnz	w9, #0, 40f7fc <sqrt@plt+0xd9ec>
  40f7f0:	sub	x0, x29, #0xc
  40f7f4:	bl	40f9d0 <sqrt@plt+0xdbc0>
  40f7f8:	bl	40cfe8 <sqrt@plt+0xb1d8>
  40f7fc:	bl	40d0ac <sqrt@plt+0xb29c>
  40f800:	stur	w0, [x29, #-196]
  40f804:	bl	40dbe0 <sqrt@plt+0xbdd0>
  40f808:	stur	x0, [x29, #-208]
  40f80c:	stur	xzr, [x29, #-216]
  40f810:	ldur	x8, [x29, #-208]
  40f814:	ldur	x9, [x29, #-216]
  40f818:	add	x10, x9, #0x1
  40f81c:	stur	x10, [x29, #-216]
  40f820:	ldrb	w11, [x8, x9]
  40f824:	sturb	w11, [x29, #-189]
  40f828:	cbz	w11, 40f86c <sqrt@plt+0xda5c>
  40f82c:	ldr	x8, [sp, #224]
  40f830:	ldr	x0, [x8]
  40f834:	ldurb	w1, [x29, #-189]
  40f838:	ldr	x9, [sp, #232]
  40f83c:	ldr	x2, [x9]
  40f840:	sub	x3, x29, #0xdc
  40f844:	bl	41039c <sqrt@plt+0xe58c>
  40f848:	ldur	w10, [x29, #-220]
  40f84c:	ldur	w11, [x29, #-196]
  40f850:	add	w10, w10, w11
  40f854:	ldr	x8, [sp, #232]
  40f858:	ldr	x9, [x8]
  40f85c:	ldr	w11, [x9, #8]
  40f860:	add	w10, w11, w10
  40f864:	str	w10, [x9, #8]
  40f868:	b	40f810 <sqrt@plt+0xda00>
  40f86c:	ldur	x8, [x29, #-208]
  40f870:	str	x8, [sp, #32]
  40f874:	cbz	x8, 40f880 <sqrt@plt+0xda70>
  40f878:	ldr	x0, [sp, #32]
  40f87c:	bl	401c60 <_ZdaPv@plt>
  40f880:	b	40f904 <sqrt@plt+0xdaf4>
  40f884:	bl	40d0ac <sqrt@plt+0xb29c>
  40f888:	ldr	x8, [sp, #232]
  40f88c:	ldr	x9, [x8]
  40f890:	ldr	w10, [x9, #12]
  40f894:	add	w10, w10, w0
  40f898:	str	w10, [x9, #12]
  40f89c:	b	40f904 <sqrt@plt+0xdaf4>
  40f8a0:	bl	40d0ac <sqrt@plt+0xb29c>
  40f8a4:	ldr	x8, [sp, #232]
  40f8a8:	ldr	x9, [x8]
  40f8ac:	str	w0, [x9, #12]
  40f8b0:	b	40f904 <sqrt@plt+0xdaf4>
  40f8b4:	b	40f904 <sqrt@plt+0xdaf4>
  40f8b8:	bl	40e974 <sqrt@plt+0xcb64>
  40f8bc:	and	w8, w0, #0x1
  40f8c0:	sturb	w8, [x29, #-13]
  40f8c4:	b	40f904 <sqrt@plt+0xdaf4>
  40f8c8:	sub	x0, x29, #0xc
  40f8cc:	bl	40fd50 <sqrt@plt+0xdf40>
  40f8d0:	sub	x8, x29, #0xf0
  40f8d4:	str	w0, [sp, #28]
  40f8d8:	mov	x0, x8
  40f8dc:	ldr	w1, [sp, #28]
  40f8e0:	str	x8, [sp, #16]
  40f8e4:	bl	412358 <sqrt@plt+0x10548>
  40f8e8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f8ec:	add	x0, x0, #0x3e4
  40f8f0:	ldr	x1, [sp, #16]
  40f8f4:	ldr	x2, [sp, #240]
  40f8f8:	ldr	x3, [sp, #240]
  40f8fc:	bl	4126fc <sqrt@plt+0x108ec>
  40f900:	bl	40ddf4 <sqrt@plt+0xbfe4>
  40f904:	b	40f210 <sqrt@plt+0xd400>
  40f908:	ldur	x8, [x29, #-256]
  40f90c:	ldr	w9, [x8]
  40f910:	cmp	w9, #0x0
  40f914:	cset	w9, le
  40f918:	tbnz	w9, #0, 40f940 <sqrt@plt+0xdb30>
  40f91c:	ldr	x8, [sp, #224]
  40f920:	ldr	x9, [x8]
  40f924:	ldr	x10, [sp, #232]
  40f928:	ldr	x11, [x10]
  40f92c:	ldr	w1, [x11, #12]
  40f930:	ldr	x11, [x9]
  40f934:	ldr	x11, [x11, #56]
  40f938:	mov	x0, x9
  40f93c:	blr	x11
  40f940:	ldr	x8, [sp, #224]
  40f944:	ldr	x9, [x8]
  40f948:	str	x9, [sp, #8]
  40f94c:	cbz	x9, 40f964 <sqrt@plt+0xdb54>
  40f950:	ldr	x8, [sp, #8]
  40f954:	ldr	x9, [x8]
  40f958:	ldr	x9, [x9, #8]
  40f95c:	mov	x0, x8
  40f960:	blr	x9
  40f964:	mov	x8, xzr
  40f968:	ldr	x9, [sp, #224]
  40f96c:	str	x8, [x9]
  40f970:	ldr	x8, [sp, #248]
  40f974:	ldr	x0, [x8]
  40f978:	bl	401a40 <fclose@plt>
  40f97c:	ldurb	w10, [x29, #-13]
  40f980:	tbnz	w10, #0, 40f99c <sqrt@plt+0xdb8c>
  40f984:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40f988:	add	x0, x0, #0x3fe
  40f98c:	ldr	x1, [sp, #240]
  40f990:	ldr	x2, [sp, #240]
  40f994:	ldr	x3, [sp, #240]
  40f998:	bl	4126fc <sqrt@plt+0x108ec>
  40f99c:	bl	40cf5c <sqrt@plt+0xb14c>
  40f9a0:	add	sp, sp, #0x210
  40f9a4:	ldr	x28, [sp, #16]
  40f9a8:	ldp	x29, x30, [sp], #32
  40f9ac:	ret
  40f9b0:	ldur	x0, [x29, #-48]
  40f9b4:	bl	401d70 <_Unwind_Resume@plt>
  40f9b8:	sub	sp, sp, #0x10
  40f9bc:	str	x0, [sp, #8]
  40f9c0:	ldr	x8, [sp, #8]
  40f9c4:	str	wzr, [x8]
  40f9c8:	add	sp, sp, #0x10
  40f9cc:	ret
  40f9d0:	sub	sp, sp, #0x10
  40f9d4:	str	x0, [sp, #8]
  40f9d8:	ldr	x8, [sp, #8]
  40f9dc:	ldr	w9, [x8]
  40f9e0:	mov	w0, w9
  40f9e4:	add	sp, sp, #0x10
  40f9e8:	ret
  40f9ec:	sub	sp, sp, #0x10
  40f9f0:	mov	w8, #0x1                   	// #1
  40f9f4:	str	w0, [sp, #12]
  40f9f8:	ldr	w9, [sp, #12]
  40f9fc:	and	w9, w9, #0x1
  40fa00:	mov	w10, wzr
  40fa04:	cmp	w9, #0x1
  40fa08:	csel	w8, w8, w10, eq  // eq = none
  40fa0c:	and	w0, w8, #0x1
  40fa10:	add	sp, sp, #0x10
  40fa14:	ret
  40fa18:	sub	sp, sp, #0x10
  40fa1c:	str	x0, [sp, #8]
  40fa20:	ldr	x8, [sp, #8]
  40fa24:	ldr	x0, [x8, #8]
  40fa28:	add	sp, sp, #0x10
  40fa2c:	ret
  40fa30:	sub	sp, sp, #0x10
  40fa34:	str	x0, [sp, #8]
  40fa38:	ldr	x8, [sp, #8]
  40fa3c:	ldr	w0, [x8]
  40fa40:	add	sp, sp, #0x10
  40fa44:	ret
  40fa48:	sub	sp, sp, #0x30
  40fa4c:	stp	x29, x30, [sp, #32]
  40fa50:	add	x29, sp, #0x20
  40fa54:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40fa58:	add	x8, x8, #0x4e0
  40fa5c:	sub	x0, x29, #0x4
  40fa60:	ldr	x8, [x8]
  40fa64:	str	x0, [sp, #16]
  40fa68:	mov	x0, x8
  40fa6c:	bl	401ba0 <getc@plt>
  40fa70:	ldr	x8, [sp, #16]
  40fa74:	str	w0, [sp, #12]
  40fa78:	mov	x0, x8
  40fa7c:	ldr	w1, [sp, #12]
  40fa80:	bl	40fa98 <sqrt@plt+0xdc88>
  40fa84:	ldur	w9, [x29, #-4]
  40fa88:	mov	w0, w9
  40fa8c:	ldp	x29, x30, [sp, #32]
  40fa90:	add	sp, sp, #0x30
  40fa94:	ret
  40fa98:	sub	sp, sp, #0x10
  40fa9c:	str	x0, [sp, #8]
  40faa0:	str	w1, [sp, #4]
  40faa4:	ldr	x8, [sp, #8]
  40faa8:	ldr	w9, [sp, #4]
  40faac:	str	w9, [x8]
  40fab0:	add	sp, sp, #0x10
  40fab4:	ret
  40fab8:	sub	sp, sp, #0x20
  40fabc:	stp	x29, x30, [sp, #16]
  40fac0:	add	x29, sp, #0x10
  40fac4:	mov	w1, #0xffffffff            	// #-1
  40fac8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40facc:	add	x8, x8, #0x30
  40fad0:	sub	x9, x29, #0x4
  40fad4:	stur	w0, [x29, #-4]
  40fad8:	mov	x0, x9
  40fadc:	str	x8, [sp]
  40fae0:	bl	40fda0 <sqrt@plt+0xdf90>
  40fae4:	tbnz	w0, #0, 40faec <sqrt@plt+0xdcdc>
  40fae8:	b	40fb30 <sqrt@plt+0xdd20>
  40faec:	sub	x0, x29, #0x4
  40faf0:	bl	40fa30 <sqrt@plt+0xdc20>
  40faf4:	str	w0, [sp, #8]
  40faf8:	ldr	w0, [sp, #8]
  40fafc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  40fb00:	add	x8, x8, #0x4e0
  40fb04:	ldr	x1, [x8]
  40fb08:	bl	4019b0 <ungetc@plt>
  40fb0c:	mov	w9, #0xffffffff            	// #-1
  40fb10:	cmp	w0, w9
  40fb14:	b.ne	40fb30 <sqrt@plt+0xdd20>  // b.any
  40fb18:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40fb1c:	add	x0, x0, #0x42b
  40fb20:	ldr	x1, [sp]
  40fb24:	ldr	x2, [sp]
  40fb28:	ldr	x3, [sp]
  40fb2c:	bl	412740 <sqrt@plt+0x10930>
  40fb30:	ldp	x29, x30, [sp, #16]
  40fb34:	add	sp, sp, #0x20
  40fb38:	ret
  40fb3c:	sub	sp, sp, #0x30
  40fb40:	stp	x29, x30, [sp, #32]
  40fb44:	add	x29, sp, #0x20
  40fb48:	mov	w1, #0x20                  	// #32
  40fb4c:	sub	x8, x29, #0x4
  40fb50:	sub	x9, x29, #0x8
  40fb54:	stur	w0, [x29, #-4]
  40fb58:	mov	x0, x9
  40fb5c:	str	x8, [sp, #8]
  40fb60:	bl	40fa98 <sqrt@plt+0xdc88>
  40fb64:	ldur	w10, [x29, #-8]
  40fb68:	mov	w1, w10
  40fb6c:	ldr	x0, [sp, #8]
  40fb70:	bl	40fd6c <sqrt@plt+0xdf5c>
  40fb74:	mov	w10, #0x1                   	// #1
  40fb78:	str	w10, [sp, #4]
  40fb7c:	tbnz	w0, #0, 40fba0 <sqrt@plt+0xdd90>
  40fb80:	sub	x0, x29, #0xc
  40fb84:	mov	w1, #0x9                   	// #9
  40fb88:	bl	40fa98 <sqrt@plt+0xdc88>
  40fb8c:	ldur	w8, [x29, #-12]
  40fb90:	mov	w1, w8
  40fb94:	sub	x0, x29, #0x4
  40fb98:	bl	40fd6c <sqrt@plt+0xdf5c>
  40fb9c:	str	w0, [sp, #4]
  40fba0:	ldr	w8, [sp, #4]
  40fba4:	mov	w9, #0x1                   	// #1
  40fba8:	mov	w10, wzr
  40fbac:	tst	w8, #0x1
  40fbb0:	csel	w8, w9, w10, ne  // ne = any
  40fbb4:	and	w0, w8, #0x1
  40fbb8:	ldp	x29, x30, [sp, #32]
  40fbbc:	add	sp, sp, #0x30
  40fbc0:	ret
  40fbc4:	sub	sp, sp, #0x10
  40fbc8:	str	x0, [sp, #8]
  40fbcc:	strb	w1, [sp, #7]
  40fbd0:	ldr	x8, [sp, #8]
  40fbd4:	ldr	w9, [x8]
  40fbd8:	ldrb	w10, [sp, #7]
  40fbdc:	mov	w11, #0x1                   	// #1
  40fbe0:	mov	w12, wzr
  40fbe4:	cmp	w9, w10
  40fbe8:	csel	w9, w11, w12, eq  // eq = none
  40fbec:	and	w0, w9, #0x1
  40fbf0:	add	sp, sp, #0x10
  40fbf4:	ret
  40fbf8:	sub	sp, sp, #0x10
  40fbfc:	str	x0, [sp, #8]
  40fc00:	ldr	x8, [sp, #8]
  40fc04:	ldr	x8, [x8, #8]
  40fc08:	mov	w9, wzr
  40fc0c:	mov	w10, #0x1                   	// #1
  40fc10:	cmp	x8, #0x0
  40fc14:	csel	w9, w9, w10, hi  // hi = pmore
  40fc18:	and	w0, w9, #0x1
  40fc1c:	add	sp, sp, #0x10
  40fc20:	ret
  40fc24:	sub	sp, sp, #0x30
  40fc28:	stp	x29, x30, [sp, #32]
  40fc2c:	add	x29, sp, #0x20
  40fc30:	stur	w1, [x29, #-4]
  40fc34:	str	x0, [sp, #16]
  40fc38:	ldr	x0, [sp, #16]
  40fc3c:	ldur	w8, [x29, #-4]
  40fc40:	str	w8, [sp, #12]
  40fc44:	ldr	w8, [sp, #12]
  40fc48:	mov	w1, w8
  40fc4c:	bl	40fd6c <sqrt@plt+0xdf5c>
  40fc50:	eor	w8, w0, #0x1
  40fc54:	and	w0, w8, #0x1
  40fc58:	ldp	x29, x30, [sp, #32]
  40fc5c:	add	sp, sp, #0x30
  40fc60:	ret
  40fc64:	sub	sp, sp, #0x30
  40fc68:	stp	x29, x30, [sp, #32]
  40fc6c:	add	x29, sp, #0x20
  40fc70:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40fc74:	add	x8, x8, #0x30
  40fc78:	stur	x0, [x29, #-8]
  40fc7c:	str	x1, [sp, #16]
  40fc80:	ldur	x9, [x29, #-8]
  40fc84:	ldr	x10, [sp, #16]
  40fc88:	ldr	x11, [x9, #8]
  40fc8c:	cmp	x10, x11
  40fc90:	str	x8, [sp, #8]
  40fc94:	str	x9, [sp]
  40fc98:	b.cc	40fcb4 <sqrt@plt+0xdea4>  // b.lo, b.ul, b.last
  40fc9c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40fca0:	add	x0, x0, #0x418
  40fca4:	ldr	x1, [sp, #8]
  40fca8:	ldr	x2, [sp, #8]
  40fcac:	ldr	x3, [sp, #8]
  40fcb0:	bl	412740 <sqrt@plt+0x10930>
  40fcb4:	ldr	x8, [sp]
  40fcb8:	ldr	x9, [x8, #16]
  40fcbc:	ldr	x10, [sp, #16]
  40fcc0:	ldr	w0, [x9, x10, lsl #2]
  40fcc4:	ldp	x29, x30, [sp, #32]
  40fcc8:	add	sp, sp, #0x30
  40fccc:	ret
  40fcd0:	sub	sp, sp, #0x10
  40fcd4:	str	x0, [sp, #8]
  40fcd8:	ldr	x8, [sp, #8]
  40fcdc:	ldr	x0, [x8, #16]
  40fce0:	add	sp, sp, #0x10
  40fce4:	ret
  40fce8:	sub	sp, sp, #0x10
  40fcec:	str	x0, [sp, #8]
  40fcf0:	str	w1, [sp, #4]
  40fcf4:	ldr	x8, [sp, #8]
  40fcf8:	ldr	w9, [x8]
  40fcfc:	ldr	w10, [sp, #4]
  40fd00:	mov	w11, #0x1                   	// #1
  40fd04:	mov	w12, wzr
  40fd08:	cmp	w9, w10
  40fd0c:	csel	w9, w11, w12, eq  // eq = none
  40fd10:	and	w0, w9, #0x1
  40fd14:	add	sp, sp, #0x10
  40fd18:	ret
  40fd1c:	sub	sp, sp, #0x20
  40fd20:	stp	x29, x30, [sp, #16]
  40fd24:	add	x29, sp, #0x10
  40fd28:	str	x0, [sp, #8]
  40fd2c:	strb	w1, [sp, #7]
  40fd30:	ldr	x0, [sp, #8]
  40fd34:	ldrb	w1, [sp, #7]
  40fd38:	bl	40fbc4 <sqrt@plt+0xddb4>
  40fd3c:	eor	w8, w0, #0x1
  40fd40:	and	w0, w8, #0x1
  40fd44:	ldp	x29, x30, [sp, #16]
  40fd48:	add	sp, sp, #0x20
  40fd4c:	ret
  40fd50:	sub	sp, sp, #0x10
  40fd54:	str	x0, [sp, #8]
  40fd58:	ldr	x8, [sp, #8]
  40fd5c:	ldr	w9, [x8]
  40fd60:	mov	w0, w9
  40fd64:	add	sp, sp, #0x10
  40fd68:	ret
  40fd6c:	sub	sp, sp, #0x10
  40fd70:	str	w1, [sp, #12]
  40fd74:	str	x0, [sp]
  40fd78:	ldr	x8, [sp]
  40fd7c:	ldr	w9, [x8]
  40fd80:	ldr	w10, [sp, #12]
  40fd84:	mov	w11, #0x1                   	// #1
  40fd88:	mov	w12, wzr
  40fd8c:	cmp	w9, w10
  40fd90:	csel	w9, w11, w12, eq  // eq = none
  40fd94:	and	w0, w9, #0x1
  40fd98:	add	sp, sp, #0x10
  40fd9c:	ret
  40fda0:	sub	sp, sp, #0x20
  40fda4:	stp	x29, x30, [sp, #16]
  40fda8:	add	x29, sp, #0x10
  40fdac:	str	x0, [sp, #8]
  40fdb0:	str	w1, [sp, #4]
  40fdb4:	ldr	x0, [sp, #8]
  40fdb8:	ldr	w1, [sp, #4]
  40fdbc:	bl	40fce8 <sqrt@plt+0xded8>
  40fdc0:	eor	w8, w0, #0x1
  40fdc4:	and	w0, w8, #0x1
  40fdc8:	ldp	x29, x30, [sp, #16]
  40fdcc:	add	sp, sp, #0x20
  40fdd0:	ret
  40fdd4:	sub	sp, sp, #0x20
  40fdd8:	str	x0, [sp, #24]
  40fddc:	str	x1, [sp, #16]
  40fde0:	str	x2, [sp, #8]
  40fde4:	ldr	x8, [sp, #24]
  40fde8:	ldr	x9, [sp, #16]
  40fdec:	str	x9, [x8]
  40fdf0:	ldr	x9, [sp, #8]
  40fdf4:	str	x9, [x8, #8]
  40fdf8:	add	sp, sp, #0x20
  40fdfc:	ret
  40fe00:	sub	sp, sp, #0x10
  40fe04:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  40fe08:	add	x8, x8, #0x448
  40fe0c:	add	x8, x8, #0x10
  40fe10:	mov	x9, xzr
  40fe14:	str	x0, [sp, #8]
  40fe18:	ldr	x10, [sp, #8]
  40fe1c:	str	x8, [x10]
  40fe20:	str	x9, [x10, #8]
  40fe24:	str	x9, [x10, #16]
  40fe28:	str	wzr, [x10, #24]
  40fe2c:	add	sp, sp, #0x10
  40fe30:	ret
  40fe34:	sub	sp, sp, #0x50
  40fe38:	stp	x29, x30, [sp, #64]
  40fe3c:	add	x29, sp, #0x40
  40fe40:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  40fe44:	add	x8, x8, #0x448
  40fe48:	add	x8, x8, #0x10
  40fe4c:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  40fe50:	add	x9, x9, #0x30
  40fe54:	stur	x0, [x29, #-8]
  40fe58:	ldur	x10, [x29, #-8]
  40fe5c:	str	x8, [x10]
  40fe60:	ldr	x8, [x10, #16]
  40fe64:	stur	x9, [x29, #-24]
  40fe68:	str	x10, [sp, #32]
  40fe6c:	str	x8, [sp, #24]
  40fe70:	cbz	x8, 40fe7c <sqrt@plt+0xe06c>
  40fe74:	ldr	x0, [sp, #24]
  40fe78:	bl	401c60 <_ZdaPv@plt>
  40fe7c:	ldr	x8, [sp, #32]
  40fe80:	ldr	x9, [x8, #8]
  40fe84:	cbz	x9, 40fedc <sqrt@plt+0xe0cc>
  40fe88:	ldr	x8, [sp, #32]
  40fe8c:	ldr	x9, [x8, #8]
  40fe90:	stur	x9, [x29, #-16]
  40fe94:	ldr	x9, [x8, #8]
  40fe98:	ldr	x9, [x9, #8]
  40fe9c:	str	x9, [x8, #8]
  40fea0:	ldur	x9, [x29, #-16]
  40fea4:	ldr	x9, [x9]
  40fea8:	str	x9, [sp, #16]
  40feac:	cbz	x9, 40fec4 <sqrt@plt+0xe0b4>
  40feb0:	ldr	x8, [sp, #16]
  40feb4:	ldr	x9, [x8]
  40feb8:	ldr	x9, [x9, #8]
  40febc:	mov	x0, x8
  40fec0:	blr	x9
  40fec4:	ldur	x8, [x29, #-16]
  40fec8:	str	x8, [sp, #8]
  40fecc:	cbz	x8, 40fed8 <sqrt@plt+0xe0c8>
  40fed0:	ldr	x0, [sp, #8]
  40fed4:	bl	41b668 <_ZdlPv@@Base>
  40fed8:	b	40fe7c <sqrt@plt+0xe06c>
  40fedc:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fee0:	add	x8, x8, #0x328
  40fee4:	ldr	x0, [x8]
  40fee8:	bl	401d80 <ferror@plt>
  40feec:	cbnz	w0, 40ff18 <sqrt@plt+0xe108>
  40fef0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fef4:	add	x8, x8, #0x328
  40fef8:	ldr	x0, [x8]
  40fefc:	bl	401c20 <fflush@plt>
  40ff00:	str	w0, [sp, #4]
  40ff04:	b	40ff08 <sqrt@plt+0xe0f8>
  40ff08:	ldr	w8, [sp, #4]
  40ff0c:	cmp	w8, #0x0
  40ff10:	cset	w9, ge  // ge = tcont
  40ff14:	tbnz	w9, #0, 40ff34 <sqrt@plt+0xe124>
  40ff18:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  40ff1c:	add	x0, x0, #0x4e0
  40ff20:	ldur	x1, [x29, #-24]
  40ff24:	ldur	x2, [x29, #-24]
  40ff28:	ldur	x3, [x29, #-24]
  40ff2c:	bl	412740 <sqrt@plt+0x10930>
  40ff30:	b	40ff34 <sqrt@plt+0xe124>
  40ff34:	ldp	x29, x30, [sp, #64]
  40ff38:	add	sp, sp, #0x50
  40ff3c:	ret
  40ff40:	bl	408b98 <sqrt@plt+0x6d88>
  40ff44:	sub	sp, sp, #0x10
  40ff48:	str	x0, [sp, #8]
  40ff4c:	brk	#0x1
  40ff50:	sub	sp, sp, #0x60
  40ff54:	stp	x29, x30, [sp, #80]
  40ff58:	add	x29, sp, #0x50
  40ff5c:	mov	w8, #0x64                  	// #100
  40ff60:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  40ff64:	add	x9, x9, #0x4ed
  40ff68:	stur	x0, [x29, #-8]
  40ff6c:	stur	w1, [x29, #-12]
  40ff70:	stur	x2, [x29, #-24]
  40ff74:	ldur	x10, [x29, #-8]
  40ff78:	ldur	w11, [x29, #-12]
  40ff7c:	cmp	w11, #0x0
  40ff80:	cset	w11, ge  // ge = tcont
  40ff84:	and	w0, w11, #0x1
  40ff88:	mov	w1, w8
  40ff8c:	mov	x2, x9
  40ff90:	str	x10, [sp, #16]
  40ff94:	bl	408a60 <sqrt@plt+0x6c50>
  40ff98:	ldur	w8, [x29, #-12]
  40ff9c:	ldr	x9, [sp, #16]
  40ffa0:	ldr	w11, [x9, #24]
  40ffa4:	cmp	w8, w11
  40ffa8:	b.lt	410180 <sqrt@plt+0xe370>  // b.tstop
  40ffac:	ldr	x8, [sp, #16]
  40ffb0:	ldr	w9, [x8, #24]
  40ffb4:	cbnz	w9, 41005c <sqrt@plt+0xe24c>
  40ffb8:	mov	w8, #0xa                   	// #10
  40ffbc:	ldr	x9, [sp, #16]
  40ffc0:	str	w8, [x9, #24]
  40ffc4:	ldr	w8, [x9, #24]
  40ffc8:	ldur	w10, [x29, #-12]
  40ffcc:	cmp	w8, w10
  40ffd0:	b.gt	40ffe4 <sqrt@plt+0xe1d4>
  40ffd4:	ldur	w8, [x29, #-12]
  40ffd8:	add	w8, w8, #0x1
  40ffdc:	ldr	x9, [sp, #16]
  40ffe0:	str	w8, [x9, #24]
  40ffe4:	ldr	x8, [sp, #16]
  40ffe8:	ldrsw	x9, [x8, #24]
  40ffec:	mov	x10, #0x8                   	// #8
  40fff0:	mul	x11, x9, x10
  40fff4:	umulh	x9, x9, x10
  40fff8:	mov	x10, #0xffffffffffffffff    	// #-1
  40fffc:	cmp	x9, #0x0
  410000:	csel	x0, x10, x11, ne  // ne = any
  410004:	bl	401980 <_Znam@plt>
  410008:	ldr	x8, [sp, #16]
  41000c:	str	x0, [x8, #16]
  410010:	stur	wzr, [x29, #-28]
  410014:	ldur	w8, [x29, #-28]
  410018:	ldr	x9, [sp, #16]
  41001c:	ldr	w10, [x9, #24]
  410020:	cmp	w8, w10
  410024:	b.ge	410058 <sqrt@plt+0xe248>  // b.tcont
  410028:	ldr	x8, [sp, #16]
  41002c:	ldr	x9, [x8, #16]
  410030:	ldursw	x10, [x29, #-28]
  410034:	mov	x11, #0x8                   	// #8
  410038:	mul	x10, x11, x10
  41003c:	add	x9, x9, x10
  410040:	mov	x10, xzr
  410044:	str	x10, [x9]
  410048:	ldur	w8, [x29, #-28]
  41004c:	add	w8, w8, #0x1
  410050:	stur	w8, [x29, #-28]
  410054:	b	410014 <sqrt@plt+0xe204>
  410058:	b	410180 <sqrt@plt+0xe370>
  41005c:	ldr	x8, [sp, #16]
  410060:	ldr	x9, [x8, #16]
  410064:	str	x9, [sp, #40]
  410068:	ldr	w10, [x8, #24]
  41006c:	str	w10, [sp, #36]
  410070:	ldr	w10, [x8, #24]
  410074:	mov	w11, #0x2                   	// #2
  410078:	mul	w10, w10, w11
  41007c:	str	w10, [x8, #24]
  410080:	ldur	w10, [x29, #-12]
  410084:	ldr	w11, [x8, #24]
  410088:	cmp	w10, w11
  41008c:	b.lt	4100a0 <sqrt@plt+0xe290>  // b.tstop
  410090:	ldur	w8, [x29, #-12]
  410094:	add	w8, w8, #0x1
  410098:	ldr	x9, [sp, #16]
  41009c:	str	w8, [x9, #24]
  4100a0:	ldr	x8, [sp, #16]
  4100a4:	ldrsw	x9, [x8, #24]
  4100a8:	mov	x10, #0x8                   	// #8
  4100ac:	mul	x11, x9, x10
  4100b0:	umulh	x9, x9, x10
  4100b4:	mov	x10, #0xffffffffffffffff    	// #-1
  4100b8:	cmp	x9, #0x0
  4100bc:	csel	x0, x10, x11, ne  // ne = any
  4100c0:	bl	401980 <_Znam@plt>
  4100c4:	ldr	x8, [sp, #16]
  4100c8:	str	x0, [x8, #16]
  4100cc:	str	wzr, [sp, #32]
  4100d0:	ldr	w8, [sp, #32]
  4100d4:	ldr	w9, [sp, #36]
  4100d8:	cmp	w8, w9
  4100dc:	b.ge	410120 <sqrt@plt+0xe310>  // b.tcont
  4100e0:	ldr	x8, [sp, #40]
  4100e4:	ldrsw	x9, [sp, #32]
  4100e8:	mov	x10, #0x8                   	// #8
  4100ec:	mul	x9, x10, x9
  4100f0:	add	x8, x8, x9
  4100f4:	ldr	x8, [x8]
  4100f8:	ldr	x9, [sp, #16]
  4100fc:	ldr	x11, [x9, #16]
  410100:	ldrsw	x12, [sp, #32]
  410104:	mul	x10, x10, x12
  410108:	add	x10, x11, x10
  41010c:	str	x8, [x10]
  410110:	ldr	w8, [sp, #32]
  410114:	add	w8, w8, #0x1
  410118:	str	w8, [sp, #32]
  41011c:	b	4100d0 <sqrt@plt+0xe2c0>
  410120:	ldr	w8, [sp, #36]
  410124:	str	w8, [sp, #32]
  410128:	ldr	w8, [sp, #32]
  41012c:	ldr	x9, [sp, #16]
  410130:	ldr	w10, [x9, #24]
  410134:	cmp	w8, w10
  410138:	b.ge	41016c <sqrt@plt+0xe35c>  // b.tcont
  41013c:	ldr	x8, [sp, #16]
  410140:	ldr	x9, [x8, #16]
  410144:	ldrsw	x10, [sp, #32]
  410148:	mov	x11, #0x8                   	// #8
  41014c:	mul	x10, x11, x10
  410150:	add	x9, x9, x10
  410154:	mov	x10, xzr
  410158:	str	x10, [x9]
  41015c:	ldr	w8, [sp, #32]
  410160:	add	w8, w8, #0x1
  410164:	str	w8, [sp, #32]
  410168:	b	410128 <sqrt@plt+0xe318>
  41016c:	ldr	x8, [sp, #40]
  410170:	str	x8, [sp, #8]
  410174:	cbz	x8, 410180 <sqrt@plt+0xe370>
  410178:	ldr	x0, [sp, #8]
  41017c:	bl	401c60 <_ZdaPv@plt>
  410180:	ldur	x1, [x29, #-24]
  410184:	ldr	x0, [sp, #16]
  410188:	bl	4101bc <sqrt@plt+0xe3ac>
  41018c:	str	x0, [sp, #24]
  410190:	ldr	x8, [sp, #24]
  410194:	ldr	x9, [sp, #16]
  410198:	ldr	x10, [x9, #16]
  41019c:	ldursw	x11, [x29, #-12]
  4101a0:	mov	x12, #0x8                   	// #8
  4101a4:	mul	x11, x12, x11
  4101a8:	add	x10, x10, x11
  4101ac:	str	x8, [x10]
  4101b0:	ldp	x29, x30, [sp, #80]
  4101b4:	add	sp, sp, #0x60
  4101b8:	ret
  4101bc:	sub	sp, sp, #0x60
  4101c0:	stp	x29, x30, [sp, #80]
  4101c4:	add	x29, sp, #0x50
  4101c8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4101cc:	add	x8, x8, #0x30
  4101d0:	stur	x0, [x29, #-16]
  4101d4:	stur	x1, [x29, #-24]
  4101d8:	ldur	x9, [x29, #-16]
  4101dc:	ldr	x10, [x9, #8]
  4101e0:	stur	x10, [x29, #-32]
  4101e4:	str	x8, [sp, #16]
  4101e8:	str	x9, [sp, #8]
  4101ec:	ldur	x8, [x29, #-32]
  4101f0:	cbz	x8, 41022c <sqrt@plt+0xe41c>
  4101f4:	ldur	x8, [x29, #-32]
  4101f8:	ldr	x0, [x8]
  4101fc:	bl	414414 <sqrt@plt+0x12604>
  410200:	ldur	x1, [x29, #-24]
  410204:	bl	401ca0 <strcmp@plt>
  410208:	cbnz	w0, 41021c <sqrt@plt+0xe40c>
  41020c:	ldur	x8, [x29, #-32]
  410210:	ldr	x8, [x8]
  410214:	stur	x8, [x29, #-8]
  410218:	b	4102bc <sqrt@plt+0xe4ac>
  41021c:	ldur	x8, [x29, #-32]
  410220:	ldr	x8, [x8, #8]
  410224:	stur	x8, [x29, #-32]
  410228:	b	4101ec <sqrt@plt+0xe3dc>
  41022c:	ldur	x1, [x29, #-24]
  410230:	ldr	x8, [sp, #8]
  410234:	ldr	x9, [x8]
  410238:	ldr	x9, [x9, #64]
  41023c:	mov	x0, x8
  410240:	blr	x9
  410244:	str	x0, [sp, #40]
  410248:	ldr	x8, [sp, #40]
  41024c:	cbnz	x8, 410268 <sqrt@plt+0xe458>
  410250:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  410254:	add	x0, x0, #0x50c
  410258:	ldr	x1, [sp, #16]
  41025c:	ldr	x2, [sp, #16]
  410260:	ldr	x3, [sp, #16]
  410264:	bl	412740 <sqrt@plt+0x10930>
  410268:	mov	x0, #0x10                  	// #16
  41026c:	bl	41b590 <_Znwm@@Base>
  410270:	ldr	x1, [sp, #40]
  410274:	ldr	x8, [sp, #8]
  410278:	ldr	x2, [x8, #8]
  41027c:	str	x0, [sp]
  410280:	adrp	x9, 40f000 <sqrt@plt+0xd1f0>
  410284:	add	x9, x9, #0xdd4
  410288:	blr	x9
  41028c:	b	410290 <sqrt@plt+0xe480>
  410290:	ldr	x8, [sp]
  410294:	ldr	x9, [sp, #8]
  410298:	str	x8, [x9, #8]
  41029c:	ldr	x10, [sp, #40]
  4102a0:	stur	x10, [x29, #-8]
  4102a4:	b	4102bc <sqrt@plt+0xe4ac>
  4102a8:	str	x0, [sp, #32]
  4102ac:	str	w1, [sp, #28]
  4102b0:	ldr	x0, [sp]
  4102b4:	bl	41b668 <_ZdlPv@@Base>
  4102b8:	b	4102cc <sqrt@plt+0xe4bc>
  4102bc:	ldur	x0, [x29, #-8]
  4102c0:	ldp	x29, x30, [sp, #80]
  4102c4:	add	sp, sp, #0x60
  4102c8:	ret
  4102cc:	ldr	x0, [sp, #32]
  4102d0:	bl	401d70 <_Unwind_Resume@plt>
  4102d4:	sub	sp, sp, #0x20
  4102d8:	stp	x29, x30, [sp, #16]
  4102dc:	add	x29, sp, #0x10
  4102e0:	mov	x8, xzr
  4102e4:	mov	w9, wzr
  4102e8:	str	x0, [sp, #8]
  4102ec:	str	x1, [sp]
  4102f0:	ldr	x0, [sp]
  4102f4:	mov	x1, x8
  4102f8:	mov	w2, w9
  4102fc:	bl	414b4c <sqrt@plt+0x12d3c>
  410300:	ldp	x29, x30, [sp, #16]
  410304:	add	sp, sp, #0x20
  410308:	ret
  41030c:	sub	sp, sp, #0x10
  410310:	str	x0, [sp, #8]
  410314:	add	sp, sp, #0x10
  410318:	ret
  41031c:	sub	sp, sp, #0x20
  410320:	str	x0, [sp, #24]
  410324:	str	x1, [sp, #16]
  410328:	str	x2, [sp, #8]
  41032c:	strb	w3, [sp, #7]
  410330:	add	sp, sp, #0x20
  410334:	ret
  410338:	sub	sp, sp, #0x20
  41033c:	str	x0, [sp, #24]
  410340:	str	x1, [sp, #16]
  410344:	str	x2, [sp, #8]
  410348:	strb	w3, [sp, #7]
  41034c:	add	sp, sp, #0x20
  410350:	ret
  410354:	sub	sp, sp, #0x30
  410358:	str	x0, [sp, #40]
  41035c:	str	w1, [sp, #36]
  410360:	str	x2, [sp, #24]
  410364:	str	w3, [sp, #20]
  410368:	str	x4, [sp, #8]
  41036c:	add	sp, sp, #0x30
  410370:	ret
  410374:	sub	sp, sp, #0x10
  410378:	str	x0, [sp, #8]
  41037c:	str	x1, [sp]
  410380:	add	sp, sp, #0x10
  410384:	ret
  410388:	sub	sp, sp, #0x10
  41038c:	str	x0, [sp, #8]
  410390:	str	x1, [sp]
  410394:	add	sp, sp, #0x10
  410398:	ret
  41039c:	sub	sp, sp, #0x60
  4103a0:	stp	x29, x30, [sp, #80]
  4103a4:	add	x29, sp, #0x50
  4103a8:	mov	w8, #0x0                   	// #0
  4103ac:	mov	x9, xzr
  4103b0:	sub	x10, x29, #0x22
  4103b4:	add	x11, sp, #0x28
  4103b8:	add	x4, sp, #0x20
  4103bc:	stur	x0, [x29, #-8]
  4103c0:	sturb	w1, [x29, #-9]
  4103c4:	stur	x2, [x29, #-24]
  4103c8:	stur	x3, [x29, #-32]
  4103cc:	ldur	x12, [x29, #-8]
  4103d0:	ldurb	w13, [x29, #-9]
  4103d4:	sturb	w13, [x29, #-34]
  4103d8:	strb	w8, [x10, #1]
  4103dc:	ldur	x2, [x29, #-24]
  4103e0:	mov	x0, x12
  4103e4:	mov	x1, x10
  4103e8:	mov	x3, x11
  4103ec:	str	x9, [sp, #16]
  4103f0:	str	x12, [sp, #8]
  4103f4:	bl	410444 <sqrt@plt+0xe634>
  4103f8:	str	x0, [sp, #24]
  4103fc:	ldr	x1, [sp, #24]
  410400:	ldr	x2, [sp, #32]
  410404:	ldur	x3, [x29, #-24]
  410408:	ldr	w4, [sp, #40]
  41040c:	ldr	x9, [sp, #8]
  410410:	ldr	x10, [x9]
  410414:	ldr	x10, [x10, #96]
  410418:	mov	x0, x9
  41041c:	ldr	x5, [sp, #16]
  410420:	blr	x10
  410424:	ldur	x9, [x29, #-32]
  410428:	cbz	x9, 410438 <sqrt@plt+0xe628>
  41042c:	ldr	w8, [sp, #40]
  410430:	ldur	x9, [x29, #-32]
  410434:	str	w8, [x9]
  410438:	ldp	x29, x30, [sp, #80]
  41043c:	add	sp, sp, #0x60
  410440:	ret
  410444:	sub	sp, sp, #0x120
  410448:	stp	x29, x30, [sp, #256]
  41044c:	str	x28, [sp, #272]
  410450:	add	x29, sp, #0x100
  410454:	sub	x8, x29, #0x20
  410458:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41045c:	add	x9, x9, #0x30
  410460:	str	x0, [x8, #16]
  410464:	str	x1, [x8, #8]
  410468:	str	x2, [x8]
  41046c:	stur	x3, [x29, #-40]
  410470:	stur	x4, [x29, #-48]
  410474:	ldr	x10, [x8, #16]
  410478:	ldr	x0, [x8, #8]
  41047c:	str	x8, [sp, #80]
  410480:	str	x9, [sp, #72]
  410484:	str	x10, [sp, #64]
  410488:	bl	41b22c <sqrt@plt+0x1941c>
  41048c:	stur	x0, [x29, #-56]
  410490:	ldr	x8, [sp, #80]
  410494:	ldr	x9, [x8]
  410498:	ldr	w11, [x9]
  41049c:	stur	w11, [x29, #-60]
  4104a0:	ldur	w11, [x29, #-60]
  4104a4:	cmp	w11, #0x0
  4104a8:	cset	w11, lt  // lt = tstop
  4104ac:	tbnz	w11, #0, 4104c4 <sqrt@plt+0xe6b4>
  4104b0:	ldur	w8, [x29, #-60]
  4104b4:	ldr	x9, [sp, #64]
  4104b8:	ldr	w10, [x9, #24]
  4104bc:	cmp	w8, w10
  4104c0:	b.lt	410500 <sqrt@plt+0xe6f0>  // b.tstop
  4104c4:	ldur	w1, [x29, #-60]
  4104c8:	sub	x8, x29, #0x50
  4104cc:	mov	x0, x8
  4104d0:	str	x8, [sp, #56]
  4104d4:	bl	4122e0 <sqrt@plt+0x104d0>
  4104d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  4104dc:	add	x0, x0, #0x524
  4104e0:	ldr	x1, [sp, #56]
  4104e4:	ldr	x2, [sp, #72]
  4104e8:	ldr	x3, [sp, #72]
  4104ec:	bl	412650 <sqrt@plt+0x10840>
  4104f0:	mov	x8, xzr
  4104f4:	ldr	x9, [sp, #80]
  4104f8:	str	x8, [x9, #24]
  4104fc:	b	4106a0 <sqrt@plt+0xe890>
  410500:	ldr	x8, [sp, #64]
  410504:	ldr	x9, [x8, #16]
  410508:	ldursw	x10, [x29, #-60]
  41050c:	mov	x11, #0x8                   	// #8
  410510:	mul	x10, x11, x10
  410514:	add	x9, x9, x10
  410518:	ldr	x9, [x9]
  41051c:	ldur	x10, [x29, #-48]
  410520:	str	x9, [x10]
  410524:	ldur	x9, [x29, #-48]
  410528:	ldr	x9, [x9]
  41052c:	cbnz	x9, 41056c <sqrt@plt+0xe75c>
  410530:	ldur	w1, [x29, #-60]
  410534:	sub	x8, x29, #0x60
  410538:	mov	x0, x8
  41053c:	str	x8, [sp, #48]
  410540:	bl	4122e0 <sqrt@plt+0x104d0>
  410544:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  410548:	add	x0, x0, #0x53b
  41054c:	ldr	x1, [sp, #48]
  410550:	ldr	x2, [sp, #72]
  410554:	ldr	x3, [sp, #72]
  410558:	bl	412650 <sqrt@plt+0x10840>
  41055c:	mov	x8, xzr
  410560:	ldr	x9, [sp, #80]
  410564:	str	x8, [x9, #24]
  410568:	b	4106a0 <sqrt@plt+0xe890>
  41056c:	ldur	x8, [x29, #-48]
  410570:	ldr	x0, [x8]
  410574:	ldur	x1, [x29, #-56]
  410578:	bl	41356c <sqrt@plt+0x1175c>
  41057c:	cbnz	w0, 410660 <sqrt@plt+0xe850>
  410580:	ldr	x8, [sp, #80]
  410584:	ldr	x9, [x8, #8]
  410588:	ldrb	w10, [x9]
  41058c:	cbz	w10, 4105fc <sqrt@plt+0xe7ec>
  410590:	ldr	x8, [sp, #80]
  410594:	ldr	x9, [x8, #8]
  410598:	ldrb	w10, [x9, #1]
  41059c:	cbnz	w10, 4105fc <sqrt@plt+0xe7ec>
  4105a0:	ldur	x8, [x29, #-48]
  4105a4:	ldr	x0, [x8]
  4105a8:	bl	414414 <sqrt@plt+0x12604>
  4105ac:	sub	x8, x29, #0x70
  4105b0:	str	x0, [sp, #40]
  4105b4:	mov	x0, x8
  4105b8:	ldr	x1, [sp, #40]
  4105bc:	str	x8, [sp, #32]
  4105c0:	bl	412278 <sqrt@plt+0x10468>
  4105c4:	ldr	x8, [sp, #80]
  4105c8:	ldr	x9, [x8, #8]
  4105cc:	ldrb	w1, [x9]
  4105d0:	add	x9, sp, #0x80
  4105d4:	mov	x0, x9
  4105d8:	str	x9, [sp, #24]
  4105dc:	bl	412330 <sqrt@plt+0x10520>
  4105e0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  4105e4:	add	x0, x0, #0x553
  4105e8:	ldr	x1, [sp, #32]
  4105ec:	ldr	x2, [sp, #24]
  4105f0:	ldr	x3, [sp, #72]
  4105f4:	bl	412650 <sqrt@plt+0x10840>
  4105f8:	b	410650 <sqrt@plt+0xe840>
  4105fc:	ldur	x8, [x29, #-48]
  410600:	ldr	x0, [x8]
  410604:	bl	414414 <sqrt@plt+0x12604>
  410608:	add	x8, sp, #0x70
  41060c:	str	x0, [sp, #16]
  410610:	mov	x0, x8
  410614:	ldr	x1, [sp, #16]
  410618:	str	x8, [sp, #8]
  41061c:	bl	412278 <sqrt@plt+0x10468>
  410620:	ldr	x8, [sp, #80]
  410624:	ldr	x1, [x8, #8]
  410628:	add	x9, sp, #0x60
  41062c:	mov	x0, x9
  410630:	str	x9, [sp]
  410634:	bl	412278 <sqrt@plt+0x10468>
  410638:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  41063c:	add	x0, x0, #0x583
  410640:	ldr	x1, [sp, #8]
  410644:	ldr	x2, [sp]
  410648:	ldr	x3, [sp, #72]
  41064c:	bl	412650 <sqrt@plt+0x10840>
  410650:	mov	x8, xzr
  410654:	ldr	x9, [sp, #80]
  410658:	str	x8, [x9, #24]
  41065c:	b	4106a0 <sqrt@plt+0xe890>
  410660:	ldur	x8, [x29, #-48]
  410664:	ldr	x0, [x8]
  410668:	ldur	x1, [x29, #-56]
  41066c:	ldr	x8, [sp, #80]
  410670:	ldr	x9, [x8]
  410674:	ldr	w2, [x9, #4]
  410678:	bl	413750 <sqrt@plt+0x11940>
  41067c:	str	w0, [sp, #92]
  410680:	ldur	x8, [x29, #-40]
  410684:	cbz	x8, 410694 <sqrt@plt+0xe884>
  410688:	ldr	w8, [sp, #92]
  41068c:	ldur	x9, [x29, #-40]
  410690:	str	w8, [x9]
  410694:	ldur	x8, [x29, #-56]
  410698:	ldr	x9, [sp, #80]
  41069c:	str	x8, [x9, #24]
  4106a0:	ldr	x8, [sp, #80]
  4106a4:	ldr	x0, [x8, #24]
  4106a8:	ldr	x28, [sp, #272]
  4106ac:	ldp	x29, x30, [sp, #256]
  4106b0:	add	sp, sp, #0x120
  4106b4:	ret
  4106b8:	sub	sp, sp, #0x50
  4106bc:	stp	x29, x30, [sp, #64]
  4106c0:	add	x29, sp, #0x40
  4106c4:	add	x4, sp, #0x18
  4106c8:	add	x8, sp, #0x14
  4106cc:	stur	x0, [x29, #-8]
  4106d0:	stur	x1, [x29, #-16]
  4106d4:	stur	x2, [x29, #-24]
  4106d8:	str	x3, [sp, #32]
  4106dc:	ldur	x9, [x29, #-8]
  4106e0:	ldur	x1, [x29, #-16]
  4106e4:	ldur	x2, [x29, #-24]
  4106e8:	mov	x0, x9
  4106ec:	mov	x3, x8
  4106f0:	str	x9, [sp]
  4106f4:	bl	410444 <sqrt@plt+0xe634>
  4106f8:	str	x0, [sp, #8]
  4106fc:	ldr	x8, [sp, #8]
  410700:	cbz	x8, 410740 <sqrt@plt+0xe930>
  410704:	ldr	x1, [sp, #8]
  410708:	ldr	x2, [sp, #24]
  41070c:	ldur	x3, [x29, #-24]
  410710:	ldr	w4, [sp, #20]
  410714:	ldur	x5, [x29, #-16]
  410718:	ldr	x8, [sp]
  41071c:	ldr	x9, [x8]
  410720:	ldr	x9, [x9, #96]
  410724:	mov	x0, x8
  410728:	blr	x9
  41072c:	ldr	x8, [sp, #32]
  410730:	cbz	x8, 410740 <sqrt@plt+0xe930>
  410734:	ldr	w8, [sp, #20]
  410738:	ldr	x9, [sp, #32]
  41073c:	str	w8, [x9]
  410740:	ldp	x29, x30, [sp, #64]
  410744:	add	sp, sp, #0x50
  410748:	ret
  41074c:	sub	sp, sp, #0xd0
  410750:	stp	x29, x30, [sp, #192]
  410754:	add	x29, sp, #0xc0
  410758:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41075c:	add	x8, x8, #0x30
  410760:	stur	x0, [x29, #-8]
  410764:	stur	w1, [x29, #-12]
  410768:	stur	x2, [x29, #-24]
  41076c:	stur	x3, [x29, #-32]
  410770:	ldur	x9, [x29, #-8]
  410774:	ldur	w0, [x29, #-12]
  410778:	str	x8, [sp, #56]
  41077c:	str	x9, [sp, #48]
  410780:	bl	41b1fc <sqrt@plt+0x193ec>
  410784:	stur	x0, [x29, #-40]
  410788:	ldur	x8, [x29, #-24]
  41078c:	ldr	w10, [x8]
  410790:	stur	w10, [x29, #-44]
  410794:	ldur	w10, [x29, #-44]
  410798:	cmp	w10, #0x0
  41079c:	cset	w10, lt  // lt = tstop
  4107a0:	tbnz	w10, #0, 4107b8 <sqrt@plt+0xe9a8>
  4107a4:	ldur	w8, [x29, #-44]
  4107a8:	ldr	x9, [sp, #48]
  4107ac:	ldr	w10, [x9, #24]
  4107b0:	cmp	w8, w10
  4107b4:	b.lt	4107e8 <sqrt@plt+0xe9d8>  // b.tstop
  4107b8:	ldur	w1, [x29, #-44]
  4107bc:	sub	x8, x29, #0x40
  4107c0:	mov	x0, x8
  4107c4:	str	x8, [sp, #40]
  4107c8:	bl	4122e0 <sqrt@plt+0x104d0>
  4107cc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  4107d0:	add	x0, x0, #0x524
  4107d4:	ldr	x1, [sp, #40]
  4107d8:	ldr	x2, [sp, #56]
  4107dc:	ldr	x3, [sp, #56]
  4107e0:	bl	412650 <sqrt@plt+0x10840>
  4107e4:	b	4108f8 <sqrt@plt+0xeae8>
  4107e8:	ldr	x8, [sp, #48]
  4107ec:	ldr	x9, [x8, #16]
  4107f0:	ldursw	x10, [x29, #-44]
  4107f4:	mov	x11, #0x8                   	// #8
  4107f8:	mul	x10, x11, x10
  4107fc:	add	x9, x9, x10
  410800:	ldr	x9, [x9]
  410804:	stur	x9, [x29, #-72]
  410808:	ldur	x9, [x29, #-72]
  41080c:	cbnz	x9, 410840 <sqrt@plt+0xea30>
  410810:	ldur	w1, [x29, #-44]
  410814:	sub	x8, x29, #0x58
  410818:	mov	x0, x8
  41081c:	str	x8, [sp, #32]
  410820:	bl	4122e0 <sqrt@plt+0x104d0>
  410824:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  410828:	add	x0, x0, #0x53b
  41082c:	ldr	x1, [sp, #32]
  410830:	ldr	x2, [sp, #56]
  410834:	ldr	x3, [sp, #56]
  410838:	bl	412650 <sqrt@plt+0x10840>
  41083c:	b	4108f8 <sqrt@plt+0xeae8>
  410840:	ldur	x0, [x29, #-72]
  410844:	ldur	x1, [x29, #-40]
  410848:	bl	41356c <sqrt@plt+0x1175c>
  41084c:	cbnz	w0, 4108a0 <sqrt@plt+0xea90>
  410850:	ldur	x0, [x29, #-72]
  410854:	bl	414414 <sqrt@plt+0x12604>
  410858:	add	x8, sp, #0x58
  41085c:	str	x0, [sp, #24]
  410860:	mov	x0, x8
  410864:	ldr	x1, [sp, #24]
  410868:	str	x8, [sp, #16]
  41086c:	bl	412278 <sqrt@plt+0x10468>
  410870:	ldur	w1, [x29, #-12]
  410874:	add	x8, sp, #0x48
  410878:	mov	x0, x8
  41087c:	str	x8, [sp, #8]
  410880:	bl	4122e0 <sqrt@plt+0x104d0>
  410884:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  410888:	add	x0, x0, #0x5b5
  41088c:	ldr	x1, [sp, #16]
  410890:	ldr	x2, [sp, #8]
  410894:	ldr	x3, [sp, #56]
  410898:	bl	412650 <sqrt@plt+0x10840>
  41089c:	b	4108f8 <sqrt@plt+0xeae8>
  4108a0:	ldur	x0, [x29, #-72]
  4108a4:	ldur	x1, [x29, #-40]
  4108a8:	ldur	x8, [x29, #-24]
  4108ac:	ldr	w2, [x8, #4]
  4108b0:	bl	413750 <sqrt@plt+0x11940>
  4108b4:	str	w0, [sp, #68]
  4108b8:	ldur	x8, [x29, #-32]
  4108bc:	cbz	x8, 4108cc <sqrt@plt+0xeabc>
  4108c0:	ldr	w8, [sp, #68]
  4108c4:	ldur	x9, [x29, #-32]
  4108c8:	str	w8, [x9]
  4108cc:	ldur	x1, [x29, #-40]
  4108d0:	ldur	x2, [x29, #-72]
  4108d4:	ldur	x3, [x29, #-24]
  4108d8:	ldr	w4, [sp, #68]
  4108dc:	ldr	x8, [sp, #48]
  4108e0:	ldr	x9, [x8]
  4108e4:	ldr	x9, [x9, #96]
  4108e8:	mov	x0, x8
  4108ec:	mov	x10, xzr
  4108f0:	mov	x5, x10
  4108f4:	blr	x9
  4108f8:	ldp	x29, x30, [sp, #192]
  4108fc:	add	sp, sp, #0xd0
  410900:	ret
  410904:	sub	sp, sp, #0x20
  410908:	str	x0, [sp, #16]
  41090c:	str	w1, [sp, #12]
  410910:	ldr	x8, [sp, #16]
  410914:	ldr	w9, [sp, #12]
  410918:	cmp	w9, #0x0
  41091c:	cset	w9, lt  // lt = tstop
  410920:	str	x8, [sp]
  410924:	tbnz	w9, #0, 410960 <sqrt@plt+0xeb50>
  410928:	ldr	w8, [sp, #12]
  41092c:	ldr	x9, [sp]
  410930:	ldr	w10, [x9, #24]
  410934:	cmp	w8, w10
  410938:	b.ge	410960 <sqrt@plt+0xeb50>  // b.tcont
  41093c:	ldr	x8, [sp]
  410940:	ldr	x9, [x8, #16]
  410944:	ldrsw	x10, [sp, #12]
  410948:	mov	x11, #0x8                   	// #8
  41094c:	mul	x10, x11, x10
  410950:	add	x9, x9, x10
  410954:	ldr	x9, [x9]
  410958:	str	x9, [sp, #24]
  41095c:	b	410968 <sqrt@plt+0xeb58>
  410960:	mov	x8, xzr
  410964:	str	x8, [sp, #24]
  410968:	ldr	x0, [sp, #24]
  41096c:	add	sp, sp, #0x20
  410970:	ret
  410974:	sub	sp, sp, #0x30
  410978:	stp	x29, x30, [sp, #32]
  41097c:	add	x29, sp, #0x20
  410980:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  410984:	add	x8, x8, #0x560
  410988:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41098c:	add	x9, x9, #0x330
  410990:	stur	w0, [x29, #-4]
  410994:	str	x1, [sp, #16]
  410998:	ldr	x8, [x8]
  41099c:	str	x9, [sp, #8]
  4109a0:	cbz	x8, 4109c4 <sqrt@plt+0xebb4>
  4109a4:	ldr	x8, [sp, #8]
  4109a8:	ldr	x0, [x8]
  4109ac:	adrp	x9, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  4109b0:	add	x9, x9, #0x560
  4109b4:	ldr	x2, [x9]
  4109b8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4109bc:	add	x1, x1, #0x5e6
  4109c0:	bl	4019f0 <fprintf@plt>
  4109c4:	ldr	x8, [sp, #8]
  4109c8:	ldr	x0, [x8]
  4109cc:	ldur	w2, [x29, #-4]
  4109d0:	ldr	x3, [sp, #16]
  4109d4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4109d8:	add	x1, x1, #0x5eb
  4109dc:	bl	4019f0 <fprintf@plt>
  4109e0:	ldr	x8, [sp, #8]
  4109e4:	ldr	x9, [x8]
  4109e8:	mov	x0, x9
  4109ec:	bl	401c20 <fflush@plt>
  4109f0:	bl	401d10 <abort@plt>
  4109f4:	sub	sp, sp, #0x30
  4109f8:	stp	x29, x30, [sp, #32]
  4109fc:	add	x29, sp, #0x20
  410a00:	stur	x0, [x29, #-8]
  410a04:	str	x1, [sp, #16]
  410a08:	ldur	x8, [x29, #-8]
  410a0c:	add	x0, x8, #0x20
  410a10:	str	x8, [sp, #8]
  410a14:	bl	411bf0 <sqrt@plt+0xfde0>
  410a18:	ldr	x8, [sp, #16]
  410a1c:	ldr	x8, [x8, #32]
  410a20:	ldr	x9, [sp, #8]
  410a24:	str	x8, [x9, #32]
  410a28:	ldr	x8, [sp, #16]
  410a2c:	ldr	w10, [x8]
  410a30:	str	w10, [x9]
  410a34:	ldr	x8, [sp, #16]
  410a38:	ldr	w10, [x8, #4]
  410a3c:	str	w10, [x9, #4]
  410a40:	ldr	x8, [sp, #16]
  410a44:	ldr	w10, [x8, #8]
  410a48:	str	w10, [x9, #8]
  410a4c:	ldr	x8, [sp, #16]
  410a50:	ldr	w10, [x8, #12]
  410a54:	str	w10, [x9, #12]
  410a58:	ldr	x8, [sp, #16]
  410a5c:	ldr	w10, [x8, #16]
  410a60:	str	w10, [x9, #16]
  410a64:	ldp	x29, x30, [sp, #32]
  410a68:	add	sp, sp, #0x30
  410a6c:	ret
  410a70:	sub	sp, sp, #0x10
  410a74:	str	x0, [sp, #8]
  410a78:	add	sp, sp, #0x10
  410a7c:	ret
  410a80:	sub	sp, sp, #0x30
  410a84:	str	x0, [sp, #32]
  410a88:	str	x1, [sp, #24]
  410a8c:	ldr	x8, [sp, #32]
  410a90:	ldr	w9, [x8]
  410a94:	ldr	x10, [sp, #24]
  410a98:	ldr	w11, [x10]
  410a9c:	cmp	w9, w11
  410aa0:	str	x8, [sp, #16]
  410aa4:	b.eq	410ab0 <sqrt@plt+0xeca0>  // b.none
  410aa8:	str	wzr, [sp, #44]
  410aac:	b	410c28 <sqrt@plt+0xee18>
  410ab0:	ldr	x8, [sp, #16]
  410ab4:	ldr	w9, [x8]
  410ab8:	subs	w9, w9, #0x0
  410abc:	mov	w10, w9
  410ac0:	ubfx	x10, x10, #0, #32
  410ac4:	cmp	x10, #0x4
  410ac8:	str	x10, [sp, #8]
  410acc:	b.hi	410c20 <sqrt@plt+0xee10>  // b.pmore
  410ad0:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  410ad4:	add	x8, x8, #0x614
  410ad8:	ldr	x11, [sp, #8]
  410adc:	ldrsw	x10, [x8, x11, lsl #2]
  410ae0:	add	x9, x8, x10
  410ae4:	br	x9
  410ae8:	b	410c20 <sqrt@plt+0xee10>
  410aec:	ldr	x8, [sp, #16]
  410af0:	ldr	w9, [x8, #4]
  410af4:	ldr	x10, [sp, #24]
  410af8:	ldr	w11, [x10, #4]
  410afc:	cmp	w9, w11
  410b00:	b.ne	410b34 <sqrt@plt+0xed24>  // b.any
  410b04:	ldr	x8, [sp, #16]
  410b08:	ldr	w9, [x8, #8]
  410b0c:	ldr	x10, [sp, #24]
  410b10:	ldr	w11, [x10, #8]
  410b14:	cmp	w9, w11
  410b18:	b.ne	410b34 <sqrt@plt+0xed24>  // b.any
  410b1c:	ldr	x8, [sp, #16]
  410b20:	ldr	w9, [x8, #12]
  410b24:	ldr	x10, [sp, #24]
  410b28:	ldr	w11, [x10, #12]
  410b2c:	cmp	w9, w11
  410b30:	b.eq	410b3c <sqrt@plt+0xed2c>  // b.none
  410b34:	str	wzr, [sp, #44]
  410b38:	b	410c28 <sqrt@plt+0xee18>
  410b3c:	b	410c20 <sqrt@plt+0xee10>
  410b40:	ldr	x8, [sp, #16]
  410b44:	ldr	w9, [x8, #4]
  410b48:	ldr	x10, [sp, #24]
  410b4c:	ldr	w11, [x10, #4]
  410b50:	cmp	w9, w11
  410b54:	b.ne	410ba0 <sqrt@plt+0xed90>  // b.any
  410b58:	ldr	x8, [sp, #16]
  410b5c:	ldr	w9, [x8, #8]
  410b60:	ldr	x10, [sp, #24]
  410b64:	ldr	w11, [x10, #8]
  410b68:	cmp	w9, w11
  410b6c:	b.ne	410ba0 <sqrt@plt+0xed90>  // b.any
  410b70:	ldr	x8, [sp, #16]
  410b74:	ldr	w9, [x8, #12]
  410b78:	ldr	x10, [sp, #24]
  410b7c:	ldr	w11, [x10, #12]
  410b80:	cmp	w9, w11
  410b84:	b.ne	410ba0 <sqrt@plt+0xed90>  // b.any
  410b88:	ldr	x8, [sp, #16]
  410b8c:	ldr	w9, [x8, #16]
  410b90:	ldr	x10, [sp, #24]
  410b94:	ldr	w11, [x10, #16]
  410b98:	cmp	w9, w11
  410b9c:	b.eq	410ba8 <sqrt@plt+0xed98>  // b.none
  410ba0:	str	wzr, [sp, #44]
  410ba4:	b	410c28 <sqrt@plt+0xee18>
  410ba8:	b	410c20 <sqrt@plt+0xee10>
  410bac:	ldr	x8, [sp, #16]
  410bb0:	ldr	w9, [x8, #4]
  410bb4:	ldr	x10, [sp, #24]
  410bb8:	ldr	w11, [x10, #4]
  410bbc:	cmp	w9, w11
  410bc0:	b.eq	410bcc <sqrt@plt+0xedbc>  // b.none
  410bc4:	str	wzr, [sp, #44]
  410bc8:	b	410c28 <sqrt@plt+0xee18>
  410bcc:	b	410c20 <sqrt@plt+0xee10>
  410bd0:	ldr	x8, [sp, #16]
  410bd4:	ldr	w9, [x8, #4]
  410bd8:	ldr	x10, [sp, #24]
  410bdc:	ldr	w11, [x10, #4]
  410be0:	cmp	w9, w11
  410be4:	b.ne	410c18 <sqrt@plt+0xee08>  // b.any
  410be8:	ldr	x8, [sp, #16]
  410bec:	ldr	w9, [x8, #8]
  410bf0:	ldr	x10, [sp, #24]
  410bf4:	ldr	w11, [x10, #8]
  410bf8:	cmp	w9, w11
  410bfc:	b.ne	410c18 <sqrt@plt+0xee08>  // b.any
  410c00:	ldr	x8, [sp, #16]
  410c04:	ldr	w9, [x8, #12]
  410c08:	ldr	x10, [sp, #24]
  410c0c:	ldr	w11, [x10, #12]
  410c10:	cmp	w9, w11
  410c14:	b.eq	410c20 <sqrt@plt+0xee10>  // b.none
  410c18:	str	wzr, [sp, #44]
  410c1c:	b	410c28 <sqrt@plt+0xee18>
  410c20:	mov	w8, #0x1                   	// #1
  410c24:	str	w8, [sp, #44]
  410c28:	ldr	w0, [sp, #44]
  410c2c:	add	sp, sp, #0x30
  410c30:	ret
  410c34:	sub	sp, sp, #0x20
  410c38:	stp	x29, x30, [sp, #16]
  410c3c:	add	x29, sp, #0x10
  410c40:	str	x0, [sp, #8]
  410c44:	str	x1, [sp]
  410c48:	ldr	x0, [sp, #8]
  410c4c:	ldr	x1, [sp]
  410c50:	bl	410a80 <sqrt@plt+0xec70>
  410c54:	cmp	w0, #0x0
  410c58:	cset	w8, ne  // ne = any
  410c5c:	eor	w8, w8, #0x1
  410c60:	and	w0, w8, #0x1
  410c64:	ldp	x29, x30, [sp, #16]
  410c68:	add	sp, sp, #0x20
  410c6c:	ret
  410c70:	sub	sp, sp, #0x10
  410c74:	str	x0, [sp, #8]
  410c78:	str	x1, [sp]
  410c7c:	ldr	x8, [sp, #8]
  410c80:	ldr	w9, [x8, #4]
  410c84:	ldr	x10, [sp]
  410c88:	str	w9, [x10]
  410c8c:	ldr	w9, [x8, #8]
  410c90:	ldr	x10, [sp]
  410c94:	str	w9, [x10, #4]
  410c98:	ldr	w9, [x8, #12]
  410c9c:	ldr	x10, [sp]
  410ca0:	str	w9, [x10, #8]
  410ca4:	ldr	w9, [x8, #16]
  410ca8:	ldr	x10, [sp]
  410cac:	str	w9, [x10, #12]
  410cb0:	ldr	w0, [x8]
  410cb4:	add	sp, sp, #0x10
  410cb8:	ret
  410cbc:	sub	sp, sp, #0x10
  410cc0:	str	x0, [sp, #8]
  410cc4:	ldr	x8, [sp, #8]
  410cc8:	str	wzr, [x8]
  410ccc:	add	sp, sp, #0x10
  410cd0:	ret
  410cd4:	sub	sp, sp, #0x30
  410cd8:	stp	x29, x30, [sp, #32]
  410cdc:	add	x29, sp, #0x20
  410ce0:	mov	w8, #0x3                   	// #3
  410ce4:	mov	w9, #0xffff                	// #65535
  410ce8:	stur	x0, [x29, #-8]
  410cec:	stur	w1, [x29, #-12]
  410cf0:	str	w2, [sp, #16]
  410cf4:	str	w3, [sp, #12]
  410cf8:	ldur	x10, [x29, #-8]
  410cfc:	str	w8, [x10]
  410d00:	ldur	w1, [x29, #-12]
  410d04:	mov	w0, w9
  410d08:	str	w9, [sp, #8]
  410d0c:	str	x10, [sp]
  410d10:	bl	410d50 <sqrt@plt+0xef40>
  410d14:	ldr	x10, [sp]
  410d18:	str	w0, [x10, #4]
  410d1c:	ldr	w1, [sp, #16]
  410d20:	ldr	w0, [sp, #8]
  410d24:	bl	410d50 <sqrt@plt+0xef40>
  410d28:	ldr	x10, [sp]
  410d2c:	str	w0, [x10, #8]
  410d30:	ldr	w1, [sp, #12]
  410d34:	ldr	w0, [sp, #8]
  410d38:	bl	410d50 <sqrt@plt+0xef40>
  410d3c:	ldr	x10, [sp]
  410d40:	str	w0, [x10, #12]
  410d44:	ldp	x29, x30, [sp, #32]
  410d48:	add	sp, sp, #0x30
  410d4c:	ret
  410d50:	sub	sp, sp, #0x10
  410d54:	str	w0, [sp, #8]
  410d58:	str	w1, [sp, #4]
  410d5c:	ldr	w8, [sp, #8]
  410d60:	ldr	w9, [sp, #4]
  410d64:	cmp	w8, w9
  410d68:	b.cs	410d78 <sqrt@plt+0xef68>  // b.hs, b.nlast
  410d6c:	ldr	w8, [sp, #8]
  410d70:	str	w8, [sp, #12]
  410d74:	b	410d80 <sqrt@plt+0xef70>
  410d78:	ldr	w8, [sp, #4]
  410d7c:	str	w8, [sp, #12]
  410d80:	ldr	w0, [sp, #12]
  410d84:	add	sp, sp, #0x10
  410d88:	ret
  410d8c:	sub	sp, sp, #0x30
  410d90:	stp	x29, x30, [sp, #32]
  410d94:	add	x29, sp, #0x20
  410d98:	mov	w8, #0x1                   	// #1
  410d9c:	mov	w9, #0xffff                	// #65535
  410da0:	stur	x0, [x29, #-8]
  410da4:	stur	w1, [x29, #-12]
  410da8:	str	w2, [sp, #16]
  410dac:	str	w3, [sp, #12]
  410db0:	ldur	x10, [x29, #-8]
  410db4:	str	w8, [x10]
  410db8:	ldur	w1, [x29, #-12]
  410dbc:	mov	w0, w9
  410dc0:	str	w9, [sp, #8]
  410dc4:	str	x10, [sp]
  410dc8:	bl	410d50 <sqrt@plt+0xef40>
  410dcc:	ldr	x10, [sp]
  410dd0:	str	w0, [x10, #4]
  410dd4:	ldr	w1, [sp, #16]
  410dd8:	ldr	w0, [sp, #8]
  410ddc:	bl	410d50 <sqrt@plt+0xef40>
  410de0:	ldr	x10, [sp]
  410de4:	str	w0, [x10, #8]
  410de8:	ldr	w1, [sp, #12]
  410dec:	ldr	w0, [sp, #8]
  410df0:	bl	410d50 <sqrt@plt+0xef40>
  410df4:	ldr	x10, [sp]
  410df8:	str	w0, [x10, #12]
  410dfc:	ldp	x29, x30, [sp, #32]
  410e00:	add	sp, sp, #0x30
  410e04:	ret
  410e08:	sub	sp, sp, #0x40
  410e0c:	stp	x29, x30, [sp, #48]
  410e10:	add	x29, sp, #0x30
  410e14:	mov	w8, #0x2                   	// #2
  410e18:	mov	w9, #0xffff                	// #65535
  410e1c:	stur	x0, [x29, #-8]
  410e20:	stur	w1, [x29, #-12]
  410e24:	stur	w2, [x29, #-16]
  410e28:	stur	w3, [x29, #-20]
  410e2c:	str	w4, [sp, #24]
  410e30:	ldur	x10, [x29, #-8]
  410e34:	str	w8, [x10]
  410e38:	ldur	w1, [x29, #-12]
  410e3c:	mov	w0, w9
  410e40:	str	w9, [sp, #20]
  410e44:	str	x10, [sp, #8]
  410e48:	bl	410d50 <sqrt@plt+0xef40>
  410e4c:	ldr	x10, [sp, #8]
  410e50:	str	w0, [x10, #4]
  410e54:	ldur	w1, [x29, #-16]
  410e58:	ldr	w0, [sp, #20]
  410e5c:	bl	410d50 <sqrt@plt+0xef40>
  410e60:	ldr	x10, [sp, #8]
  410e64:	str	w0, [x10, #8]
  410e68:	ldur	w1, [x29, #-20]
  410e6c:	ldr	w0, [sp, #20]
  410e70:	bl	410d50 <sqrt@plt+0xef40>
  410e74:	ldr	x10, [sp, #8]
  410e78:	str	w0, [x10, #12]
  410e7c:	ldr	w1, [sp, #24]
  410e80:	ldr	w0, [sp, #20]
  410e84:	bl	410d50 <sqrt@plt+0xef40>
  410e88:	ldr	x10, [sp, #8]
  410e8c:	str	w0, [x10, #16]
  410e90:	ldp	x29, x30, [sp, #48]
  410e94:	add	sp, sp, #0x40
  410e98:	ret
  410e9c:	sub	sp, sp, #0x30
  410ea0:	stp	x29, x30, [sp, #32]
  410ea4:	add	x29, sp, #0x20
  410ea8:	mov	w8, #0x4                   	// #4
  410eac:	mov	w9, #0xffff                	// #65535
  410eb0:	stur	x0, [x29, #-8]
  410eb4:	stur	w1, [x29, #-12]
  410eb8:	ldur	x10, [x29, #-8]
  410ebc:	str	w8, [x10]
  410ec0:	ldur	w1, [x29, #-12]
  410ec4:	mov	w0, w9
  410ec8:	str	x10, [sp, #8]
  410ecc:	bl	410d50 <sqrt@plt+0xef40>
  410ed0:	ldr	x10, [sp, #8]
  410ed4:	str	w0, [x10, #4]
  410ed8:	ldp	x29, x30, [sp, #32]
  410edc:	add	sp, sp, #0x30
  410ee0:	ret
  410ee4:	sub	sp, sp, #0x60
  410ee8:	stp	x29, x30, [sp, #80]
  410eec:	add	x29, sp, #0x50
  410ef0:	mov	x8, #0x2                   	// #2
  410ef4:	stur	x0, [x29, #-16]
  410ef8:	stur	w1, [x29, #-20]
  410efc:	stur	x2, [x29, #-32]
  410f00:	str	x3, [sp, #40]
  410f04:	ldur	x9, [x29, #-16]
  410f08:	str	x8, [sp, #32]
  410f0c:	ldur	w10, [x29, #-20]
  410f10:	str	w10, [x9]
  410f14:	ldur	x8, [x29, #-32]
  410f18:	str	x8, [sp, #24]
  410f1c:	ldr	x8, [sp, #24]
  410f20:	add	x8, x8, #0x1
  410f24:	str	x8, [sp, #24]
  410f28:	ldr	x8, [sp, #24]
  410f2c:	ldrb	w10, [x8]
  410f30:	cmp	w10, #0x23
  410f34:	str	x9, [sp, #8]
  410f38:	b.ne	410f50 <sqrt@plt+0xf140>  // b.any
  410f3c:	mov	x8, #0x4                   	// #4
  410f40:	str	x8, [sp, #32]
  410f44:	ldr	x8, [sp, #24]
  410f48:	add	x8, x8, #0x1
  410f4c:	str	x8, [sp, #24]
  410f50:	str	xzr, [sp, #16]
  410f54:	ldr	x8, [sp, #16]
  410f58:	ldr	x9, [sp, #40]
  410f5c:	cmp	x8, x9
  410f60:	b.cs	410fe8 <sqrt@plt+0xf1d8>  // b.hs, b.nlast
  410f64:	mov	x8, #0x4                   	// #4
  410f68:	ldr	x9, [sp, #8]
  410f6c:	add	x10, x9, #0x4
  410f70:	ldr	x11, [sp, #16]
  410f74:	mul	x8, x8, x11
  410f78:	add	x0, x10, x8
  410f7c:	ldr	x1, [sp, #24]
  410f80:	ldr	x2, [sp, #32]
  410f84:	bl	411000 <sqrt@plt+0xf1f0>
  410f88:	cbnz	w0, 410f94 <sqrt@plt+0xf184>
  410f8c:	stur	wzr, [x29, #-4]
  410f90:	b	410ff0 <sqrt@plt+0xf1e0>
  410f94:	ldr	x8, [sp, #32]
  410f98:	cmp	x8, #0x2
  410f9c:	b.ne	410fc8 <sqrt@plt+0xf1b8>  // b.any
  410fa0:	mov	x8, #0x4                   	// #4
  410fa4:	ldr	x9, [sp, #8]
  410fa8:	add	x10, x9, #0x4
  410fac:	ldr	x11, [sp, #16]
  410fb0:	mul	x8, x8, x11
  410fb4:	add	x8, x10, x8
  410fb8:	ldr	w12, [x8]
  410fbc:	mov	w13, #0x101                 	// #257
  410fc0:	mul	w12, w12, w13
  410fc4:	str	w12, [x8]
  410fc8:	ldr	x8, [sp, #32]
  410fcc:	ldr	x9, [sp, #24]
  410fd0:	add	x8, x9, x8
  410fd4:	str	x8, [sp, #24]
  410fd8:	ldr	x8, [sp, #16]
  410fdc:	add	x8, x8, #0x1
  410fe0:	str	x8, [sp, #16]
  410fe4:	b	410f54 <sqrt@plt+0xf144>
  410fe8:	mov	w8, #0x1                   	// #1
  410fec:	stur	w8, [x29, #-4]
  410ff0:	ldur	w0, [x29, #-4]
  410ff4:	ldp	x29, x30, [sp, #80]
  410ff8:	add	sp, sp, #0x60
  410ffc:	ret
  411000:	sub	sp, sp, #0x40
  411004:	stp	x29, x30, [sp, #48]
  411008:	add	x29, sp, #0x30
  41100c:	stur	x0, [x29, #-16]
  411010:	str	x1, [sp, #24]
  411014:	str	x2, [sp, #16]
  411018:	str	xzr, [sp, #8]
  41101c:	str	wzr, [sp, #4]
  411020:	ldr	x8, [sp, #8]
  411024:	ldr	x9, [sp, #16]
  411028:	mov	w10, #0x0                   	// #0
  41102c:	cmp	x8, x9
  411030:	str	w10, [sp]
  411034:	b.cs	41105c <sqrt@plt+0xf24c>  // b.hs, b.nlast
  411038:	ldr	x8, [sp, #24]
  41103c:	ldr	x9, [sp, #8]
  411040:	ldrb	w1, [x8, x9]
  411044:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411048:	add	x0, x0, #0x929
  41104c:	bl	408ab8 <sqrt@plt+0x6ca8>
  411050:	cmp	w0, #0x0
  411054:	cset	w10, ne  // ne = any
  411058:	str	w10, [sp]
  41105c:	ldr	w8, [sp]
  411060:	tbnz	w8, #0, 411068 <sqrt@plt+0xf258>
  411064:	b	41112c <sqrt@plt+0xf31c>
  411068:	ldr	x8, [sp, #24]
  41106c:	ldr	x9, [sp, #8]
  411070:	ldrb	w1, [x8, x9]
  411074:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411078:	add	x0, x0, #0x829
  41107c:	bl	408ab8 <sqrt@plt+0x6ca8>
  411080:	cbz	w0, 4110ac <sqrt@plt+0xf29c>
  411084:	ldr	w8, [sp, #4]
  411088:	mov	w9, #0x10                  	// #16
  41108c:	mul	w8, w8, w9
  411090:	ldr	x10, [sp, #24]
  411094:	ldr	x11, [sp, #8]
  411098:	ldrb	w9, [x10, x11]
  41109c:	subs	w9, w9, #0x30
  4110a0:	add	w8, w8, w9
  4110a4:	str	w8, [sp, #4]
  4110a8:	b	41111c <sqrt@plt+0xf30c>
  4110ac:	ldr	x8, [sp, #24]
  4110b0:	ldr	x9, [sp, #8]
  4110b4:	ldrb	w1, [x8, x9]
  4110b8:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4110bc:	add	x0, x0, #0x629
  4110c0:	bl	408ab8 <sqrt@plt+0x6ca8>
  4110c4:	cbz	w0, 4110f4 <sqrt@plt+0xf2e4>
  4110c8:	ldr	w8, [sp, #4]
  4110cc:	mov	w9, #0x10                  	// #16
  4110d0:	mul	w8, w8, w9
  4110d4:	ldr	x10, [sp, #24]
  4110d8:	ldr	x11, [sp, #8]
  4110dc:	ldrb	w9, [x10, x11]
  4110e0:	subs	w9, w9, #0x41
  4110e4:	add	w8, w8, w9
  4110e8:	add	w8, w8, #0xa
  4110ec:	str	w8, [sp, #4]
  4110f0:	b	41111c <sqrt@plt+0xf30c>
  4110f4:	ldr	w8, [sp, #4]
  4110f8:	mov	w9, #0x10                  	// #16
  4110fc:	mul	w8, w8, w9
  411100:	ldr	x10, [sp, #24]
  411104:	ldr	x11, [sp, #8]
  411108:	ldrb	w9, [x10, x11]
  41110c:	subs	w9, w9, #0x61
  411110:	add	w8, w8, w9
  411114:	add	w8, w8, #0xa
  411118:	str	w8, [sp, #4]
  41111c:	ldr	x8, [sp, #8]
  411120:	add	x8, x8, #0x1
  411124:	str	x8, [sp, #8]
  411128:	b	411020 <sqrt@plt+0xf210>
  41112c:	ldr	x8, [sp, #8]
  411130:	ldr	x9, [sp, #16]
  411134:	cmp	x8, x9
  411138:	b.eq	411144 <sqrt@plt+0xf334>  // b.none
  41113c:	stur	wzr, [x29, #-4]
  411140:	b	411158 <sqrt@plt+0xf348>
  411144:	ldr	w8, [sp, #4]
  411148:	ldur	x9, [x29, #-16]
  41114c:	str	w8, [x9]
  411150:	mov	w8, #0x1                   	// #1
  411154:	stur	w8, [x29, #-4]
  411158:	ldur	w0, [x29, #-4]
  41115c:	ldp	x29, x30, [sp, #48]
  411160:	add	sp, sp, #0x40
  411164:	ret
  411168:	sub	sp, sp, #0x20
  41116c:	stp	x29, x30, [sp, #16]
  411170:	add	x29, sp, #0x10
  411174:	mov	w8, #0x3                   	// #3
  411178:	mov	x3, #0x3                   	// #3
  41117c:	str	x0, [sp, #8]
  411180:	str	x1, [sp]
  411184:	ldr	x0, [sp, #8]
  411188:	ldr	x2, [sp]
  41118c:	mov	w1, w8
  411190:	bl	410ee4 <sqrt@plt+0xf0d4>
  411194:	ldp	x29, x30, [sp, #16]
  411198:	add	sp, sp, #0x20
  41119c:	ret
  4111a0:	sub	sp, sp, #0x20
  4111a4:	stp	x29, x30, [sp, #16]
  4111a8:	add	x29, sp, #0x10
  4111ac:	mov	w8, #0x1                   	// #1
  4111b0:	mov	x3, #0x3                   	// #3
  4111b4:	str	x0, [sp, #8]
  4111b8:	str	x1, [sp]
  4111bc:	ldr	x0, [sp, #8]
  4111c0:	ldr	x2, [sp]
  4111c4:	mov	w1, w8
  4111c8:	bl	410ee4 <sqrt@plt+0xf0d4>
  4111cc:	ldp	x29, x30, [sp, #16]
  4111d0:	add	sp, sp, #0x20
  4111d4:	ret
  4111d8:	sub	sp, sp, #0x20
  4111dc:	stp	x29, x30, [sp, #16]
  4111e0:	add	x29, sp, #0x10
  4111e4:	mov	w8, #0x2                   	// #2
  4111e8:	mov	x3, #0x4                   	// #4
  4111ec:	str	x0, [sp, #8]
  4111f0:	str	x1, [sp]
  4111f4:	ldr	x0, [sp, #8]
  4111f8:	ldr	x2, [sp]
  4111fc:	mov	w1, w8
  411200:	bl	410ee4 <sqrt@plt+0xf0d4>
  411204:	ldp	x29, x30, [sp, #16]
  411208:	add	sp, sp, #0x20
  41120c:	ret
  411210:	sub	sp, sp, #0x20
  411214:	stp	x29, x30, [sp, #16]
  411218:	add	x29, sp, #0x10
  41121c:	mov	w8, #0x4                   	// #4
  411220:	mov	x3, #0x1                   	// #1
  411224:	str	x0, [sp, #8]
  411228:	str	x1, [sp]
  41122c:	ldr	x0, [sp, #8]
  411230:	ldr	x2, [sp]
  411234:	mov	w1, w8
  411238:	bl	410ee4 <sqrt@plt+0xf0d4>
  41123c:	ldp	x29, x30, [sp, #16]
  411240:	add	sp, sp, #0x20
  411244:	ret
  411248:	sub	sp, sp, #0x50
  41124c:	stp	x29, x30, [sp, #64]
  411250:	add	x29, sp, #0x40
  411254:	stur	x0, [x29, #-8]
  411258:	stur	x1, [x29, #-16]
  41125c:	stur	x2, [x29, #-24]
  411260:	str	x3, [sp, #32]
  411264:	ldur	x8, [x29, #-8]
  411268:	ldr	w9, [x8]
  41126c:	subs	w9, w9, #0x1
  411270:	mov	w10, w9
  411274:	ubfx	x10, x10, #0, #32
  411278:	cmp	x10, #0x3
  41127c:	str	x8, [sp, #24]
  411280:	str	x10, [sp, #16]
  411284:	b.hi	4113e0 <sqrt@plt+0xf5d0>  // b.pmore
  411288:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  41128c:	add	x8, x8, #0x628
  411290:	ldr	x11, [sp, #16]
  411294:	ldrsw	x10, [x8, x11, lsl #2]
  411298:	add	x9, x8, x10
  41129c:	br	x9
  4112a0:	ldr	x8, [sp, #24]
  4112a4:	ldr	w9, [x8, #4]
  4112a8:	ldur	x10, [x29, #-16]
  4112ac:	str	w9, [x10]
  4112b0:	ldr	w9, [x8, #8]
  4112b4:	ldur	x10, [x29, #-24]
  4112b8:	str	w9, [x10]
  4112bc:	ldr	w9, [x8, #12]
  4112c0:	ldr	x10, [sp, #32]
  4112c4:	str	w9, [x10]
  4112c8:	b	4113f8 <sqrt@plt+0xf5e8>
  4112cc:	ldr	x8, [sp, #24]
  4112d0:	ldr	w9, [x8, #4]
  4112d4:	mov	w10, #0xffff                	// #65535
  4112d8:	subs	w9, w10, w9
  4112dc:	ldur	x11, [x29, #-16]
  4112e0:	str	w9, [x11]
  4112e4:	ldr	w9, [x8, #8]
  4112e8:	subs	w9, w10, w9
  4112ec:	ldur	x11, [x29, #-24]
  4112f0:	str	w9, [x11]
  4112f4:	ldr	w9, [x8, #12]
  4112f8:	subs	w9, w10, w9
  4112fc:	ldr	x11, [sp, #32]
  411300:	str	w9, [x11]
  411304:	b	4113f8 <sqrt@plt+0xf5e8>
  411308:	ldr	x8, [sp, #24]
  41130c:	ldr	w9, [x8, #4]
  411310:	ldr	w10, [x8, #16]
  411314:	mov	w11, #0xffff                	// #65535
  411318:	subs	w10, w11, w10
  41131c:	mul	w9, w9, w10
  411320:	udiv	w9, w9, w11
  411324:	ldr	w10, [x8, #16]
  411328:	add	w1, w9, w10
  41132c:	mov	w0, w11
  411330:	str	w11, [sp, #12]
  411334:	bl	410d50 <sqrt@plt+0xef40>
  411338:	ldr	w9, [sp, #12]
  41133c:	subs	w10, w9, w0
  411340:	ldur	x8, [x29, #-16]
  411344:	str	w10, [x8]
  411348:	ldr	x8, [sp, #24]
  41134c:	ldr	w10, [x8, #8]
  411350:	ldr	w11, [x8, #16]
  411354:	subs	w11, w9, w11
  411358:	mul	w10, w10, w11
  41135c:	udiv	w10, w10, w9
  411360:	ldr	w11, [x8, #16]
  411364:	add	w1, w10, w11
  411368:	mov	w0, w9
  41136c:	bl	410d50 <sqrt@plt+0xef40>
  411370:	ldr	w9, [sp, #12]
  411374:	subs	w10, w9, w0
  411378:	ldur	x8, [x29, #-24]
  41137c:	str	w10, [x8]
  411380:	ldr	x8, [sp, #24]
  411384:	ldr	w10, [x8, #12]
  411388:	ldr	w11, [x8, #16]
  41138c:	subs	w11, w9, w11
  411390:	mul	w10, w10, w11
  411394:	udiv	w10, w10, w9
  411398:	ldr	w11, [x8, #16]
  41139c:	add	w1, w10, w11
  4113a0:	mov	w0, w9
  4113a4:	bl	410d50 <sqrt@plt+0xef40>
  4113a8:	ldr	w9, [sp, #12]
  4113ac:	subs	w10, w9, w0
  4113b0:	ldr	x8, [sp, #32]
  4113b4:	str	w10, [x8]
  4113b8:	b	4113f8 <sqrt@plt+0xf5e8>
  4113bc:	ldr	x8, [sp, #24]
  4113c0:	ldr	w9, [x8, #4]
  4113c4:	ldr	x10, [sp, #32]
  4113c8:	str	w9, [x10]
  4113cc:	ldur	x10, [x29, #-24]
  4113d0:	str	w9, [x10]
  4113d4:	ldur	x10, [x29, #-16]
  4113d8:	str	w9, [x10]
  4113dc:	b	4113f8 <sqrt@plt+0xf5e8>
  4113e0:	mov	w8, wzr
  4113e4:	mov	w0, w8
  4113e8:	mov	w1, #0x100                 	// #256
  4113ec:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  4113f0:	add	x2, x2, #0x67c
  4113f4:	bl	408a60 <sqrt@plt+0x6c50>
  4113f8:	ldp	x29, x30, [sp, #64]
  4113fc:	add	sp, sp, #0x50
  411400:	ret
  411404:	sub	sp, sp, #0x50
  411408:	stp	x29, x30, [sp, #64]
  41140c:	add	x29, sp, #0x40
  411410:	stur	x0, [x29, #-8]
  411414:	stur	x1, [x29, #-16]
  411418:	stur	x2, [x29, #-24]
  41141c:	str	x3, [sp, #32]
  411420:	ldur	x8, [x29, #-8]
  411424:	ldr	w9, [x8]
  411428:	subs	w9, w9, #0x1
  41142c:	mov	w10, w9
  411430:	ubfx	x10, x10, #0, #32
  411434:	cmp	x10, #0x3
  411438:	str	x8, [sp, #24]
  41143c:	str	x10, [sp, #16]
  411440:	b.hi	411594 <sqrt@plt+0xf784>  // b.pmore
  411444:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  411448:	add	x8, x8, #0x638
  41144c:	ldr	x11, [sp, #16]
  411450:	ldrsw	x10, [x8, x11, lsl #2]
  411454:	add	x9, x8, x10
  411458:	br	x9
  41145c:	ldr	x8, [sp, #24]
  411460:	ldr	w9, [x8, #4]
  411464:	mov	w10, #0xffff                	// #65535
  411468:	subs	w9, w10, w9
  41146c:	ldur	x11, [x29, #-16]
  411470:	str	w9, [x11]
  411474:	ldr	w9, [x8, #8]
  411478:	subs	w9, w10, w9
  41147c:	ldur	x11, [x29, #-24]
  411480:	str	w9, [x11]
  411484:	ldr	w9, [x8, #12]
  411488:	subs	w9, w10, w9
  41148c:	ldr	x11, [sp, #32]
  411490:	str	w9, [x11]
  411494:	b	4115ac <sqrt@plt+0xf79c>
  411498:	ldr	x8, [sp, #24]
  41149c:	ldr	w9, [x8, #4]
  4114a0:	ldur	x10, [x29, #-16]
  4114a4:	str	w9, [x10]
  4114a8:	ldr	w9, [x8, #8]
  4114ac:	ldur	x10, [x29, #-24]
  4114b0:	str	w9, [x10]
  4114b4:	ldr	w9, [x8, #12]
  4114b8:	ldr	x10, [sp, #32]
  4114bc:	str	w9, [x10]
  4114c0:	b	4115ac <sqrt@plt+0xf79c>
  4114c4:	ldr	x8, [sp, #24]
  4114c8:	ldr	w9, [x8, #4]
  4114cc:	ldr	w10, [x8, #16]
  4114d0:	mov	w11, #0xffff                	// #65535
  4114d4:	subs	w10, w11, w10
  4114d8:	mul	w9, w9, w10
  4114dc:	udiv	w9, w9, w11
  4114e0:	ldr	w10, [x8, #16]
  4114e4:	add	w1, w9, w10
  4114e8:	mov	w0, w11
  4114ec:	str	w11, [sp, #12]
  4114f0:	bl	410d50 <sqrt@plt+0xef40>
  4114f4:	ldur	x8, [x29, #-16]
  4114f8:	str	w0, [x8]
  4114fc:	ldr	x8, [sp, #24]
  411500:	ldr	w9, [x8, #8]
  411504:	ldr	w10, [x8, #16]
  411508:	ldr	w11, [sp, #12]
  41150c:	subs	w10, w11, w10
  411510:	mul	w9, w9, w10
  411514:	udiv	w9, w9, w11
  411518:	ldr	w10, [x8, #16]
  41151c:	add	w1, w9, w10
  411520:	mov	w0, w11
  411524:	bl	410d50 <sqrt@plt+0xef40>
  411528:	ldur	x8, [x29, #-24]
  41152c:	str	w0, [x8]
  411530:	ldr	x8, [sp, #24]
  411534:	ldr	w9, [x8, #12]
  411538:	ldr	w10, [x8, #16]
  41153c:	ldr	w11, [sp, #12]
  411540:	subs	w10, w11, w10
  411544:	mul	w9, w9, w10
  411548:	udiv	w9, w9, w11
  41154c:	ldr	w10, [x8, #16]
  411550:	add	w1, w9, w10
  411554:	mov	w0, w11
  411558:	bl	410d50 <sqrt@plt+0xef40>
  41155c:	ldr	x8, [sp, #32]
  411560:	str	w0, [x8]
  411564:	b	4115ac <sqrt@plt+0xf79c>
  411568:	ldr	x8, [sp, #24]
  41156c:	ldr	w9, [x8, #4]
  411570:	mov	w10, #0xffff                	// #65535
  411574:	subs	w9, w10, w9
  411578:	ldr	x11, [sp, #32]
  41157c:	str	w9, [x11]
  411580:	ldur	x11, [x29, #-24]
  411584:	str	w9, [x11]
  411588:	ldur	x11, [x29, #-16]
  41158c:	str	w9, [x11]
  411590:	b	4115ac <sqrt@plt+0xf79c>
  411594:	mov	w8, wzr
  411598:	mov	w0, w8
  41159c:	mov	w1, #0x11f                 	// #287
  4115a0:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  4115a4:	add	x2, x2, #0x67c
  4115a8:	bl	408a60 <sqrt@plt+0x6c50>
  4115ac:	ldp	x29, x30, [sp, #64]
  4115b0:	add	sp, sp, #0x50
  4115b4:	ret
  4115b8:	sub	sp, sp, #0x60
  4115bc:	stp	x29, x30, [sp, #80]
  4115c0:	add	x29, sp, #0x50
  4115c4:	stur	x0, [x29, #-8]
  4115c8:	stur	x1, [x29, #-16]
  4115cc:	stur	x2, [x29, #-24]
  4115d0:	stur	x3, [x29, #-32]
  4115d4:	str	x4, [sp, #40]
  4115d8:	ldur	x8, [x29, #-8]
  4115dc:	ldr	w9, [x8]
  4115e0:	subs	w9, w9, #0x1
  4115e4:	mov	w10, w9
  4115e8:	ubfx	x10, x10, #0, #32
  4115ec:	cmp	x10, #0x3
  4115f0:	str	x8, [sp, #32]
  4115f4:	str	x10, [sp, #24]
  4115f8:	b.hi	411898 <sqrt@plt+0xfa88>  // b.pmore
  4115fc:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  411600:	add	x8, x8, #0x648
  411604:	ldr	x11, [sp, #24]
  411608:	ldrsw	x10, [x8, x11, lsl #2]
  41160c:	add	x9, x8, x10
  411610:	br	x9
  411614:	ldr	x8, [sp, #32]
  411618:	ldr	w9, [x8, #4]
  41161c:	mov	w10, #0xffff                	// #65535
  411620:	subs	w0, w10, w9
  411624:	ldr	w9, [x8, #8]
  411628:	subs	w9, w10, w9
  41162c:	ldr	w11, [x8, #12]
  411630:	subs	w1, w10, w11
  411634:	str	w0, [sp, #20]
  411638:	mov	w0, w9
  41163c:	str	w10, [sp, #16]
  411640:	bl	410d50 <sqrt@plt+0xef40>
  411644:	ldr	w9, [sp, #20]
  411648:	str	w0, [sp, #12]
  41164c:	mov	w0, w9
  411650:	ldr	w1, [sp, #12]
  411654:	bl	410d50 <sqrt@plt+0xef40>
  411658:	ldr	x8, [sp, #40]
  41165c:	str	w0, [x8]
  411660:	ldr	x8, [sp, #40]
  411664:	ldr	w9, [x8]
  411668:	ldr	w10, [sp, #16]
  41166c:	cmp	w10, w9
  411670:	b.ne	411694 <sqrt@plt+0xf884>  // b.any
  411674:	ldur	x8, [x29, #-16]
  411678:	mov	w9, #0xffff                	// #65535
  41167c:	str	w9, [x8]
  411680:	ldur	x8, [x29, #-24]
  411684:	str	w9, [x8]
  411688:	ldur	x8, [x29, #-32]
  41168c:	str	w9, [x8]
  411690:	b	41172c <sqrt@plt+0xf91c>
  411694:	ldr	x8, [sp, #32]
  411698:	ldr	w9, [x8, #4]
  41169c:	mov	w10, #0xffff                	// #65535
  4116a0:	subs	w9, w10, w9
  4116a4:	ldr	x11, [sp, #40]
  4116a8:	ldr	w12, [x11]
  4116ac:	subs	w9, w9, w12
  4116b0:	mul	w9, w10, w9
  4116b4:	ldr	x11, [sp, #40]
  4116b8:	ldr	w12, [x11]
  4116bc:	subs	w12, w10, w12
  4116c0:	udiv	w9, w9, w12
  4116c4:	ldur	x11, [x29, #-16]
  4116c8:	str	w9, [x11]
  4116cc:	ldr	w9, [x8, #8]
  4116d0:	subs	w9, w10, w9
  4116d4:	ldr	x11, [sp, #40]
  4116d8:	ldr	w12, [x11]
  4116dc:	subs	w9, w9, w12
  4116e0:	mul	w9, w10, w9
  4116e4:	ldr	x11, [sp, #40]
  4116e8:	ldr	w12, [x11]
  4116ec:	subs	w12, w10, w12
  4116f0:	udiv	w9, w9, w12
  4116f4:	ldur	x11, [x29, #-24]
  4116f8:	str	w9, [x11]
  4116fc:	ldr	w9, [x8, #12]
  411700:	subs	w9, w10, w9
  411704:	ldr	x11, [sp, #40]
  411708:	ldr	w12, [x11]
  41170c:	subs	w9, w9, w12
  411710:	mul	w9, w10, w9
  411714:	ldr	x11, [sp, #40]
  411718:	ldr	w12, [x11]
  41171c:	subs	w10, w10, w12
  411720:	udiv	w9, w9, w10
  411724:	ldur	x11, [x29, #-32]
  411728:	str	w9, [x11]
  41172c:	b	4118b0 <sqrt@plt+0xfaa0>
  411730:	ldr	x8, [sp, #32]
  411734:	ldr	w0, [x8, #4]
  411738:	ldr	w9, [x8, #8]
  41173c:	ldr	w1, [x8, #12]
  411740:	str	w0, [sp, #8]
  411744:	mov	w0, w9
  411748:	bl	410d50 <sqrt@plt+0xef40>
  41174c:	ldr	w9, [sp, #8]
  411750:	str	w0, [sp, #4]
  411754:	mov	w0, w9
  411758:	ldr	w1, [sp, #4]
  41175c:	bl	410d50 <sqrt@plt+0xef40>
  411760:	ldr	x8, [sp, #40]
  411764:	str	w0, [x8]
  411768:	ldr	x8, [sp, #40]
  41176c:	ldr	w9, [x8]
  411770:	mov	w10, #0xffff                	// #65535
  411774:	cmp	w10, w9
  411778:	b.ne	41179c <sqrt@plt+0xf98c>  // b.any
  41177c:	ldur	x8, [x29, #-16]
  411780:	mov	w9, #0xffff                	// #65535
  411784:	str	w9, [x8]
  411788:	ldur	x8, [x29, #-24]
  41178c:	str	w9, [x8]
  411790:	ldur	x8, [x29, #-32]
  411794:	str	w9, [x8]
  411798:	b	411828 <sqrt@plt+0xfa18>
  41179c:	ldr	x8, [sp, #32]
  4117a0:	ldr	w9, [x8, #4]
  4117a4:	ldr	x10, [sp, #40]
  4117a8:	ldr	w11, [x10]
  4117ac:	subs	w9, w9, w11
  4117b0:	mov	w11, #0xffff                	// #65535
  4117b4:	mul	w9, w11, w9
  4117b8:	ldr	x10, [sp, #40]
  4117bc:	ldr	w12, [x10]
  4117c0:	subs	w12, w11, w12
  4117c4:	udiv	w9, w9, w12
  4117c8:	ldur	x10, [x29, #-16]
  4117cc:	str	w9, [x10]
  4117d0:	ldr	w9, [x8, #8]
  4117d4:	ldr	x10, [sp, #40]
  4117d8:	ldr	w12, [x10]
  4117dc:	subs	w9, w9, w12
  4117e0:	mul	w9, w11, w9
  4117e4:	ldr	x10, [sp, #40]
  4117e8:	ldr	w12, [x10]
  4117ec:	subs	w12, w11, w12
  4117f0:	udiv	w9, w9, w12
  4117f4:	ldur	x10, [x29, #-24]
  4117f8:	str	w9, [x10]
  4117fc:	ldr	w9, [x8, #12]
  411800:	ldr	x10, [sp, #40]
  411804:	ldr	w12, [x10]
  411808:	subs	w9, w9, w12
  41180c:	mul	w9, w11, w9
  411810:	ldr	x10, [sp, #40]
  411814:	ldr	w12, [x10]
  411818:	subs	w11, w11, w12
  41181c:	udiv	w9, w9, w11
  411820:	ldur	x10, [x29, #-32]
  411824:	str	w9, [x10]
  411828:	b	4118b0 <sqrt@plt+0xfaa0>
  41182c:	ldr	x8, [sp, #32]
  411830:	ldr	w9, [x8, #4]
  411834:	ldur	x10, [x29, #-16]
  411838:	str	w9, [x10]
  41183c:	ldr	w9, [x8, #8]
  411840:	ldur	x10, [x29, #-24]
  411844:	str	w9, [x10]
  411848:	ldr	w9, [x8, #12]
  41184c:	ldur	x10, [x29, #-32]
  411850:	str	w9, [x10]
  411854:	ldr	w9, [x8, #16]
  411858:	ldr	x10, [sp, #40]
  41185c:	str	w9, [x10]
  411860:	b	4118b0 <sqrt@plt+0xfaa0>
  411864:	ldur	x8, [x29, #-32]
  411868:	str	wzr, [x8]
  41186c:	ldur	x8, [x29, #-24]
  411870:	str	wzr, [x8]
  411874:	ldur	x8, [x29, #-16]
  411878:	str	wzr, [x8]
  41187c:	ldr	x8, [sp, #32]
  411880:	ldr	w9, [x8, #4]
  411884:	mov	w10, #0xffff                	// #65535
  411888:	subs	w9, w10, w9
  41188c:	ldr	x11, [sp, #40]
  411890:	str	w9, [x11]
  411894:	b	4118b0 <sqrt@plt+0xfaa0>
  411898:	mov	w8, wzr
  41189c:	mov	w0, w8
  4118a0:	mov	w1, #0x151                 	// #337
  4118a4:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  4118a8:	add	x2, x2, #0x67c
  4118ac:	bl	408a60 <sqrt@plt+0x6c50>
  4118b0:	ldp	x29, x30, [sp, #80]
  4118b4:	add	sp, sp, #0x60
  4118b8:	ret
  4118bc:	sub	sp, sp, #0x30
  4118c0:	stp	x29, x30, [sp, #32]
  4118c4:	add	x29, sp, #0x20
  4118c8:	stur	x0, [x29, #-8]
  4118cc:	str	x1, [sp, #16]
  4118d0:	ldur	x8, [x29, #-8]
  4118d4:	ldr	w9, [x8]
  4118d8:	subs	w9, w9, #0x1
  4118dc:	mov	w10, w9
  4118e0:	ubfx	x10, x10, #0, #32
  4118e4:	cmp	x10, #0x3
  4118e8:	str	x8, [sp, #8]
  4118ec:	str	x10, [sp]
  4118f0:	b.hi	411a08 <sqrt@plt+0xfbf8>  // b.pmore
  4118f4:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  4118f8:	add	x8, x8, #0x658
  4118fc:	ldr	x11, [sp]
  411900:	ldrsw	x10, [x8, x11, lsl #2]
  411904:	add	x9, x8, x10
  411908:	br	x9
  41190c:	ldr	x8, [sp, #8]
  411910:	ldr	w9, [x8, #4]
  411914:	mov	w10, #0xde                  	// #222
  411918:	mul	w9, w10, w9
  41191c:	ldr	w10, [x8, #8]
  411920:	mov	w11, #0x2c3                 	// #707
  411924:	mul	w10, w11, w10
  411928:	add	w9, w9, w10
  41192c:	ldr	w10, [x8, #12]
  411930:	mov	w11, #0x47                  	// #71
  411934:	mul	w10, w11, w10
  411938:	add	w9, w9, w10
  41193c:	mov	w10, #0x3e8                 	// #1000
  411940:	udiv	w9, w9, w10
  411944:	ldr	x12, [sp, #16]
  411948:	str	w9, [x12]
  41194c:	b	411a20 <sqrt@plt+0xfc10>
  411950:	ldr	x8, [sp, #8]
  411954:	ldr	w9, [x8, #4]
  411958:	mov	w10, #0xde                  	// #222
  41195c:	mul	w9, w10, w9
  411960:	ldr	w10, [x8, #8]
  411964:	mov	w11, #0x2c3                 	// #707
  411968:	mul	w10, w11, w10
  41196c:	add	w9, w9, w10
  411970:	ldr	w10, [x8, #12]
  411974:	mov	w11, #0x47                  	// #71
  411978:	mul	w10, w11, w10
  41197c:	add	w9, w9, w10
  411980:	mov	w10, #0x3e8                 	// #1000
  411984:	udiv	w9, w9, w10
  411988:	mov	w10, #0xffff                	// #65535
  41198c:	subs	w9, w10, w9
  411990:	ldr	x12, [sp, #16]
  411994:	str	w9, [x12]
  411998:	b	411a20 <sqrt@plt+0xfc10>
  41199c:	ldr	x8, [sp, #8]
  4119a0:	ldr	w9, [x8, #4]
  4119a4:	mov	w10, #0xde                  	// #222
  4119a8:	mul	w9, w10, w9
  4119ac:	ldr	w10, [x8, #8]
  4119b0:	mov	w11, #0x2c3                 	// #707
  4119b4:	mul	w10, w11, w10
  4119b8:	add	w9, w9, w10
  4119bc:	ldr	w10, [x8, #12]
  4119c0:	mov	w11, #0x47                  	// #71
  4119c4:	mul	w10, w11, w10
  4119c8:	add	w9, w9, w10
  4119cc:	mov	w10, #0x3e8                 	// #1000
  4119d0:	udiv	w9, w9, w10
  4119d4:	mov	w10, #0xffff                	// #65535
  4119d8:	subs	w9, w10, w9
  4119dc:	ldr	w11, [x8, #16]
  4119e0:	subs	w10, w10, w11
  4119e4:	mul	w9, w9, w10
  4119e8:	ldr	x12, [sp, #16]
  4119ec:	str	w9, [x12]
  4119f0:	b	411a20 <sqrt@plt+0xfc10>
  4119f4:	ldr	x8, [sp, #8]
  4119f8:	ldr	w9, [x8, #4]
  4119fc:	ldr	x10, [sp, #16]
  411a00:	str	w9, [x10]
  411a04:	b	411a20 <sqrt@plt+0xfc10>
  411a08:	mov	w8, wzr
  411a0c:	mov	w0, w8
  411a10:	mov	w1, #0x16a                 	// #362
  411a14:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  411a18:	add	x2, x2, #0x67c
  411a1c:	bl	408a60 <sqrt@plt+0x6c50>
  411a20:	ldp	x29, x30, [sp, #32]
  411a24:	add	sp, sp, #0x30
  411a28:	ret
  411a2c:	sub	sp, sp, #0x30
  411a30:	stp	x29, x30, [sp, #32]
  411a34:	add	x29, sp, #0x20
  411a38:	mov	x8, #0x1e                  	// #30
  411a3c:	stur	x0, [x29, #-8]
  411a40:	ldur	x9, [x29, #-8]
  411a44:	mov	x0, x8
  411a48:	str	x9, [sp, #8]
  411a4c:	bl	401980 <_Znam@plt>
  411a50:	str	x0, [sp, #16]
  411a54:	ldr	x8, [sp, #8]
  411a58:	ldr	w10, [x8]
  411a5c:	subs	w10, w10, #0x0
  411a60:	mov	w9, w10
  411a64:	ubfx	x9, x9, #0, #32
  411a68:	cmp	x9, #0x4
  411a6c:	str	x9, [sp]
  411a70:	b.hi	411be0 <sqrt@plt+0xfdd0>  // b.pmore
  411a74:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  411a78:	add	x8, x8, #0x668
  411a7c:	ldr	x11, [sp]
  411a80:	ldrsw	x10, [x8, x11, lsl #2]
  411a84:	add	x9, x8, x10
  411a88:	br	x9
  411a8c:	ldr	x0, [sp, #16]
  411a90:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  411a94:	add	x1, x1, #0x698
  411a98:	bl	401af0 <sprintf@plt>
  411a9c:	b	411be0 <sqrt@plt+0xfdd0>
  411aa0:	ldr	x0, [sp, #16]
  411aa4:	ldr	x8, [sp, #8]
  411aa8:	ldr	s0, [x8, #4]
  411aac:	mov	v1.16b, v0.16b
  411ab0:	ucvtf	d1, d1
  411ab4:	mov	x9, #0xffe000000000        	// #281337537757184
  411ab8:	movk	x9, #0x40ef, lsl #48
  411abc:	fmov	d2, x9
  411ac0:	fdiv	d0, d1, d2
  411ac4:	ldr	s3, [x8, #8]
  411ac8:	mov	v1.16b, v3.16b
  411acc:	ucvtf	d1, d1
  411ad0:	fdiv	d1, d1, d2
  411ad4:	ldr	s3, [x8, #12]
  411ad8:	mov	v4.16b, v3.16b
  411adc:	ucvtf	d4, d4
  411ae0:	fdiv	d2, d4, d2
  411ae4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  411ae8:	add	x1, x1, #0x6a0
  411aec:	bl	401af0 <sprintf@plt>
  411af0:	b	411be0 <sqrt@plt+0xfdd0>
  411af4:	ldr	x0, [sp, #16]
  411af8:	ldr	x8, [sp, #8]
  411afc:	ldr	s0, [x8, #4]
  411b00:	mov	v1.16b, v0.16b
  411b04:	ucvtf	d1, d1
  411b08:	mov	x9, #0xffe000000000        	// #281337537757184
  411b0c:	movk	x9, #0x40ef, lsl #48
  411b10:	fmov	d2, x9
  411b14:	fdiv	d0, d1, d2
  411b18:	ldr	s3, [x8, #8]
  411b1c:	mov	v1.16b, v3.16b
  411b20:	ucvtf	d1, d1
  411b24:	fdiv	d1, d1, d2
  411b28:	ldr	s3, [x8, #12]
  411b2c:	mov	v4.16b, v3.16b
  411b30:	ucvtf	d4, d4
  411b34:	fdiv	d2, d4, d2
  411b38:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  411b3c:	add	x1, x1, #0x6b6
  411b40:	bl	401af0 <sprintf@plt>
  411b44:	b	411be0 <sqrt@plt+0xfdd0>
  411b48:	ldr	x0, [sp, #16]
  411b4c:	ldr	x8, [sp, #8]
  411b50:	ldr	s0, [x8, #4]
  411b54:	mov	v1.16b, v0.16b
  411b58:	ucvtf	d1, d1
  411b5c:	mov	x9, #0xffe000000000        	// #281337537757184
  411b60:	movk	x9, #0x40ef, lsl #48
  411b64:	fmov	d2, x9
  411b68:	fdiv	d0, d1, d2
  411b6c:	ldr	s3, [x8, #8]
  411b70:	mov	v1.16b, v3.16b
  411b74:	ucvtf	d1, d1
  411b78:	fdiv	d1, d1, d2
  411b7c:	ldr	s3, [x8, #12]
  411b80:	mov	v4.16b, v3.16b
  411b84:	ucvtf	d4, d4
  411b88:	fdiv	d4, d4, d2
  411b8c:	ldr	s3, [x8, #16]
  411b90:	mov	v5.16b, v3.16b
  411b94:	ucvtf	d5, d5
  411b98:	fdiv	d3, d5, d2
  411b9c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  411ba0:	add	x1, x1, #0x6cc
  411ba4:	mov	v2.16b, v4.16b
  411ba8:	bl	401af0 <sprintf@plt>
  411bac:	b	411be0 <sqrt@plt+0xfdd0>
  411bb0:	ldr	x0, [sp, #16]
  411bb4:	ldr	x8, [sp, #8]
  411bb8:	ldr	s0, [x8, #4]
  411bbc:	mov	v1.16b, v0.16b
  411bc0:	ucvtf	d1, d1
  411bc4:	mov	x9, #0xffe000000000        	// #281337537757184
  411bc8:	movk	x9, #0x40ef, lsl #48
  411bcc:	fmov	d2, x9
  411bd0:	fdiv	d0, d1, d2
  411bd4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  411bd8:	add	x1, x1, #0x6e9
  411bdc:	bl	401af0 <sprintf@plt>
  411be0:	ldr	x0, [sp, #16]
  411be4:	ldp	x29, x30, [sp, #32]
  411be8:	add	sp, sp, #0x30
  411bec:	ret
  411bf0:	sub	sp, sp, #0x10
  411bf4:	mov	x8, xzr
  411bf8:	str	x0, [sp, #8]
  411bfc:	ldr	x9, [sp, #8]
  411c00:	str	x8, [x9]
  411c04:	add	sp, sp, #0x10
  411c08:	ret
  411c0c:	sub	sp, sp, #0x20
  411c10:	str	x0, [sp, #24]
  411c14:	ldr	x8, [sp, #24]
  411c18:	str	x8, [sp, #16]
  411c1c:	str	wzr, [sp, #12]
  411c20:	ldr	w8, [sp, #12]
  411c24:	cmp	w8, #0xff
  411c28:	b.gt	411c50 <sqrt@plt+0xfe40>
  411c2c:	ldr	x8, [sp, #16]
  411c30:	ldrsw	x9, [sp, #12]
  411c34:	add	x8, x8, x9
  411c38:	mov	w10, #0x0                   	// #0
  411c3c:	strb	w10, [x8]
  411c40:	ldr	w8, [sp, #12]
  411c44:	add	w8, w8, #0x1
  411c48:	str	w8, [sp, #12]
  411c4c:	b	411c20 <sqrt@plt+0xfe10>
  411c50:	add	sp, sp, #0x20
  411c54:	ret
  411c58:	sub	sp, sp, #0x20
  411c5c:	stp	x29, x30, [sp, #16]
  411c60:	add	x29, sp, #0x10
  411c64:	str	x0, [sp, #8]
  411c68:	ldr	x0, [sp, #8]
  411c6c:	bl	411c0c <sqrt@plt+0xfdfc>
  411c70:	ldp	x29, x30, [sp, #16]
  411c74:	add	sp, sp, #0x20
  411c78:	ret
  411c7c:	sub	sp, sp, #0x30
  411c80:	stp	x29, x30, [sp, #32]
  411c84:	add	x29, sp, #0x20
  411c88:	stur	x0, [x29, #-8]
  411c8c:	str	x1, [sp, #16]
  411c90:	ldur	x8, [x29, #-8]
  411c94:	mov	x0, x8
  411c98:	str	x8, [sp, #8]
  411c9c:	bl	411c0c <sqrt@plt+0xfdfc>
  411ca0:	ldr	x8, [sp, #16]
  411ca4:	ldrb	w9, [x8]
  411ca8:	cbz	w9, 411cd4 <sqrt@plt+0xfec4>
  411cac:	ldr	x8, [sp, #16]
  411cb0:	add	x9, x8, #0x1
  411cb4:	str	x9, [sp, #16]
  411cb8:	ldrb	w10, [x8]
  411cbc:	mov	w8, w10
  411cc0:	ldr	x9, [sp, #8]
  411cc4:	add	x8, x9, x8
  411cc8:	mov	w10, #0x1                   	// #1
  411ccc:	strb	w10, [x8]
  411cd0:	b	411ca0 <sqrt@plt+0xfe90>
  411cd4:	ldp	x29, x30, [sp, #32]
  411cd8:	add	sp, sp, #0x30
  411cdc:	ret
  411ce0:	sub	sp, sp, #0x30
  411ce4:	stp	x29, x30, [sp, #32]
  411ce8:	add	x29, sp, #0x20
  411cec:	stur	x0, [x29, #-8]
  411cf0:	str	x1, [sp, #16]
  411cf4:	ldur	x8, [x29, #-8]
  411cf8:	mov	x0, x8
  411cfc:	str	x8, [sp, #8]
  411d00:	bl	411c0c <sqrt@plt+0xfdfc>
  411d04:	ldr	x8, [sp, #16]
  411d08:	ldrb	w9, [x8]
  411d0c:	cbz	w9, 411d38 <sqrt@plt+0xff28>
  411d10:	ldr	x8, [sp, #16]
  411d14:	add	x9, x8, #0x1
  411d18:	str	x9, [sp, #16]
  411d1c:	ldrb	w10, [x8]
  411d20:	mov	w8, w10
  411d24:	ldr	x9, [sp, #8]
  411d28:	add	x8, x9, x8
  411d2c:	mov	w10, #0x1                   	// #1
  411d30:	strb	w10, [x8]
  411d34:	b	411d04 <sqrt@plt+0xfef4>
  411d38:	ldp	x29, x30, [sp, #32]
  411d3c:	add	sp, sp, #0x30
  411d40:	ret
  411d44:	sub	sp, sp, #0x10
  411d48:	str	x0, [sp, #8]
  411d4c:	str	w1, [sp, #4]
  411d50:	add	sp, sp, #0x10
  411d54:	ret
  411d58:	sub	sp, sp, #0x20
  411d5c:	str	x0, [sp, #24]
  411d60:	str	x1, [sp, #16]
  411d64:	ldr	x8, [sp, #24]
  411d68:	str	wzr, [sp, #12]
  411d6c:	str	x8, [sp]
  411d70:	ldr	w8, [sp, #12]
  411d74:	cmp	w8, #0xff
  411d78:	b.gt	411db4 <sqrt@plt+0xffa4>
  411d7c:	ldr	x8, [sp, #16]
  411d80:	ldrsw	x9, [sp, #12]
  411d84:	add	x8, x8, x9
  411d88:	ldrb	w10, [x8]
  411d8c:	cbz	w10, 411da4 <sqrt@plt+0xff94>
  411d90:	ldrsw	x8, [sp, #12]
  411d94:	ldr	x9, [sp]
  411d98:	add	x8, x9, x8
  411d9c:	mov	w10, #0x1                   	// #1
  411da0:	strb	w10, [x8]
  411da4:	ldr	w8, [sp, #12]
  411da8:	add	w8, w8, #0x1
  411dac:	str	w8, [sp, #12]
  411db0:	b	411d70 <sqrt@plt+0xff60>
  411db4:	ldr	x0, [sp]
  411db8:	add	sp, sp, #0x20
  411dbc:	ret
  411dc0:	sub	sp, sp, #0x50
  411dc4:	stp	x29, x30, [sp, #64]
  411dc8:	add	x29, sp, #0x40
  411dcc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  411dd0:	add	x8, x8, #0x2c
  411dd4:	stur	x0, [x29, #-8]
  411dd8:	ldr	w9, [x8]
  411ddc:	cbz	w9, 411de4 <sqrt@plt+0xffd4>
  411de0:	b	412100 <sqrt@plt+0x102f0>
  411de4:	mov	w8, #0x1                   	// #1
  411de8:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  411dec:	add	x9, x9, #0x2c
  411df0:	str	w8, [x9]
  411df4:	stur	wzr, [x29, #-12]
  411df8:	ldur	w8, [x29, #-12]
  411dfc:	cmp	w8, #0xff
  411e00:	b.gt	412100 <sqrt@plt+0x102f0>
  411e04:	ldur	w8, [x29, #-12]
  411e08:	and	w8, w8, #0xffffff80
  411e0c:	mov	w9, #0x0                   	// #0
  411e10:	stur	w9, [x29, #-16]
  411e14:	cbnz	w8, 411e2c <sqrt@plt+0x1001c>
  411e18:	ldur	w0, [x29, #-12]
  411e1c:	bl	401c40 <isalpha@plt>
  411e20:	cmp	w0, #0x0
  411e24:	cset	w8, ne  // ne = any
  411e28:	stur	w8, [x29, #-16]
  411e2c:	ldur	w8, [x29, #-16]
  411e30:	and	w8, w8, #0x1
  411e34:	ldursw	x9, [x29, #-12]
  411e38:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411e3c:	add	x10, x10, #0x529
  411e40:	add	x9, x10, x9
  411e44:	strb	w8, [x9]
  411e48:	ldur	w8, [x29, #-12]
  411e4c:	and	w8, w8, #0xffffff80
  411e50:	mov	w11, #0x0                   	// #0
  411e54:	stur	w11, [x29, #-20]
  411e58:	cbnz	w8, 411e70 <sqrt@plt+0x10060>
  411e5c:	ldur	w0, [x29, #-12]
  411e60:	bl	401be0 <isupper@plt>
  411e64:	cmp	w0, #0x0
  411e68:	cset	w8, ne  // ne = any
  411e6c:	stur	w8, [x29, #-20]
  411e70:	ldur	w8, [x29, #-20]
  411e74:	and	w8, w8, #0x1
  411e78:	ldursw	x9, [x29, #-12]
  411e7c:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411e80:	add	x10, x10, #0x629
  411e84:	add	x9, x10, x9
  411e88:	strb	w8, [x9]
  411e8c:	ldur	w8, [x29, #-12]
  411e90:	and	w8, w8, #0xffffff80
  411e94:	mov	w11, #0x0                   	// #0
  411e98:	stur	w11, [x29, #-24]
  411e9c:	cbnz	w8, 411eb4 <sqrt@plt+0x100a4>
  411ea0:	ldur	w0, [x29, #-12]
  411ea4:	bl	401a30 <islower@plt>
  411ea8:	cmp	w0, #0x0
  411eac:	cset	w8, ne  // ne = any
  411eb0:	stur	w8, [x29, #-24]
  411eb4:	ldur	w8, [x29, #-24]
  411eb8:	and	w8, w8, #0x1
  411ebc:	ldursw	x9, [x29, #-12]
  411ec0:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411ec4:	add	x10, x10, #0x729
  411ec8:	add	x9, x10, x9
  411ecc:	strb	w8, [x9]
  411ed0:	ldur	w8, [x29, #-12]
  411ed4:	and	w8, w8, #0xffffff80
  411ed8:	mov	w11, #0x0                   	// #0
  411edc:	stur	w11, [x29, #-28]
  411ee0:	cbnz	w8, 411ef8 <sqrt@plt+0x100e8>
  411ee4:	ldur	w0, [x29, #-12]
  411ee8:	bl	401cc0 <isdigit@plt>
  411eec:	cmp	w0, #0x0
  411ef0:	cset	w8, ne  // ne = any
  411ef4:	stur	w8, [x29, #-28]
  411ef8:	ldur	w8, [x29, #-28]
  411efc:	and	w8, w8, #0x1
  411f00:	ldursw	x9, [x29, #-12]
  411f04:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411f08:	add	x10, x10, #0x829
  411f0c:	add	x9, x10, x9
  411f10:	strb	w8, [x9]
  411f14:	ldur	w8, [x29, #-12]
  411f18:	and	w8, w8, #0xffffff80
  411f1c:	mov	w11, #0x0                   	// #0
  411f20:	str	w11, [sp, #32]
  411f24:	cbnz	w8, 411f3c <sqrt@plt+0x1012c>
  411f28:	ldur	w0, [x29, #-12]
  411f2c:	bl	401b00 <isxdigit@plt>
  411f30:	cmp	w0, #0x0
  411f34:	cset	w8, ne  // ne = any
  411f38:	str	w8, [sp, #32]
  411f3c:	ldr	w8, [sp, #32]
  411f40:	and	w8, w8, #0x1
  411f44:	ldursw	x9, [x29, #-12]
  411f48:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411f4c:	add	x10, x10, #0x929
  411f50:	add	x9, x10, x9
  411f54:	strb	w8, [x9]
  411f58:	ldur	w8, [x29, #-12]
  411f5c:	and	w8, w8, #0xffffff80
  411f60:	mov	w11, #0x0                   	// #0
  411f64:	str	w11, [sp, #28]
  411f68:	cbnz	w8, 411f80 <sqrt@plt+0x10170>
  411f6c:	ldur	w0, [x29, #-12]
  411f70:	bl	401a50 <isspace@plt>
  411f74:	cmp	w0, #0x0
  411f78:	cset	w8, ne  // ne = any
  411f7c:	str	w8, [sp, #28]
  411f80:	ldr	w8, [sp, #28]
  411f84:	and	w8, w8, #0x1
  411f88:	ldursw	x9, [x29, #-12]
  411f8c:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411f90:	add	x10, x10, #0xa29
  411f94:	add	x9, x10, x9
  411f98:	strb	w8, [x9]
  411f9c:	ldur	w8, [x29, #-12]
  411fa0:	and	w8, w8, #0xffffff80
  411fa4:	mov	w11, #0x0                   	// #0
  411fa8:	str	w11, [sp, #24]
  411fac:	cbnz	w8, 411fc4 <sqrt@plt+0x101b4>
  411fb0:	ldur	w0, [x29, #-12]
  411fb4:	bl	401cf0 <ispunct@plt>
  411fb8:	cmp	w0, #0x0
  411fbc:	cset	w8, ne  // ne = any
  411fc0:	str	w8, [sp, #24]
  411fc4:	ldr	w8, [sp, #24]
  411fc8:	and	w8, w8, #0x1
  411fcc:	ldursw	x9, [x29, #-12]
  411fd0:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  411fd4:	add	x10, x10, #0xb29
  411fd8:	add	x9, x10, x9
  411fdc:	strb	w8, [x9]
  411fe0:	ldur	w8, [x29, #-12]
  411fe4:	and	w8, w8, #0xffffff80
  411fe8:	mov	w11, #0x0                   	// #0
  411fec:	str	w11, [sp, #20]
  411ff0:	cbnz	w8, 412008 <sqrt@plt+0x101f8>
  411ff4:	ldur	w0, [x29, #-12]
  411ff8:	bl	4019d0 <isalnum@plt>
  411ffc:	cmp	w0, #0x0
  412000:	cset	w8, ne  // ne = any
  412004:	str	w8, [sp, #20]
  412008:	ldr	w8, [sp, #20]
  41200c:	and	w8, w8, #0x1
  412010:	ldursw	x9, [x29, #-12]
  412014:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  412018:	add	x10, x10, #0xc29
  41201c:	add	x9, x10, x9
  412020:	strb	w8, [x9]
  412024:	ldur	w8, [x29, #-12]
  412028:	and	w8, w8, #0xffffff80
  41202c:	mov	w11, #0x0                   	// #0
  412030:	str	w11, [sp, #16]
  412034:	cbnz	w8, 41204c <sqrt@plt+0x1023c>
  412038:	ldur	w0, [x29, #-12]
  41203c:	bl	401bc0 <isprint@plt>
  412040:	cmp	w0, #0x0
  412044:	cset	w8, ne  // ne = any
  412048:	str	w8, [sp, #16]
  41204c:	ldr	w8, [sp, #16]
  412050:	and	w8, w8, #0x1
  412054:	ldursw	x9, [x29, #-12]
  412058:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  41205c:	add	x10, x10, #0xd29
  412060:	add	x9, x10, x9
  412064:	strb	w8, [x9]
  412068:	ldur	w8, [x29, #-12]
  41206c:	and	w8, w8, #0xffffff80
  412070:	mov	w11, #0x0                   	// #0
  412074:	str	w11, [sp, #12]
  412078:	cbnz	w8, 412090 <sqrt@plt+0x10280>
  41207c:	ldur	w0, [x29, #-12]
  412080:	bl	401b80 <isgraph@plt>
  412084:	cmp	w0, #0x0
  412088:	cset	w8, ne  // ne = any
  41208c:	str	w8, [sp, #12]
  412090:	ldr	w8, [sp, #12]
  412094:	and	w8, w8, #0x1
  412098:	ldursw	x9, [x29, #-12]
  41209c:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4120a0:	add	x10, x10, #0xe29
  4120a4:	add	x9, x10, x9
  4120a8:	strb	w8, [x9]
  4120ac:	ldur	w8, [x29, #-12]
  4120b0:	and	w8, w8, #0xffffff80
  4120b4:	mov	w11, #0x0                   	// #0
  4120b8:	str	w11, [sp, #8]
  4120bc:	cbnz	w8, 4120d4 <sqrt@plt+0x102c4>
  4120c0:	ldur	w0, [x29, #-12]
  4120c4:	bl	401d00 <iscntrl@plt>
  4120c8:	cmp	w0, #0x0
  4120cc:	cset	w8, ne  // ne = any
  4120d0:	str	w8, [sp, #8]
  4120d4:	ldr	w8, [sp, #8]
  4120d8:	and	w8, w8, #0x1
  4120dc:	ldursw	x9, [x29, #-12]
  4120e0:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4120e4:	add	x10, x10, #0xf29
  4120e8:	add	x9, x10, x9
  4120ec:	strb	w8, [x9]
  4120f0:	ldur	w8, [x29, #-12]
  4120f4:	add	w8, w8, #0x1
  4120f8:	stur	w8, [x29, #-12]
  4120fc:	b	411df8 <sqrt@plt+0xffe8>
  412100:	ldp	x29, x30, [sp, #64]
  412104:	add	sp, sp, #0x50
  412108:	ret
  41210c:	sub	sp, sp, #0x90
  412110:	stp	x29, x30, [sp, #128]
  412114:	add	x29, sp, #0x80
  412118:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  41211c:	add	x0, x0, #0x6f4
  412120:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  412124:	add	x8, x8, #0x30
  412128:	str	x8, [sp, #40]
  41212c:	bl	401d20 <getenv@plt>
  412130:	stur	x0, [x29, #-16]
  412134:	ldur	x8, [x29, #-16]
  412138:	cbz	x8, 412258 <sqrt@plt+0x10448>
  41213c:	bl	401c70 <__errno_location@plt>
  412140:	str	wzr, [x0]
  412144:	ldur	x0, [x29, #-16]
  412148:	sub	x1, x29, #0x18
  41214c:	mov	w2, #0xa                   	// #10
  412150:	bl	401a70 <strtol@plt>
  412154:	stur	x0, [x29, #-32]
  412158:	bl	401c70 <__errno_location@plt>
  41215c:	ldr	w8, [x0]
  412160:	cmp	w8, #0x22
  412164:	b.ne	412188 <sqrt@plt+0x10378>  // b.any
  412168:	ldur	x8, [x29, #-32]
  41216c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  412170:	cmp	x8, x9
  412174:	b.eq	41219c <sqrt@plt+0x1038c>  // b.none
  412178:	ldur	x8, [x29, #-32]
  41217c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  412180:	cmp	x8, x9
  412184:	b.eq	41219c <sqrt@plt+0x1038c>  // b.none
  412188:	bl	401c70 <__errno_location@plt>
  41218c:	ldr	w8, [x0]
  412190:	cbz	w8, 4121d8 <sqrt@plt+0x103c8>
  412194:	ldur	x8, [x29, #-32]
  412198:	cbnz	x8, 4121d8 <sqrt@plt+0x103c8>
  41219c:	bl	401c70 <__errno_location@plt>
  4121a0:	ldr	w0, [x0]
  4121a4:	bl	401ac0 <strerror@plt>
  4121a8:	sub	x8, x29, #0x30
  4121ac:	str	x0, [sp, #32]
  4121b0:	mov	x0, x8
  4121b4:	ldr	x1, [sp, #32]
  4121b8:	str	x8, [sp, #24]
  4121bc:	bl	412278 <sqrt@plt+0x10468>
  4121c0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  4121c4:	add	x0, x0, #0x706
  4121c8:	ldr	x1, [sp, #24]
  4121cc:	ldr	x2, [sp, #40]
  4121d0:	ldr	x3, [sp, #40]
  4121d4:	bl	412740 <sqrt@plt+0x10930>
  4121d8:	ldur	x8, [x29, #-24]
  4121dc:	ldur	x9, [x29, #-16]
  4121e0:	cmp	x8, x9
  4121e4:	b.ne	412214 <sqrt@plt+0x10404>  // b.any
  4121e8:	ldur	x1, [x29, #-24]
  4121ec:	add	x8, sp, #0x40
  4121f0:	mov	x0, x8
  4121f4:	str	x8, [sp, #16]
  4121f8:	bl	412278 <sqrt@plt+0x10468>
  4121fc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  412200:	add	x0, x0, #0x725
  412204:	ldr	x1, [sp, #16]
  412208:	ldr	x2, [sp, #40]
  41220c:	ldr	x3, [sp, #40]
  412210:	bl	412740 <sqrt@plt+0x10930>
  412214:	ldur	x8, [x29, #-24]
  412218:	ldrb	w9, [x8]
  41221c:	cbz	w9, 41224c <sqrt@plt+0x1043c>
  412220:	ldur	x1, [x29, #-24]
  412224:	add	x8, sp, #0x30
  412228:	mov	x0, x8
  41222c:	str	x8, [sp, #8]
  412230:	bl	412278 <sqrt@plt+0x10468>
  412234:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  412238:	add	x0, x0, #0x74d
  41223c:	ldr	x1, [sp, #8]
  412240:	ldr	x2, [sp, #40]
  412244:	ldr	x3, [sp, #40]
  412248:	bl	412740 <sqrt@plt+0x10930>
  41224c:	ldur	x8, [x29, #-32]
  412250:	stur	x8, [x29, #-8]
  412254:	b	412268 <sqrt@plt+0x10458>
  412258:	mov	x8, xzr
  41225c:	mov	x0, x8
  412260:	bl	401c50 <time@plt>
  412264:	stur	x0, [x29, #-8]
  412268:	ldur	x0, [x29, #-8]
  41226c:	ldp	x29, x30, [sp, #128]
  412270:	add	sp, sp, #0x90
  412274:	ret
  412278:	sub	sp, sp, #0x20
  41227c:	mov	w8, #0x1                   	// #1
  412280:	str	x0, [sp, #24]
  412284:	str	x1, [sp, #16]
  412288:	ldr	x9, [sp, #24]
  41228c:	str	w8, [x9]
  412290:	ldr	x10, [sp, #16]
  412294:	str	x9, [sp, #8]
  412298:	cbz	x10, 4122a8 <sqrt@plt+0x10498>
  41229c:	ldr	x8, [sp, #16]
  4122a0:	str	x8, [sp]
  4122a4:	b	4122b4 <sqrt@plt+0x104a4>
  4122a8:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  4122ac:	add	x8, x8, #0x7cc
  4122b0:	str	x8, [sp]
  4122b4:	ldr	x8, [sp]
  4122b8:	ldr	x9, [sp, #8]
  4122bc:	str	x8, [x9, #8]
  4122c0:	add	sp, sp, #0x20
  4122c4:	ret
  4122c8:	sub	sp, sp, #0x10
  4122cc:	str	x0, [sp, #8]
  4122d0:	ldr	x8, [sp, #8]
  4122d4:	str	wzr, [x8]
  4122d8:	add	sp, sp, #0x10
  4122dc:	ret
  4122e0:	sub	sp, sp, #0x10
  4122e4:	mov	w8, #0x3                   	// #3
  4122e8:	str	x0, [sp, #8]
  4122ec:	str	w1, [sp, #4]
  4122f0:	ldr	x9, [sp, #8]
  4122f4:	str	w8, [x9]
  4122f8:	ldr	w8, [sp, #4]
  4122fc:	str	w8, [x9, #8]
  412300:	add	sp, sp, #0x10
  412304:	ret
  412308:	sub	sp, sp, #0x10
  41230c:	mov	w8, #0x4                   	// #4
  412310:	str	x0, [sp, #8]
  412314:	str	w1, [sp, #4]
  412318:	ldr	x9, [sp, #8]
  41231c:	str	w8, [x9]
  412320:	ldr	w8, [sp, #4]
  412324:	str	w8, [x9, #8]
  412328:	add	sp, sp, #0x10
  41232c:	ret
  412330:	sub	sp, sp, #0x10
  412334:	mov	w8, #0x2                   	// #2
  412338:	str	x0, [sp, #8]
  41233c:	strb	w1, [sp, #7]
  412340:	ldr	x9, [sp, #8]
  412344:	str	w8, [x9]
  412348:	ldrb	w8, [sp, #7]
  41234c:	strb	w8, [x9, #8]
  412350:	add	sp, sp, #0x10
  412354:	ret
  412358:	sub	sp, sp, #0x10
  41235c:	mov	w8, #0x2                   	// #2
  412360:	str	x0, [sp, #8]
  412364:	strb	w1, [sp, #7]
  412368:	ldr	x9, [sp, #8]
  41236c:	str	w8, [x9]
  412370:	ldrb	w8, [sp, #7]
  412374:	strb	w8, [x9, #8]
  412378:	add	sp, sp, #0x10
  41237c:	ret
  412380:	sub	sp, sp, #0x10
  412384:	mov	w8, #0x5                   	// #5
  412388:	str	x0, [sp, #8]
  41238c:	str	d0, [sp]
  412390:	ldr	x9, [sp, #8]
  412394:	str	w8, [x9]
  412398:	ldr	x10, [sp]
  41239c:	str	x10, [x9, #8]
  4123a0:	add	sp, sp, #0x10
  4123a4:	ret
  4123a8:	sub	sp, sp, #0x10
  4123ac:	str	x0, [sp, #8]
  4123b0:	ldr	x8, [sp, #8]
  4123b4:	ldr	w9, [x8]
  4123b8:	cmp	w9, #0x0
  4123bc:	cset	w9, eq  // eq = none
  4123c0:	and	w0, w9, #0x1
  4123c4:	add	sp, sp, #0x10
  4123c8:	ret
  4123cc:	sub	sp, sp, #0x30
  4123d0:	stp	x29, x30, [sp, #32]
  4123d4:	add	x29, sp, #0x20
  4123d8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4123dc:	add	x8, x8, #0x330
  4123e0:	stur	x0, [x29, #-8]
  4123e4:	ldur	x9, [x29, #-8]
  4123e8:	ldr	w10, [x9]
  4123ec:	subs	w10, w10, #0x0
  4123f0:	mov	w11, w10
  4123f4:	ubfx	x11, x11, #0, #32
  4123f8:	cmp	x11, #0x5
  4123fc:	str	x8, [sp, #16]
  412400:	str	x9, [sp, #8]
  412404:	str	x11, [sp]
  412408:	b.hi	4124ac <sqrt@plt+0x1069c>  // b.pmore
  41240c:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  412410:	add	x8, x8, #0x778
  412414:	ldr	x11, [sp]
  412418:	ldrsw	x10, [x8, x11, lsl #2]
  41241c:	add	x9, x8, x10
  412420:	br	x9
  412424:	ldr	x8, [sp, #8]
  412428:	ldr	w0, [x8, #8]
  41242c:	bl	419c90 <sqrt@plt+0x17e80>
  412430:	ldr	x8, [sp, #16]
  412434:	ldr	x1, [x8]
  412438:	bl	401990 <fputs@plt>
  41243c:	b	4124ac <sqrt@plt+0x1069c>
  412440:	ldr	x8, [sp, #8]
  412444:	ldr	w0, [x8, #8]
  412448:	bl	419d74 <sqrt@plt+0x17f64>
  41244c:	ldr	x8, [sp, #16]
  412450:	ldr	x1, [x8]
  412454:	bl	401990 <fputs@plt>
  412458:	b	4124ac <sqrt@plt+0x1069c>
  41245c:	ldr	x8, [sp, #8]
  412460:	ldrb	w0, [x8, #8]
  412464:	ldr	x9, [sp, #16]
  412468:	ldr	x1, [x9]
  41246c:	bl	401a20 <putc@plt>
  412470:	b	4124ac <sqrt@plt+0x1069c>
  412474:	ldr	x8, [sp, #8]
  412478:	ldr	x0, [x8, #8]
  41247c:	ldr	x9, [sp, #16]
  412480:	ldr	x1, [x9]
  412484:	bl	401990 <fputs@plt>
  412488:	b	4124ac <sqrt@plt+0x1069c>
  41248c:	ldr	x8, [sp, #16]
  412490:	ldr	x0, [x8]
  412494:	ldr	x9, [sp, #8]
  412498:	ldr	d0, [x9, #8]
  41249c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4124a0:	add	x1, x1, #0x7d3
  4124a4:	bl	4019f0 <fprintf@plt>
  4124a8:	b	4124ac <sqrt@plt+0x1069c>
  4124ac:	ldp	x29, x30, [sp, #32]
  4124b0:	add	sp, sp, #0x30
  4124b4:	ret
  4124b8:	sub	sp, sp, #0x50
  4124bc:	stp	x29, x30, [sp, #64]
  4124c0:	add	x29, sp, #0x40
  4124c4:	mov	w8, #0x62                  	// #98
  4124c8:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  4124cc:	add	x9, x9, #0x7d6
  4124d0:	stur	x0, [x29, #-8]
  4124d4:	stur	x1, [x29, #-16]
  4124d8:	stur	x2, [x29, #-24]
  4124dc:	str	x3, [sp, #32]
  4124e0:	ldur	x10, [x29, #-8]
  4124e4:	cmp	x10, #0x0
  4124e8:	cset	w11, ne  // ne = any
  4124ec:	and	w0, w11, #0x1
  4124f0:	mov	w1, w8
  4124f4:	mov	x2, x9
  4124f8:	str	x9, [sp, #16]
  4124fc:	bl	408a60 <sqrt@plt+0x6c50>
  412500:	ldur	x8, [x29, #-8]
  412504:	add	x9, x8, #0x1
  412508:	stur	x9, [x29, #-8]
  41250c:	ldrb	w10, [x8]
  412510:	strb	w10, [sp, #31]
  412514:	cbz	w10, 412644 <sqrt@plt+0x10834>
  412518:	ldrb	w8, [sp, #31]
  41251c:	cmp	w8, #0x25
  412520:	b.ne	41262c <sqrt@plt+0x1081c>  // b.any
  412524:	ldur	x8, [x29, #-8]
  412528:	add	x9, x8, #0x1
  41252c:	stur	x9, [x29, #-8]
  412530:	ldrb	w10, [x8]
  412534:	strb	w10, [sp, #31]
  412538:	ldrb	w10, [sp, #31]
  41253c:	subs	w10, w10, #0x25
  412540:	mov	w8, w10
  412544:	ubfx	x8, x8, #0, #32
  412548:	cmp	x8, #0xe
  41254c:	str	x8, [sp, #8]
  412550:	b.hi	412614 <sqrt@plt+0x10804>  // b.pmore
  412554:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  412558:	add	x8, x8, #0x790
  41255c:	ldr	x11, [sp, #8]
  412560:	ldrsw	x10, [x8, x11, lsl #2]
  412564:	add	x9, x8, x10
  412568:	br	x9
  41256c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412570:	add	x8, x8, #0x330
  412574:	ldr	x1, [x8]
  412578:	mov	w0, #0x25                  	// #37
  41257c:	bl	401bf0 <fputc@plt>
  412580:	b	412628 <sqrt@plt+0x10818>
  412584:	ldur	x0, [x29, #-16]
  412588:	bl	4123a8 <sqrt@plt+0x10598>
  41258c:	cmp	w0, #0x0
  412590:	cset	w8, ne  // ne = any
  412594:	eor	w8, w8, #0x1
  412598:	and	w0, w8, #0x1
  41259c:	mov	w1, #0x6c                  	// #108
  4125a0:	ldr	x2, [sp, #16]
  4125a4:	bl	408a60 <sqrt@plt+0x6c50>
  4125a8:	ldur	x0, [x29, #-16]
  4125ac:	bl	4123cc <sqrt@plt+0x105bc>
  4125b0:	b	412628 <sqrt@plt+0x10818>
  4125b4:	ldur	x0, [x29, #-24]
  4125b8:	bl	4123a8 <sqrt@plt+0x10598>
  4125bc:	cmp	w0, #0x0
  4125c0:	cset	w8, ne  // ne = any
  4125c4:	eor	w8, w8, #0x1
  4125c8:	and	w0, w8, #0x1
  4125cc:	mov	w1, #0x70                  	// #112
  4125d0:	ldr	x2, [sp, #16]
  4125d4:	bl	408a60 <sqrt@plt+0x6c50>
  4125d8:	ldur	x0, [x29, #-24]
  4125dc:	bl	4123cc <sqrt@plt+0x105bc>
  4125e0:	b	412628 <sqrt@plt+0x10818>
  4125e4:	ldr	x0, [sp, #32]
  4125e8:	bl	4123a8 <sqrt@plt+0x10598>
  4125ec:	cmp	w0, #0x0
  4125f0:	cset	w8, ne  // ne = any
  4125f4:	eor	w8, w8, #0x1
  4125f8:	and	w0, w8, #0x1
  4125fc:	mov	w1, #0x74                  	// #116
  412600:	ldr	x2, [sp, #16]
  412604:	bl	408a60 <sqrt@plt+0x6c50>
  412608:	ldr	x0, [sp, #32]
  41260c:	bl	4123cc <sqrt@plt+0x105bc>
  412610:	b	412628 <sqrt@plt+0x10818>
  412614:	mov	w8, wzr
  412618:	mov	w0, w8
  41261c:	mov	w1, #0x78                  	// #120
  412620:	ldr	x2, [sp, #16]
  412624:	bl	408a60 <sqrt@plt+0x6c50>
  412628:	b	412640 <sqrt@plt+0x10830>
  41262c:	ldrb	w0, [sp, #31]
  412630:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412634:	add	x8, x8, #0x330
  412638:	ldr	x1, [x8]
  41263c:	bl	401a20 <putc@plt>
  412640:	b	412500 <sqrt@plt+0x106f0>
  412644:	ldp	x29, x30, [sp, #64]
  412648:	add	sp, sp, #0x50
  41264c:	ret
  412650:	sub	sp, sp, #0x30
  412654:	stp	x29, x30, [sp, #32]
  412658:	add	x29, sp, #0x20
  41265c:	mov	w8, #0x1                   	// #1
  412660:	stur	x0, [x29, #-8]
  412664:	str	x1, [sp, #16]
  412668:	str	x2, [sp, #8]
  41266c:	str	x3, [sp]
  412670:	ldur	x1, [x29, #-8]
  412674:	ldr	x2, [sp, #16]
  412678:	ldr	x3, [sp, #8]
  41267c:	ldr	x4, [sp]
  412680:	mov	w0, w8
  412684:	bl	412694 <sqrt@plt+0x10884>
  412688:	ldp	x29, x30, [sp, #32]
  41268c:	add	sp, sp, #0x30
  412690:	ret
  412694:	sub	sp, sp, #0x40
  412698:	stp	x29, x30, [sp, #48]
  41269c:	add	x29, sp, #0x30
  4126a0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4126a4:	add	x8, x8, #0x4b8
  4126a8:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4126ac:	add	x9, x9, #0x4c0
  4126b0:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  4126b4:	add	x10, x10, #0x4c8
  4126b8:	stur	w0, [x29, #-4]
  4126bc:	stur	x1, [x29, #-16]
  4126c0:	str	x2, [sp, #24]
  4126c4:	str	x3, [sp, #16]
  4126c8:	str	x4, [sp, #8]
  4126cc:	ldr	x0, [x8]
  4126d0:	ldr	x1, [x9]
  4126d4:	ldr	w2, [x10]
  4126d8:	ldur	w3, [x29, #-4]
  4126dc:	ldur	x4, [x29, #-16]
  4126e0:	ldr	x5, [sp, #24]
  4126e4:	ldr	x6, [sp, #16]
  4126e8:	ldr	x7, [sp, #8]
  4126ec:	bl	4127e0 <sqrt@plt+0x109d0>
  4126f0:	ldp	x29, x30, [sp, #48]
  4126f4:	add	sp, sp, #0x40
  4126f8:	ret
  4126fc:	sub	sp, sp, #0x30
  412700:	stp	x29, x30, [sp, #32]
  412704:	add	x29, sp, #0x20
  412708:	mov	w8, wzr
  41270c:	stur	x0, [x29, #-8]
  412710:	str	x1, [sp, #16]
  412714:	str	x2, [sp, #8]
  412718:	str	x3, [sp]
  41271c:	ldur	x1, [x29, #-8]
  412720:	ldr	x2, [sp, #16]
  412724:	ldr	x3, [sp, #8]
  412728:	ldr	x4, [sp]
  41272c:	mov	w0, w8
  412730:	bl	412694 <sqrt@plt+0x10884>
  412734:	ldp	x29, x30, [sp, #32]
  412738:	add	sp, sp, #0x30
  41273c:	ret
  412740:	sub	sp, sp, #0x30
  412744:	stp	x29, x30, [sp, #32]
  412748:	add	x29, sp, #0x20
  41274c:	mov	w8, #0x2                   	// #2
  412750:	stur	x0, [x29, #-8]
  412754:	str	x1, [sp, #16]
  412758:	str	x2, [sp, #8]
  41275c:	str	x3, [sp]
  412760:	ldur	x1, [x29, #-8]
  412764:	ldr	x2, [sp, #16]
  412768:	ldr	x3, [sp, #8]
  41276c:	ldr	x4, [sp]
  412770:	mov	w0, w8
  412774:	bl	412694 <sqrt@plt+0x10884>
  412778:	ldp	x29, x30, [sp, #32]
  41277c:	add	sp, sp, #0x30
  412780:	ret
  412784:	sub	sp, sp, #0x40
  412788:	stp	x29, x30, [sp, #48]
  41278c:	add	x29, sp, #0x30
  412790:	mov	x8, xzr
  412794:	mov	w9, #0x1                   	// #1
  412798:	stur	x0, [x29, #-8]
  41279c:	stur	w1, [x29, #-12]
  4127a0:	str	x2, [sp, #24]
  4127a4:	str	x3, [sp, #16]
  4127a8:	str	x4, [sp, #8]
  4127ac:	str	x5, [sp]
  4127b0:	ldur	x0, [x29, #-8]
  4127b4:	ldur	w2, [x29, #-12]
  4127b8:	ldr	x4, [sp, #24]
  4127bc:	ldr	x5, [sp, #16]
  4127c0:	ldr	x6, [sp, #8]
  4127c4:	ldr	x7, [sp]
  4127c8:	mov	x1, x8
  4127cc:	mov	w3, w9
  4127d0:	bl	4127e0 <sqrt@plt+0x109d0>
  4127d4:	ldp	x29, x30, [sp, #48]
  4127d8:	add	sp, sp, #0x40
  4127dc:	ret
  4127e0:	sub	sp, sp, #0x60
  4127e4:	stp	x29, x30, [sp, #80]
  4127e8:	add	x29, sp, #0x50
  4127ec:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  4127f0:	add	x8, x8, #0x560
  4127f4:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4127f8:	add	x9, x9, #0x330
  4127fc:	stur	x0, [x29, #-8]
  412800:	stur	x1, [x29, #-16]
  412804:	stur	w2, [x29, #-20]
  412808:	stur	w3, [x29, #-24]
  41280c:	stur	x4, [x29, #-32]
  412810:	str	x5, [sp, #40]
  412814:	str	x6, [sp, #32]
  412818:	str	x7, [sp, #24]
  41281c:	str	wzr, [sp, #20]
  412820:	ldr	x8, [x8]
  412824:	str	x9, [sp, #8]
  412828:	cbz	x8, 412854 <sqrt@plt+0x10a44>
  41282c:	ldr	x8, [sp, #8]
  412830:	ldr	x0, [x8]
  412834:	adrp	x9, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  412838:	add	x9, x9, #0x560
  41283c:	ldr	x2, [x9]
  412840:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  412844:	add	x1, x1, #0x7f3
  412848:	bl	4019f0 <fprintf@plt>
  41284c:	mov	w10, #0x1                   	// #1
  412850:	str	w10, [sp, #20]
  412854:	ldur	w8, [x29, #-20]
  412858:	cmp	w8, #0x0
  41285c:	cset	w8, lt  // lt = tstop
  412860:	tbnz	w8, #0, 4128dc <sqrt@plt+0x10acc>
  412864:	ldur	x8, [x29, #-8]
  412868:	cbz	x8, 4128dc <sqrt@plt+0x10acc>
  41286c:	ldur	x0, [x29, #-8]
  412870:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  412874:	add	x1, x1, #0x3df
  412878:	bl	401ca0 <strcmp@plt>
  41287c:	cbnz	w0, 41288c <sqrt@plt+0x10a7c>
  412880:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  412884:	add	x8, x8, #0x125
  412888:	stur	x8, [x29, #-8]
  41288c:	ldur	x8, [x29, #-16]
  412890:	cbz	x8, 4128b8 <sqrt@plt+0x10aa8>
  412894:	ldr	x8, [sp, #8]
  412898:	ldr	x0, [x8]
  41289c:	ldur	x2, [x29, #-8]
  4128a0:	ldur	x3, [x29, #-16]
  4128a4:	ldur	w4, [x29, #-20]
  4128a8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4128ac:	add	x1, x1, #0x7f7
  4128b0:	bl	4019f0 <fprintf@plt>
  4128b4:	b	4128d4 <sqrt@plt+0x10ac4>
  4128b8:	ldr	x8, [sp, #8]
  4128bc:	ldr	x0, [x8]
  4128c0:	ldur	x2, [x29, #-8]
  4128c4:	ldur	w3, [x29, #-20]
  4128c8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4128cc:	add	x1, x1, #0x803
  4128d0:	bl	4019f0 <fprintf@plt>
  4128d4:	mov	w8, #0x1                   	// #1
  4128d8:	str	w8, [sp, #20]
  4128dc:	ldr	w8, [sp, #20]
  4128e0:	cbz	w8, 4128f8 <sqrt@plt+0x10ae8>
  4128e4:	ldr	x8, [sp, #8]
  4128e8:	ldr	x1, [x8]
  4128ec:	mov	w0, #0x20                  	// #32
  4128f0:	bl	401bf0 <fputc@plt>
  4128f4:	str	wzr, [sp, #20]
  4128f8:	ldur	w8, [x29, #-24]
  4128fc:	str	w8, [sp, #4]
  412900:	cbz	w8, 412954 <sqrt@plt+0x10b44>
  412904:	b	412908 <sqrt@plt+0x10af8>
  412908:	ldr	w8, [sp, #4]
  41290c:	cmp	w8, #0x1
  412910:	b.eq	412950 <sqrt@plt+0x10b40>  // b.none
  412914:	b	412918 <sqrt@plt+0x10b08>
  412918:	ldr	w8, [sp, #4]
  41291c:	cmp	w8, #0x2
  412920:	cset	w9, eq  // eq = none
  412924:	eor	w9, w9, #0x1
  412928:	tbnz	w9, #0, 412970 <sqrt@plt+0x10b60>
  41292c:	b	412930 <sqrt@plt+0x10b20>
  412930:	ldr	x8, [sp, #8]
  412934:	ldr	x1, [x8]
  412938:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  41293c:	add	x0, x0, #0x80a
  412940:	bl	401990 <fputs@plt>
  412944:	mov	w9, #0x1                   	// #1
  412948:	str	w9, [sp, #20]
  41294c:	b	412970 <sqrt@plt+0x10b60>
  412950:	b	412970 <sqrt@plt+0x10b60>
  412954:	ldr	x8, [sp, #8]
  412958:	ldr	x1, [x8]
  41295c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  412960:	add	x0, x0, #0x817
  412964:	bl	401990 <fputs@plt>
  412968:	mov	w9, #0x1                   	// #1
  41296c:	str	w9, [sp, #20]
  412970:	ldr	w8, [sp, #20]
  412974:	cbz	w8, 412988 <sqrt@plt+0x10b78>
  412978:	ldr	x8, [sp, #8]
  41297c:	ldr	x1, [x8]
  412980:	mov	w0, #0x20                  	// #32
  412984:	bl	401bf0 <fputc@plt>
  412988:	ldur	x0, [x29, #-32]
  41298c:	ldr	x1, [sp, #40]
  412990:	ldr	x2, [sp, #32]
  412994:	ldr	x3, [sp, #24]
  412998:	bl	4124b8 <sqrt@plt+0x106a8>
  41299c:	ldr	x8, [sp, #8]
  4129a0:	ldr	x1, [x8]
  4129a4:	mov	w0, #0xa                   	// #10
  4129a8:	bl	401bf0 <fputc@plt>
  4129ac:	ldr	x8, [sp, #8]
  4129b0:	ldr	x9, [x8]
  4129b4:	mov	x0, x9
  4129b8:	bl	401c20 <fflush@plt>
  4129bc:	ldur	w10, [x29, #-24]
  4129c0:	cmp	w10, #0x2
  4129c4:	b.ne	4129cc <sqrt@plt+0x10bbc>  // b.any
  4129c8:	bl	412a90 <sqrt@plt+0x10c80>
  4129cc:	ldp	x29, x30, [sp, #80]
  4129d0:	add	sp, sp, #0x60
  4129d4:	ret
  4129d8:	sub	sp, sp, #0x40
  4129dc:	stp	x29, x30, [sp, #48]
  4129e0:	add	x29, sp, #0x30
  4129e4:	mov	x8, xzr
  4129e8:	mov	w9, wzr
  4129ec:	stur	x0, [x29, #-8]
  4129f0:	stur	w1, [x29, #-12]
  4129f4:	str	x2, [sp, #24]
  4129f8:	str	x3, [sp, #16]
  4129fc:	str	x4, [sp, #8]
  412a00:	str	x5, [sp]
  412a04:	ldur	x0, [x29, #-8]
  412a08:	ldur	w2, [x29, #-12]
  412a0c:	ldr	x4, [sp, #24]
  412a10:	ldr	x5, [sp, #16]
  412a14:	ldr	x6, [sp, #8]
  412a18:	ldr	x7, [sp]
  412a1c:	mov	x1, x8
  412a20:	mov	w3, w9
  412a24:	bl	4127e0 <sqrt@plt+0x109d0>
  412a28:	ldp	x29, x30, [sp, #48]
  412a2c:	add	sp, sp, #0x40
  412a30:	ret
  412a34:	sub	sp, sp, #0x40
  412a38:	stp	x29, x30, [sp, #48]
  412a3c:	add	x29, sp, #0x30
  412a40:	mov	x8, xzr
  412a44:	mov	w9, #0x2                   	// #2
  412a48:	stur	x0, [x29, #-8]
  412a4c:	stur	w1, [x29, #-12]
  412a50:	str	x2, [sp, #24]
  412a54:	str	x3, [sp, #16]
  412a58:	str	x4, [sp, #8]
  412a5c:	str	x5, [sp]
  412a60:	ldur	x0, [x29, #-8]
  412a64:	ldur	w2, [x29, #-12]
  412a68:	ldr	x4, [sp, #24]
  412a6c:	ldr	x5, [sp, #16]
  412a70:	ldr	x6, [sp, #8]
  412a74:	ldr	x7, [sp]
  412a78:	mov	x1, x8
  412a7c:	mov	w3, w9
  412a80:	bl	4127e0 <sqrt@plt+0x109d0>
  412a84:	ldp	x29, x30, [sp, #48]
  412a88:	add	sp, sp, #0x40
  412a8c:	ret
  412a90:	stp	x29, x30, [sp, #-16]!
  412a94:	mov	x29, sp
  412a98:	mov	w0, #0x3                   	// #3
  412a9c:	bl	401d60 <exit@plt>
  412aa0:	sub	sp, sp, #0x20
  412aa4:	mov	w8, #0x1                   	// #1
  412aa8:	mov	x9, xzr
  412aac:	str	x0, [sp, #24]
  412ab0:	str	x1, [sp, #16]
  412ab4:	str	x2, [sp, #8]
  412ab8:	ldr	x10, [sp, #24]
  412abc:	ldr	x11, [sp, #16]
  412ac0:	str	x11, [x10]
  412ac4:	ldr	x11, [sp, #8]
  412ac8:	str	x11, [x10, #8]
  412acc:	str	wzr, [x10, #16]
  412ad0:	str	wzr, [x10, #20]
  412ad4:	str	w8, [x10, #24]
  412ad8:	str	wzr, [x10, #28]
  412adc:	str	x9, [x10, #32]
  412ae0:	add	sp, sp, #0x20
  412ae4:	ret
  412ae8:	sub	sp, sp, #0x30
  412aec:	stp	x29, x30, [sp, #32]
  412af0:	add	x29, sp, #0x20
  412af4:	stur	x0, [x29, #-8]
  412af8:	ldur	x8, [x29, #-8]
  412afc:	ldr	x9, [x8, #32]
  412b00:	str	x8, [sp, #16]
  412b04:	str	x9, [sp, #8]
  412b08:	cbz	x9, 412b14 <sqrt@plt+0x10d04>
  412b0c:	ldr	x0, [sp, #8]
  412b10:	bl	401c60 <_ZdaPv@plt>
  412b14:	ldr	x8, [sp, #16]
  412b18:	ldr	x0, [x8, #8]
  412b1c:	bl	401a80 <free@plt>
  412b20:	ldr	x8, [sp, #16]
  412b24:	ldr	x9, [x8]
  412b28:	cbz	x9, 412b3c <sqrt@plt+0x10d2c>
  412b2c:	ldr	x8, [sp, #16]
  412b30:	ldr	x0, [x8]
  412b34:	bl	401a40 <fclose@plt>
  412b38:	b	412b3c <sqrt@plt+0x10d2c>
  412b3c:	ldp	x29, x30, [sp, #32]
  412b40:	add	sp, sp, #0x30
  412b44:	ret
  412b48:	bl	408b98 <sqrt@plt+0x6d88>
  412b4c:	sub	sp, sp, #0x60
  412b50:	stp	x29, x30, [sp, #80]
  412b54:	add	x29, sp, #0x50
  412b58:	stur	x0, [x29, #-16]
  412b5c:	ldur	x8, [x29, #-16]
  412b60:	ldr	x9, [x8]
  412b64:	str	x8, [sp, #16]
  412b68:	cbnz	x9, 412b74 <sqrt@plt+0x10d64>
  412b6c:	stur	wzr, [x29, #-4]
  412b70:	b	412d58 <sqrt@plt+0x10f48>
  412b74:	ldr	x8, [sp, #16]
  412b78:	ldr	x9, [x8, #32]
  412b7c:	cbnz	x9, 412b98 <sqrt@plt+0x10d88>
  412b80:	mov	x0, #0x80                  	// #128
  412b84:	bl	401980 <_Znam@plt>
  412b88:	ldr	x8, [sp, #16]
  412b8c:	str	x0, [x8, #32]
  412b90:	mov	w9, #0x80                  	// #128
  412b94:	str	w9, [x8, #20]
  412b98:	stur	wzr, [x29, #-20]
  412b9c:	ldr	x8, [sp, #16]
  412ba0:	ldr	x0, [x8]
  412ba4:	bl	401ba0 <getc@plt>
  412ba8:	stur	w0, [x29, #-24]
  412bac:	ldur	w9, [x29, #-24]
  412bb0:	mov	w10, #0xffffffff            	// #-1
  412bb4:	cmp	w9, w10
  412bb8:	b.ne	412bc0 <sqrt@plt+0x10db0>  // b.any
  412bbc:	b	412cbc <sqrt@plt+0x10eac>
  412bc0:	ldur	w0, [x29, #-24]
  412bc4:	bl	41704c <sqrt@plt+0x1523c>
  412bc8:	cbz	w0, 412c08 <sqrt@plt+0x10df8>
  412bcc:	ldur	w1, [x29, #-24]
  412bd0:	add	x8, sp, #0x28
  412bd4:	mov	x0, x8
  412bd8:	str	x8, [sp, #8]
  412bdc:	bl	4122e0 <sqrt@plt+0x104d0>
  412be0:	ldr	x0, [sp, #16]
  412be4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  412be8:	add	x1, x1, #0x8e8
  412bec:	ldr	x2, [sp, #8]
  412bf0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  412bf4:	add	x8, x8, #0x30
  412bf8:	mov	x3, x8
  412bfc:	mov	x4, x8
  412c00:	bl	412d68 <sqrt@plt+0x10f58>
  412c04:	b	412cb8 <sqrt@plt+0x10ea8>
  412c08:	ldur	w8, [x29, #-20]
  412c0c:	add	w8, w8, #0x1
  412c10:	ldr	x9, [sp, #16]
  412c14:	ldr	w10, [x9, #20]
  412c18:	cmp	w8, w10
  412c1c:	b.lt	412c84 <sqrt@plt+0x10e74>  // b.tstop
  412c20:	ldr	x8, [sp, #16]
  412c24:	ldr	x9, [x8, #32]
  412c28:	str	x9, [sp, #32]
  412c2c:	ldr	w10, [x8, #20]
  412c30:	mov	w11, #0x2                   	// #2
  412c34:	mul	w10, w10, w11
  412c38:	mov	w0, w10
  412c3c:	sxtw	x0, w0
  412c40:	bl	401980 <_Znam@plt>
  412c44:	ldr	x8, [sp, #16]
  412c48:	str	x0, [x8, #32]
  412c4c:	ldr	x0, [x8, #32]
  412c50:	ldr	x1, [sp, #32]
  412c54:	ldrsw	x2, [x8, #20]
  412c58:	bl	4019a0 <memcpy@plt>
  412c5c:	ldr	x8, [sp, #32]
  412c60:	str	x8, [sp]
  412c64:	cbz	x8, 412c70 <sqrt@plt+0x10e60>
  412c68:	ldr	x0, [sp]
  412c6c:	bl	401c60 <_ZdaPv@plt>
  412c70:	ldr	x8, [sp, #16]
  412c74:	ldr	w9, [x8, #20]
  412c78:	mov	w10, #0x2                   	// #2
  412c7c:	mul	w9, w9, w10
  412c80:	str	w9, [x8, #20]
  412c84:	ldur	w8, [x29, #-24]
  412c88:	ldr	x9, [sp, #16]
  412c8c:	ldr	x10, [x9, #32]
  412c90:	ldursw	x11, [x29, #-20]
  412c94:	mov	w12, w11
  412c98:	add	w12, w12, #0x1
  412c9c:	stur	w12, [x29, #-20]
  412ca0:	add	x10, x10, x11
  412ca4:	strb	w8, [x10]
  412ca8:	ldur	w8, [x29, #-24]
  412cac:	cmp	w8, #0xa
  412cb0:	b.ne	412cb8 <sqrt@plt+0x10ea8>  // b.any
  412cb4:	b	412cbc <sqrt@plt+0x10eac>
  412cb8:	b	412b9c <sqrt@plt+0x10d8c>
  412cbc:	ldur	w8, [x29, #-20]
  412cc0:	cbnz	w8, 412cc8 <sqrt@plt+0x10eb8>
  412cc4:	b	412d54 <sqrt@plt+0x10f44>
  412cc8:	ldr	x8, [sp, #16]
  412ccc:	ldr	x9, [x8, #32]
  412cd0:	ldursw	x10, [x29, #-20]
  412cd4:	add	x9, x9, x10
  412cd8:	mov	w11, #0x0                   	// #0
  412cdc:	strb	w11, [x9]
  412ce0:	ldr	w11, [x8, #16]
  412ce4:	add	w11, w11, #0x1
  412ce8:	str	w11, [x8, #16]
  412cec:	ldr	x9, [x8, #32]
  412cf0:	str	x9, [sp, #24]
  412cf4:	ldr	x8, [sp, #24]
  412cf8:	ldrb	w1, [x8]
  412cfc:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  412d00:	add	x0, x0, #0xa29
  412d04:	bl	408ab8 <sqrt@plt+0x6ca8>
  412d08:	cbz	w0, 412d1c <sqrt@plt+0x10f0c>
  412d0c:	ldr	x8, [sp, #24]
  412d10:	add	x8, x8, #0x1
  412d14:	str	x8, [sp, #24]
  412d18:	b	412cf4 <sqrt@plt+0x10ee4>
  412d1c:	ldr	x8, [sp, #24]
  412d20:	ldrb	w9, [x8]
  412d24:	cbz	w9, 412d50 <sqrt@plt+0x10f40>
  412d28:	ldr	x8, [sp, #16]
  412d2c:	ldr	w9, [x8, #24]
  412d30:	cbz	w9, 412d44 <sqrt@plt+0x10f34>
  412d34:	ldr	x8, [sp, #24]
  412d38:	ldrb	w9, [x8]
  412d3c:	cmp	w9, #0x23
  412d40:	b.eq	412d50 <sqrt@plt+0x10f40>  // b.none
  412d44:	mov	w8, #0x1                   	// #1
  412d48:	stur	w8, [x29, #-4]
  412d4c:	b	412d58 <sqrt@plt+0x10f48>
  412d50:	b	412b98 <sqrt@plt+0x10d88>
  412d54:	stur	wzr, [x29, #-4]
  412d58:	ldur	w0, [x29, #-4]
  412d5c:	ldp	x29, x30, [sp, #80]
  412d60:	add	sp, sp, #0x60
  412d64:	ret
  412d68:	sub	sp, sp, #0x40
  412d6c:	stp	x29, x30, [sp, #48]
  412d70:	add	x29, sp, #0x30
  412d74:	stur	x0, [x29, #-8]
  412d78:	stur	x1, [x29, #-16]
  412d7c:	str	x2, [sp, #24]
  412d80:	str	x3, [sp, #16]
  412d84:	str	x4, [sp, #8]
  412d88:	ldur	x8, [x29, #-8]
  412d8c:	ldr	w9, [x8, #28]
  412d90:	str	x8, [sp]
  412d94:	cbnz	w9, 412db8 <sqrt@plt+0x10fa8>
  412d98:	ldr	x8, [sp]
  412d9c:	ldr	x0, [x8, #8]
  412da0:	ldr	w1, [x8, #16]
  412da4:	ldur	x2, [x29, #-16]
  412da8:	ldr	x3, [sp, #24]
  412dac:	ldr	x4, [sp, #16]
  412db0:	ldr	x5, [sp, #8]
  412db4:	bl	412784 <sqrt@plt+0x10974>
  412db8:	ldp	x29, x30, [sp, #48]
  412dbc:	add	sp, sp, #0x40
  412dc0:	ret
  412dc4:	sub	sp, sp, #0x50
  412dc8:	stp	x29, x30, [sp, #64]
  412dcc:	add	x29, sp, #0x40
  412dd0:	stur	x0, [x29, #-16]
  412dd4:	ldur	x0, [x29, #-16]
  412dd8:	bl	41b2d8 <sqrt@plt+0x194c8>
  412ddc:	stur	x0, [x29, #-24]
  412de0:	ldur	x8, [x29, #-24]
  412de4:	cbz	x8, 412fdc <sqrt@plt+0x111cc>
  412de8:	ldur	x8, [x29, #-24]
  412dec:	ldrb	w9, [x8]
  412df0:	cmp	w9, #0x63
  412df4:	b.ne	412f3c <sqrt@plt+0x1112c>  // b.any
  412df8:	ldur	x8, [x29, #-24]
  412dfc:	ldrb	w9, [x8, #1]
  412e00:	cmp	w9, #0x68
  412e04:	b.ne	412f3c <sqrt@plt+0x1112c>  // b.any
  412e08:	ldur	x8, [x29, #-24]
  412e0c:	ldrb	w9, [x8, #2]
  412e10:	cmp	w9, #0x61
  412e14:	b.ne	412f3c <sqrt@plt+0x1112c>  // b.any
  412e18:	ldur	x8, [x29, #-24]
  412e1c:	ldrb	w9, [x8, #3]
  412e20:	cmp	w9, #0x72
  412e24:	b.ne	412f3c <sqrt@plt+0x1112c>  // b.any
  412e28:	ldur	x8, [x29, #-24]
  412e2c:	ldrb	w9, [x8, #4]
  412e30:	cmp	w9, #0x30
  412e34:	b.lt	412f3c <sqrt@plt+0x1112c>  // b.tstop
  412e38:	ldur	x8, [x29, #-24]
  412e3c:	ldrb	w9, [x8, #4]
  412e40:	cmp	w9, #0x39
  412e44:	b.gt	412f3c <sqrt@plt+0x1112c>
  412e48:	ldur	x8, [x29, #-24]
  412e4c:	ldrb	w9, [x8, #4]
  412e50:	subs	w9, w9, #0x30
  412e54:	stur	w9, [x29, #-28]
  412e58:	ldur	x8, [x29, #-24]
  412e5c:	ldrb	w9, [x8, #5]
  412e60:	cbnz	w9, 412e70 <sqrt@plt+0x11060>
  412e64:	ldur	w8, [x29, #-28]
  412e68:	stur	w8, [x29, #-4]
  412e6c:	b	412fe4 <sqrt@plt+0x111d4>
  412e70:	ldur	w8, [x29, #-28]
  412e74:	cmp	w8, #0x0
  412e78:	cset	w8, le
  412e7c:	tbnz	w8, #0, 412f3c <sqrt@plt+0x1112c>
  412e80:	ldur	x8, [x29, #-24]
  412e84:	ldrb	w9, [x8, #5]
  412e88:	cmp	w9, #0x30
  412e8c:	b.lt	412f3c <sqrt@plt+0x1112c>  // b.tstop
  412e90:	ldur	x8, [x29, #-24]
  412e94:	ldrb	w9, [x8, #5]
  412e98:	cmp	w9, #0x39
  412e9c:	b.gt	412f3c <sqrt@plt+0x1112c>
  412ea0:	ldur	w8, [x29, #-28]
  412ea4:	mov	w9, #0xa                   	// #10
  412ea8:	mul	w8, w9, w8
  412eac:	ldur	x10, [x29, #-24]
  412eb0:	ldrb	w9, [x10, #5]
  412eb4:	subs	w9, w9, #0x30
  412eb8:	add	w8, w8, w9
  412ebc:	stur	w8, [x29, #-28]
  412ec0:	ldur	x10, [x29, #-24]
  412ec4:	ldrb	w8, [x10, #6]
  412ec8:	cbnz	w8, 412ed8 <sqrt@plt+0x110c8>
  412ecc:	ldur	w8, [x29, #-28]
  412ed0:	stur	w8, [x29, #-4]
  412ed4:	b	412fe4 <sqrt@plt+0x111d4>
  412ed8:	ldur	x8, [x29, #-24]
  412edc:	ldrb	w9, [x8, #6]
  412ee0:	cmp	w9, #0x30
  412ee4:	b.lt	412f3c <sqrt@plt+0x1112c>  // b.tstop
  412ee8:	ldur	x8, [x29, #-24]
  412eec:	ldrb	w9, [x8, #6]
  412ef0:	cmp	w9, #0x39
  412ef4:	b.gt	412f3c <sqrt@plt+0x1112c>
  412ef8:	ldur	w8, [x29, #-28]
  412efc:	mov	w9, #0xa                   	// #10
  412f00:	mul	w8, w9, w8
  412f04:	ldur	x10, [x29, #-24]
  412f08:	ldrb	w9, [x10, #6]
  412f0c:	subs	w9, w9, #0x30
  412f10:	add	w8, w8, w9
  412f14:	stur	w8, [x29, #-28]
  412f18:	ldur	x10, [x29, #-24]
  412f1c:	ldrb	w8, [x10, #7]
  412f20:	cbnz	w8, 412f3c <sqrt@plt+0x1112c>
  412f24:	ldur	w8, [x29, #-28]
  412f28:	cmp	w8, #0x80
  412f2c:	b.ge	412f3c <sqrt@plt+0x1112c>  // b.tcont
  412f30:	ldur	w8, [x29, #-28]
  412f34:	stur	w8, [x29, #-4]
  412f38:	b	412fe4 <sqrt@plt+0x111d4>
  412f3c:	ldur	x0, [x29, #-24]
  412f40:	bl	41e44c <_ZdlPvm@@Base+0x2db8>
  412f44:	cbz	x0, 412f64 <sqrt@plt+0x11154>
  412f48:	ldur	x8, [x29, #-24]
  412f4c:	add	x0, x8, #0x1
  412f50:	add	x1, sp, #0x18
  412f54:	mov	w2, #0x10                  	// #16
  412f58:	bl	401a70 <strtol@plt>
  412f5c:	stur	w0, [x29, #-4]
  412f60:	b	412fe4 <sqrt@plt+0x111d4>
  412f64:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  412f68:	add	x8, x8, #0x8a4
  412f6c:	ldrh	w9, [x8]
  412f70:	add	x10, sp, #0x14
  412f74:	strh	w9, [sp, #20]
  412f78:	ldrb	w9, [x8, #2]
  412f7c:	strb	w9, [x10, #2]
  412f80:	ldur	x8, [x29, #-24]
  412f84:	ldrb	w9, [x8, #1]
  412f88:	cbnz	w9, 412fa0 <sqrt@plt+0x11190>
  412f8c:	ldur	x8, [x29, #-24]
  412f90:	ldrb	w9, [x8]
  412f94:	add	x8, sp, #0x14
  412f98:	strb	w9, [x8, #1]
  412f9c:	stur	x8, [x29, #-24]
  412fa0:	ldur	x0, [x29, #-24]
  412fa4:	bl	4199f8 <sqrt@plt+0x17be8>
  412fa8:	str	x0, [sp, #8]
  412fac:	ldr	x8, [sp, #8]
  412fb0:	cbz	x8, 412fdc <sqrt@plt+0x111cc>
  412fb4:	ldr	x0, [sp, #8]
  412fb8:	mov	w1, #0x5f                  	// #95
  412fbc:	bl	401a90 <strchr@plt>
  412fc0:	cbnz	x0, 412fdc <sqrt@plt+0x111cc>
  412fc4:	ldr	x0, [sp, #8]
  412fc8:	mov	x1, sp
  412fcc:	mov	w2, #0x10                  	// #16
  412fd0:	bl	401a70 <strtol@plt>
  412fd4:	stur	w0, [x29, #-4]
  412fd8:	b	412fe4 <sqrt@plt+0x111d4>
  412fdc:	mov	w8, #0xffffffff            	// #-1
  412fe0:	stur	w8, [x29, #-4]
  412fe4:	ldur	w0, [x29, #-4]
  412fe8:	ldp	x29, x30, [sp, #64]
  412fec:	add	sp, sp, #0x50
  412ff0:	ret
  412ff4:	sub	sp, sp, #0x40
  412ff8:	stp	x29, x30, [sp, #48]
  412ffc:	add	x29, sp, #0x30
  413000:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  413004:	add	x8, x8, #0x8a8
  413008:	add	x8, x8, #0x10
  41300c:	mov	x9, xzr
  413010:	fmov	d0, xzr
  413014:	stur	x0, [x29, #-8]
  413018:	stur	x1, [x29, #-16]
  41301c:	ldur	x10, [x29, #-8]
  413020:	str	x8, [x10]
  413024:	str	wzr, [x10, #8]
  413028:	str	x9, [x10, #16]
  41302c:	str	wzr, [x10, #24]
  413030:	str	wzr, [x10, #28]
  413034:	str	x9, [x10, #64]
  413038:	str	wzr, [x10, #72]
  41303c:	str	x9, [x10, #80]
  413040:	str	wzr, [x10, #88]
  413044:	str	wzr, [x10, #92]
  413048:	str	x9, [x10, #96]
  41304c:	ldur	x0, [x29, #-16]
  413050:	str	x9, [sp, #24]
  413054:	str	d0, [sp, #16]
  413058:	str	x10, [sp, #8]
  41305c:	bl	4019e0 <strlen@plt>
  413060:	add	x0, x0, #0x1
  413064:	bl	401980 <_Znam@plt>
  413068:	ldr	x8, [sp, #8]
  41306c:	str	x0, [x8, #32]
  413070:	ldr	x0, [x8, #32]
  413074:	ldur	x1, [x29, #-16]
  413078:	bl	401ad0 <strcpy@plt>
  41307c:	ldr	x8, [sp, #24]
  413080:	ldr	x9, [sp, #8]
  413084:	str	x8, [x9, #40]
  413088:	ldr	d0, [sp, #16]
  41308c:	str	d0, [x9, #48]
  413090:	str	wzr, [x9, #56]
  413094:	ldp	x29, x30, [sp, #48]
  413098:	add	sp, sp, #0x40
  41309c:	ret
  4130a0:	sub	sp, sp, #0x80
  4130a4:	stp	x29, x30, [sp, #112]
  4130a8:	add	x29, sp, #0x70
  4130ac:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  4130b0:	add	x8, x8, #0x8a8
  4130b4:	add	x8, x8, #0x10
  4130b8:	stur	x0, [x29, #-8]
  4130bc:	ldur	x9, [x29, #-8]
  4130c0:	str	x8, [x9]
  4130c4:	stur	wzr, [x29, #-12]
  4130c8:	stur	x9, [x29, #-48]
  4130cc:	ldur	w8, [x29, #-12]
  4130d0:	ldur	x9, [x29, #-48]
  4130d4:	ldr	w10, [x9, #88]
  4130d8:	cmp	w8, w10
  4130dc:	b.ge	41313c <sqrt@plt+0x1132c>  // b.tcont
  4130e0:	ldur	x8, [x29, #-48]
  4130e4:	ldr	x9, [x8, #80]
  4130e8:	ldursw	x10, [x29, #-12]
  4130ec:	mov	x11, #0x28                  	// #40
  4130f0:	mul	x10, x11, x10
  4130f4:	add	x9, x9, x10
  4130f8:	ldr	x9, [x9, #32]
  4130fc:	cbz	x9, 41312c <sqrt@plt+0x1131c>
  413100:	ldur	x8, [x29, #-48]
  413104:	ldr	x9, [x8, #80]
  413108:	ldursw	x10, [x29, #-12]
  41310c:	mov	x11, #0x28                  	// #40
  413110:	mul	x10, x11, x10
  413114:	add	x9, x9, x10
  413118:	ldr	x9, [x9, #32]
  41311c:	str	x9, [sp, #56]
  413120:	cbz	x9, 41312c <sqrt@plt+0x1131c>
  413124:	ldr	x0, [sp, #56]
  413128:	bl	401c60 <_ZdaPv@plt>
  41312c:	ldur	w8, [x29, #-12]
  413130:	add	w8, w8, #0x1
  413134:	stur	w8, [x29, #-12]
  413138:	b	4130cc <sqrt@plt+0x112bc>
  41313c:	ldur	x8, [x29, #-48]
  413140:	ldr	x9, [x8, #80]
  413144:	str	x9, [sp, #48]
  413148:	cbz	x9, 413154 <sqrt@plt+0x11344>
  41314c:	ldr	x0, [sp, #48]
  413150:	bl	401c60 <_ZdaPv@plt>
  413154:	ldur	x8, [x29, #-48]
  413158:	ldr	x9, [x8, #64]
  41315c:	str	x9, [sp, #40]
  413160:	cbz	x9, 41316c <sqrt@plt+0x1135c>
  413164:	ldr	x0, [sp, #40]
  413168:	bl	401c60 <_ZdaPv@plt>
  41316c:	ldur	x8, [x29, #-48]
  413170:	ldr	x9, [x8, #16]
  413174:	cbz	x9, 413204 <sqrt@plt+0x113f4>
  413178:	stur	wzr, [x29, #-16]
  41317c:	ldur	w8, [x29, #-16]
  413180:	cmp	w8, #0x1f7
  413184:	b.ge	4131ec <sqrt@plt+0x113dc>  // b.tcont
  413188:	ldur	x8, [x29, #-48]
  41318c:	ldr	x9, [x8, #16]
  413190:	ldursw	x10, [x29, #-16]
  413194:	mov	x11, #0x8                   	// #8
  413198:	mul	x10, x11, x10
  41319c:	add	x9, x9, x10
  4131a0:	ldr	x9, [x9]
  4131a4:	stur	x9, [x29, #-24]
  4131a8:	ldur	x8, [x29, #-24]
  4131ac:	cbz	x8, 4131dc <sqrt@plt+0x113cc>
  4131b0:	ldur	x8, [x29, #-24]
  4131b4:	stur	x8, [x29, #-32]
  4131b8:	ldur	x8, [x29, #-24]
  4131bc:	ldr	x8, [x8, #24]
  4131c0:	stur	x8, [x29, #-24]
  4131c4:	ldur	x8, [x29, #-32]
  4131c8:	str	x8, [sp, #32]
  4131cc:	cbz	x8, 4131d8 <sqrt@plt+0x113c8>
  4131d0:	ldr	x0, [sp, #32]
  4131d4:	bl	41b668 <_ZdlPv@@Base>
  4131d8:	b	4131a8 <sqrt@plt+0x11398>
  4131dc:	ldur	w8, [x29, #-16]
  4131e0:	add	w8, w8, #0x1
  4131e4:	stur	w8, [x29, #-16]
  4131e8:	b	41317c <sqrt@plt+0x1136c>
  4131ec:	ldur	x8, [x29, #-48]
  4131f0:	ldr	x9, [x8, #16]
  4131f4:	str	x9, [sp, #24]
  4131f8:	cbz	x9, 413204 <sqrt@plt+0x113f4>
  4131fc:	ldr	x0, [sp, #24]
  413200:	bl	401c60 <_ZdaPv@plt>
  413204:	ldur	x8, [x29, #-48]
  413208:	ldr	x9, [x8, #32]
  41320c:	str	x9, [sp, #16]
  413210:	cbz	x9, 41321c <sqrt@plt+0x1140c>
  413214:	ldr	x0, [sp, #16]
  413218:	bl	401c60 <_ZdaPv@plt>
  41321c:	ldur	x8, [x29, #-48]
  413220:	ldr	x9, [x8, #40]
  413224:	str	x9, [sp, #8]
  413228:	cbz	x9, 413234 <sqrt@plt+0x11424>
  41322c:	ldr	x0, [sp, #8]
  413230:	bl	401c60 <_ZdaPv@plt>
  413234:	ldur	x8, [x29, #-48]
  413238:	ldr	x9, [x8, #96]
  41323c:	cbz	x9, 413280 <sqrt@plt+0x11470>
  413240:	ldur	x8, [x29, #-48]
  413244:	ldr	x9, [x8, #96]
  413248:	stur	x9, [x29, #-40]
  41324c:	ldr	x9, [x8, #96]
  413250:	ldr	x9, [x9]
  413254:	str	x9, [x8, #96]
  413258:	ldur	x9, [x29, #-40]
  41325c:	str	x9, [sp]
  413260:	cbz	x9, 41327c <sqrt@plt+0x1146c>
  413264:	ldr	x0, [sp]
  413268:	adrp	x8, 413000 <sqrt@plt+0x111f0>
  41326c:	add	x8, x8, #0x71c
  413270:	blr	x8
  413274:	ldr	x0, [sp]
  413278:	bl	41b668 <_ZdlPv@@Base>
  41327c:	b	413234 <sqrt@plt+0x11424>
  413280:	ldp	x29, x30, [sp, #112]
  413284:	add	sp, sp, #0x80
  413288:	ret
  41328c:	sub	sp, sp, #0x20
  413290:	stp	x29, x30, [sp, #16]
  413294:	add	x29, sp, #0x10
  413298:	adrp	x8, 413000 <sqrt@plt+0x111f0>
  41329c:	add	x8, x8, #0xa0
  4132a0:	str	x0, [sp, #8]
  4132a4:	ldr	x9, [sp, #8]
  4132a8:	mov	x0, x9
  4132ac:	str	x9, [sp]
  4132b0:	blr	x8
  4132b4:	ldr	x0, [sp]
  4132b8:	bl	41b668 <_ZdlPv@@Base>
  4132bc:	ldp	x29, x30, [sp, #16]
  4132c0:	add	sp, sp, #0x20
  4132c4:	ret
  4132c8:	sub	sp, sp, #0x40
  4132cc:	stp	x29, x30, [sp, #48]
  4132d0:	add	x29, sp, #0x30
  4132d4:	fmov	d0, xzr
  4132d8:	stur	x0, [x29, #-16]
  4132dc:	sturb	w1, [x29, #-17]
  4132e0:	str	d0, [sp, #16]
  4132e4:	ldurb	w8, [x29, #-17]
  4132e8:	subs	w8, w8, #0x50
  4132ec:	mov	w9, w8
  4132f0:	ubfx	x9, x9, #0, #32
  4132f4:	cmp	x9, #0x20
  4132f8:	str	x9, [sp, #8]
  4132fc:	b.hi	41335c <sqrt@plt+0x1154c>  // b.pmore
  413300:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  413304:	add	x8, x8, #0x820
  413308:	ldr	x11, [sp, #8]
  41330c:	ldrsw	x10, [x8, x11, lsl #2]
  413310:	add	x9, x8, x10
  413314:	br	x9
  413318:	fmov	d0, #1.000000000000000000e+00
  41331c:	str	d0, [sp, #16]
  413320:	b	413374 <sqrt@plt+0x11564>
  413324:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  413328:	fmov	d0, x8
  41332c:	str	d0, [sp, #16]
  413330:	b	413374 <sqrt@plt+0x11564>
  413334:	fmov	d0, #6.000000000000000000e+00
  413338:	str	d0, [sp, #16]
  41333c:	b	413374 <sqrt@plt+0x11564>
  413340:	mov	x8, #0xb852                	// #47186
  413344:	movk	x8, #0x851e, lsl #16
  413348:	movk	x8, #0x51eb, lsl #32
  41334c:	movk	x8, #0x4004, lsl #48
  413350:	fmov	d0, x8
  413354:	str	d0, [sp, #16]
  413358:	b	413374 <sqrt@plt+0x11564>
  41335c:	mov	w8, wzr
  413360:	mov	w0, w8
  413364:	mov	w1, #0x11f                 	// #287
  413368:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  41336c:	add	x2, x2, #0x90a
  413370:	bl	408a60 <sqrt@plt+0x6c50>
  413374:	ldr	d0, [sp, #16]
  413378:	fcmp	d0, #0.0
  41337c:	cset	w8, ne  // ne = any
  413380:	tbnz	w8, #0, 413388 <sqrt@plt+0x11578>
  413384:	b	4133a8 <sqrt@plt+0x11598>
  413388:	ldr	d0, [sp, #16]
  41338c:	ldur	x8, [x29, #-16]
  413390:	ldr	d1, [x8]
  413394:	fdiv	d0, d1, d0
  413398:	str	d0, [x8]
  41339c:	mov	w9, #0x1                   	// #1
  4133a0:	stur	w9, [x29, #-4]
  4133a4:	b	4133ac <sqrt@plt+0x1159c>
  4133a8:	stur	wzr, [x29, #-4]
  4133ac:	ldur	w0, [x29, #-4]
  4133b0:	ldp	x29, x30, [sp, #48]
  4133b4:	add	sp, sp, #0x40
  4133b8:	ret
  4133bc:	sub	sp, sp, #0x60
  4133c0:	stp	x29, x30, [sp, #80]
  4133c4:	add	x29, sp, #0x50
  4133c8:	mov	x8, #0x2d18                	// #11544
  4133cc:	movk	x8, #0x5444, lsl #16
  4133d0:	movk	x8, #0x21fb, lsl #32
  4133d4:	movk	x8, #0x4009, lsl #48
  4133d8:	fmov	d0, x8
  4133dc:	mov	x8, #0x800000000000        	// #140737488355328
  4133e0:	movk	x8, #0x4066, lsl #48
  4133e4:	fmov	d1, x8
  4133e8:	fmov	d2, #5.000000000000000000e-01
  4133ec:	stur	x0, [x29, #-8]
  4133f0:	stur	x1, [x29, #-16]
  4133f4:	stur	w2, [x29, #-20]
  4133f8:	stur	w3, [x29, #-24]
  4133fc:	ldur	x8, [x29, #-8]
  413400:	ldur	x1, [x29, #-16]
  413404:	ldur	w2, [x29, #-20]
  413408:	mov	x0, x8
  41340c:	str	d0, [sp, #40]
  413410:	str	d1, [sp, #32]
  413414:	str	d2, [sp, #24]
  413418:	str	x8, [sp, #16]
  41341c:	bl	41347c <sqrt@plt+0x1166c>
  413420:	stur	w0, [x29, #-28]
  413424:	ldur	w9, [x29, #-28]
  413428:	scvtf	d0, w9
  41342c:	ldr	x8, [sp, #16]
  413430:	ldr	d1, [x8, #48]
  413434:	ldur	w9, [x29, #-24]
  413438:	scvtf	d2, w9
  41343c:	fadd	d1, d1, d2
  413440:	ldr	d2, [sp, #40]
  413444:	fmul	d1, d1, d2
  413448:	ldr	d3, [sp, #32]
  41344c:	fdiv	d1, d1, d3
  413450:	str	d0, [sp, #8]
  413454:	mov	v0.16b, v1.16b
  413458:	bl	401d50 <tan@plt>
  41345c:	ldr	d1, [sp, #8]
  413460:	fmul	d0, d1, d0
  413464:	ldr	d2, [sp, #24]
  413468:	fadd	d0, d0, d2
  41346c:	fcvtzs	w0, d0
  413470:	ldp	x29, x30, [sp, #80]
  413474:	add	sp, sp, #0x60
  413478:	ret
  41347c:	sub	sp, sp, #0x50
  413480:	stp	x29, x30, [sp, #64]
  413484:	add	x29, sp, #0x40
  413488:	mov	w8, #0x190                 	// #400
  41348c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  413490:	add	x9, x9, #0x90a
  413494:	stur	x0, [x29, #-16]
  413498:	stur	x1, [x29, #-24]
  41349c:	stur	w2, [x29, #-28]
  4134a0:	ldur	x10, [x29, #-16]
  4134a4:	ldur	x0, [x29, #-24]
  4134a8:	str	w8, [sp, #28]
  4134ac:	str	x9, [sp, #16]
  4134b0:	str	x10, [sp, #8]
  4134b4:	bl	41709c <sqrt@plt+0x1528c>
  4134b8:	str	w0, [sp, #32]
  4134bc:	ldr	w8, [sp, #32]
  4134c0:	cmp	w8, #0x0
  4134c4:	cset	w8, ge  // ge = tcont
  4134c8:	and	w0, w8, #0x1
  4134cc:	ldr	w1, [sp, #28]
  4134d0:	ldr	x2, [sp, #16]
  4134d4:	bl	408a60 <sqrt@plt+0x6c50>
  4134d8:	ldr	w8, [sp, #32]
  4134dc:	ldr	x9, [sp, #8]
  4134e0:	ldr	w11, [x9, #72]
  4134e4:	cmp	w8, w11
  4134e8:	b.ge	413540 <sqrt@plt+0x11730>  // b.tcont
  4134ec:	ldr	x8, [sp, #8]
  4134f0:	ldr	x9, [x8, #64]
  4134f4:	ldrsw	x10, [sp, #32]
  4134f8:	ldr	w11, [x9, x10, lsl #2]
  4134fc:	cmp	w11, #0x0
  413500:	cset	w11, lt  // lt = tstop
  413504:	tbnz	w11, #0, 413540 <sqrt@plt+0x11730>
  413508:	ldr	x8, [sp, #8]
  41350c:	ldr	x9, [x8, #80]
  413510:	ldr	x10, [x8, #64]
  413514:	ldrsw	x11, [sp, #32]
  413518:	ldrsw	x10, [x10, x11, lsl #2]
  41351c:	mov	x11, #0x28                  	// #40
  413520:	mul	x10, x11, x10
  413524:	add	x9, x9, x10
  413528:	ldr	w1, [x9, #12]
  41352c:	ldur	w2, [x29, #-28]
  413530:	mov	x0, x8
  413534:	bl	4170cc <sqrt@plt+0x152bc>
  413538:	stur	w0, [x29, #-4]
  41353c:	b	41355c <sqrt@plt+0x1174c>
  413540:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413544:	add	x8, x8, #0x88
  413548:	ldr	w9, [x8]
  41354c:	cbz	w9, 413558 <sqrt@plt+0x11748>
  413550:	stur	wzr, [x29, #-4]
  413554:	b	41355c <sqrt@plt+0x1174c>
  413558:	bl	401d10 <abort@plt>
  41355c:	ldur	w0, [x29, #-4]
  413560:	ldp	x29, x30, [sp, #64]
  413564:	add	sp, sp, #0x50
  413568:	ret
  41356c:	sub	sp, sp, #0x40
  413570:	stp	x29, x30, [sp, #48]
  413574:	add	x29, sp, #0x30
  413578:	mov	w8, #0x132                 	// #306
  41357c:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  413580:	add	x2, x2, #0x90a
  413584:	stur	x0, [x29, #-16]
  413588:	str	x1, [sp, #24]
  41358c:	ldur	x9, [x29, #-16]
  413590:	ldr	x0, [sp, #24]
  413594:	str	w8, [sp, #16]
  413598:	str	x2, [sp, #8]
  41359c:	str	x9, [sp]
  4135a0:	bl	41709c <sqrt@plt+0x1528c>
  4135a4:	str	w0, [sp, #20]
  4135a8:	ldr	w8, [sp, #20]
  4135ac:	cmp	w8, #0x0
  4135b0:	cset	w8, ge  // ge = tcont
  4135b4:	and	w0, w8, #0x1
  4135b8:	ldr	w1, [sp, #16]
  4135bc:	ldr	x2, [sp, #8]
  4135c0:	bl	408a60 <sqrt@plt+0x6c50>
  4135c4:	ldr	w8, [sp, #20]
  4135c8:	ldr	x9, [sp]
  4135cc:	ldr	w10, [x9, #72]
  4135d0:	cmp	w8, w10
  4135d4:	b.ge	413600 <sqrt@plt+0x117f0>  // b.tcont
  4135d8:	ldr	x8, [sp]
  4135dc:	ldr	x9, [x8, #64]
  4135e0:	ldrsw	x10, [sp, #20]
  4135e4:	ldr	w11, [x9, x10, lsl #2]
  4135e8:	cmp	w11, #0x0
  4135ec:	cset	w11, lt  // lt = tstop
  4135f0:	tbnz	w11, #0, 413600 <sqrt@plt+0x117f0>
  4135f4:	mov	w8, #0x1                   	// #1
  4135f8:	stur	w8, [x29, #-4]
  4135fc:	b	413654 <sqrt@plt+0x11844>
  413600:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413604:	add	x8, x8, #0x88
  413608:	ldr	w9, [x8]
  41360c:	cbz	w9, 413650 <sqrt@plt+0x11840>
  413610:	ldr	x0, [sp, #24]
  413614:	bl	412dc4 <sqrt@plt+0x10fb4>
  413618:	cmp	w0, #0x0
  41361c:	cset	w8, lt  // lt = tstop
  413620:	tbnz	w8, #0, 413630 <sqrt@plt+0x11820>
  413624:	mov	w8, #0x1                   	// #1
  413628:	stur	w8, [x29, #-4]
  41362c:	b	413654 <sqrt@plt+0x11844>
  413630:	ldr	x0, [sp, #24]
  413634:	bl	4170b4 <sqrt@plt+0x152a4>
  413638:	cmp	w0, #0x0
  41363c:	cset	w8, lt  // lt = tstop
  413640:	tbnz	w8, #0, 413650 <sqrt@plt+0x11840>
  413644:	mov	w8, #0x1                   	// #1
  413648:	stur	w8, [x29, #-4]
  41364c:	b	413654 <sqrt@plt+0x11844>
  413650:	stur	wzr, [x29, #-4]
  413654:	ldur	w0, [x29, #-4]
  413658:	ldp	x29, x30, [sp, #48]
  41365c:	add	sp, sp, #0x40
  413660:	ret
  413664:	sub	sp, sp, #0x10
  413668:	str	x0, [sp, #8]
  41366c:	ldr	x8, [sp, #8]
  413670:	ldr	w0, [x8, #28]
  413674:	add	sp, sp, #0x10
  413678:	ret
  41367c:	sub	sp, sp, #0x40
  413680:	stp	x29, x30, [sp, #48]
  413684:	add	x29, sp, #0x30
  413688:	mov	x8, #0x4                   	// #4
  41368c:	mov	x9, #0xffffffffffffffff    	// #-1
  413690:	stur	x0, [x29, #-8]
  413694:	stur	w1, [x29, #-12]
  413698:	stur	w2, [x29, #-16]
  41369c:	str	x3, [sp, #24]
  4136a0:	ldur	x10, [x29, #-8]
  4136a4:	ldr	x11, [sp, #24]
  4136a8:	str	x11, [x10]
  4136ac:	ldur	w12, [x29, #-12]
  4136b0:	str	w12, [x10, #8]
  4136b4:	ldursw	x11, [x29, #-16]
  4136b8:	mul	x13, x11, x8
  4136bc:	umulh	x8, x11, x8
  4136c0:	cmp	x8, #0x0
  4136c4:	csel	x0, x9, x13, ne  // ne = any
  4136c8:	str	x10, [sp, #8]
  4136cc:	bl	401980 <_Znam@plt>
  4136d0:	ldr	x8, [sp, #8]
  4136d4:	str	x0, [x8, #16]
  4136d8:	str	wzr, [sp, #20]
  4136dc:	ldr	w8, [sp, #20]
  4136e0:	ldur	w9, [x29, #-16]
  4136e4:	cmp	w8, w9
  4136e8:	b.ge	413710 <sqrt@plt+0x11900>  // b.tcont
  4136ec:	ldr	x8, [sp, #8]
  4136f0:	ldr	x9, [x8, #16]
  4136f4:	ldrsw	x10, [sp, #20]
  4136f8:	mov	w11, #0xffffffff            	// #-1
  4136fc:	str	w11, [x9, x10, lsl #2]
  413700:	ldr	w8, [sp, #20]
  413704:	add	w8, w8, #0x1
  413708:	str	w8, [sp, #20]
  41370c:	b	4136dc <sqrt@plt+0x118cc>
  413710:	ldp	x29, x30, [sp, #48]
  413714:	add	sp, sp, #0x40
  413718:	ret
  41371c:	sub	sp, sp, #0x20
  413720:	stp	x29, x30, [sp, #16]
  413724:	add	x29, sp, #0x10
  413728:	str	x0, [sp, #8]
  41372c:	ldr	x8, [sp, #8]
  413730:	ldr	x8, [x8, #16]
  413734:	str	x8, [sp]
  413738:	cbz	x8, 413744 <sqrt@plt+0x11934>
  41373c:	ldr	x0, [sp]
  413740:	bl	401c60 <_ZdaPv@plt>
  413744:	ldp	x29, x30, [sp, #16]
  413748:	add	sp, sp, #0x20
  41374c:	ret
  413750:	sub	sp, sp, #0x90
  413754:	stp	x29, x30, [sp, #128]
  413758:	add	x29, sp, #0x80
  41375c:	mov	w8, #0x158                 	// #344
  413760:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  413764:	add	x9, x9, #0x90a
  413768:	stur	x0, [x29, #-16]
  41376c:	stur	x1, [x29, #-24]
  413770:	stur	w2, [x29, #-28]
  413774:	ldur	x10, [x29, #-16]
  413778:	ldur	x0, [x29, #-24]
  41377c:	str	w8, [sp, #36]
  413780:	str	x9, [sp, #24]
  413784:	str	x10, [sp, #16]
  413788:	bl	41709c <sqrt@plt+0x1528c>
  41378c:	stur	w0, [x29, #-32]
  413790:	ldur	w8, [x29, #-32]
  413794:	cmp	w8, #0x0
  413798:	cset	w8, ge  // ge = tcont
  41379c:	and	w0, w8, #0x1
  4137a0:	ldr	w1, [sp, #36]
  4137a4:	ldr	x2, [sp, #24]
  4137a8:	bl	408a60 <sqrt@plt+0x6c50>
  4137ac:	ldr	x9, [sp, #16]
  4137b0:	ldr	w8, [x9, #56]
  4137b4:	cbnz	w8, 4137c4 <sqrt@plt+0x119b4>
  4137b8:	ldur	w8, [x29, #-28]
  4137bc:	stur	w8, [x29, #-36]
  4137c0:	b	413840 <sqrt@plt+0x11a30>
  4137c4:	ldur	w8, [x29, #-28]
  4137c8:	ldr	x9, [sp, #16]
  4137cc:	ldr	w10, [x9, #56]
  4137d0:	mov	w11, #0xfe0b                	// #65035
  4137d4:	movk	w11, #0x7fff, lsl #16
  4137d8:	sdiv	w10, w11, w10
  4137dc:	cmp	w8, w10
  4137e0:	b.gt	413808 <sqrt@plt+0x119f8>
  4137e4:	ldur	w8, [x29, #-28]
  4137e8:	ldr	x9, [sp, #16]
  4137ec:	ldr	w10, [x9, #56]
  4137f0:	mul	w8, w8, w10
  4137f4:	add	w8, w8, #0x1f4
  4137f8:	mov	w10, #0x3e8                 	// #1000
  4137fc:	sdiv	w8, w8, w10
  413800:	stur	w8, [x29, #-36]
  413804:	b	413840 <sqrt@plt+0x11a30>
  413808:	ldur	w8, [x29, #-28]
  41380c:	scvtf	d0, w8
  413810:	ldr	x9, [sp, #16]
  413814:	ldr	w8, [x9, #56]
  413818:	scvtf	d1, w8
  41381c:	fmul	d0, d0, d1
  413820:	mov	x10, #0x400000000000        	// #70368744177664
  413824:	movk	x10, #0x408f, lsl #48
  413828:	fmov	d1, x10
  41382c:	fdiv	d0, d0, d1
  413830:	fmov	d1, #5.000000000000000000e-01
  413834:	fadd	d0, d0, d1
  413838:	fcvtzs	w8, d0
  41383c:	stur	w8, [x29, #-36]
  413840:	ldur	w8, [x29, #-32]
  413844:	ldr	x9, [sp, #16]
  413848:	ldr	w10, [x9, #72]
  41384c:	cmp	w8, w10
  413850:	b.ge	413a98 <sqrt@plt+0x11c88>  // b.tcont
  413854:	ldr	x8, [sp, #16]
  413858:	ldr	x9, [x8, #64]
  41385c:	ldursw	x10, [x29, #-32]
  413860:	ldr	w11, [x9, x10, lsl #2]
  413864:	cmp	w11, #0x0
  413868:	cset	w11, lt  // lt = tstop
  41386c:	tbnz	w11, #0, 413a98 <sqrt@plt+0x11c88>
  413870:	ldr	x8, [sp, #16]
  413874:	ldr	x9, [x8, #64]
  413878:	ldursw	x10, [x29, #-32]
  41387c:	ldr	w11, [x9, x10, lsl #2]
  413880:	stur	w11, [x29, #-40]
  413884:	ldur	w11, [x29, #-36]
  413888:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41388c:	add	x9, x9, #0x5c
  413890:	ldr	w12, [x9]
  413894:	cmp	w11, w12
  413898:	b.eq	4138ac <sqrt@plt+0x11a9c>  // b.none
  41389c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4138a0:	add	x8, x8, #0x80
  4138a4:	ldr	w9, [x8]
  4138a8:	cbz	w9, 4138d0 <sqrt@plt+0x11ac0>
  4138ac:	ldr	x8, [sp, #16]
  4138b0:	ldr	x9, [x8, #80]
  4138b4:	ldursw	x10, [x29, #-40]
  4138b8:	mov	x11, #0x28                  	// #40
  4138bc:	mul	x10, x11, x10
  4138c0:	add	x9, x9, x10
  4138c4:	ldr	w12, [x9, #8]
  4138c8:	stur	w12, [x29, #-4]
  4138cc:	b	413b30 <sqrt@plt+0x11d20>
  4138d0:	ldr	x8, [sp, #16]
  4138d4:	ldr	x9, [x8, #96]
  4138d8:	cbnz	x9, 413930 <sqrt@plt+0x11b20>
  4138dc:	mov	x0, #0x18                  	// #24
  4138e0:	bl	41b590 <_Znwm@@Base>
  4138e4:	ldur	w1, [x29, #-36]
  4138e8:	ldr	x8, [sp, #16]
  4138ec:	ldr	w2, [x8, #92]
  4138f0:	str	x0, [sp, #8]
  4138f4:	mov	x9, xzr
  4138f8:	mov	x3, x9
  4138fc:	adrp	x9, 413000 <sqrt@plt+0x111f0>
  413900:	add	x9, x9, #0x67c
  413904:	blr	x9
  413908:	b	41390c <sqrt@plt+0x11afc>
  41390c:	ldr	x8, [sp, #8]
  413910:	ldr	x9, [sp, #16]
  413914:	str	x8, [x9, #96]
  413918:	b	413a24 <sqrt@plt+0x11c14>
  41391c:	stur	x0, [x29, #-48]
  413920:	stur	w1, [x29, #-52]
  413924:	ldr	x0, [sp, #8]
  413928:	bl	41b668 <_ZdlPv@@Base>
  41392c:	b	413b40 <sqrt@plt+0x11d30>
  413930:	ldr	x8, [sp, #16]
  413934:	ldr	x9, [x8, #96]
  413938:	ldr	w10, [x9, #8]
  41393c:	ldur	w11, [x29, #-36]
  413940:	cmp	w10, w11
  413944:	b.eq	413a24 <sqrt@plt+0x11c14>  // b.none
  413948:	ldr	x8, [sp, #16]
  41394c:	add	x9, x8, #0x60
  413950:	str	x9, [sp, #64]
  413954:	ldr	x8, [sp, #64]
  413958:	ldr	x8, [x8]
  41395c:	cbz	x8, 41398c <sqrt@plt+0x11b7c>
  413960:	ldr	x8, [sp, #64]
  413964:	ldr	x8, [x8]
  413968:	ldr	w9, [x8, #8]
  41396c:	ldur	w10, [x29, #-36]
  413970:	cmp	w9, w10
  413974:	b.ne	41397c <sqrt@plt+0x11b6c>  // b.any
  413978:	b	41398c <sqrt@plt+0x11b7c>
  41397c:	ldr	x8, [sp, #64]
  413980:	ldr	x8, [x8]
  413984:	str	x8, [sp, #64]
  413988:	b	413954 <sqrt@plt+0x11b44>
  41398c:	ldr	x8, [sp, #64]
  413990:	ldr	x8, [x8]
  413994:	cbz	x8, 4139d4 <sqrt@plt+0x11bc4>
  413998:	ldr	x8, [sp, #64]
  41399c:	ldr	x8, [x8]
  4139a0:	str	x8, [sp, #56]
  4139a4:	ldr	x8, [sp, #64]
  4139a8:	ldr	x8, [x8]
  4139ac:	ldr	x8, [x8]
  4139b0:	ldr	x9, [sp, #64]
  4139b4:	str	x8, [x9]
  4139b8:	ldr	x8, [sp, #16]
  4139bc:	ldr	x9, [x8, #96]
  4139c0:	ldr	x10, [sp, #56]
  4139c4:	str	x9, [x10]
  4139c8:	ldr	x9, [sp, #56]
  4139cc:	str	x9, [x8, #96]
  4139d0:	b	413a24 <sqrt@plt+0x11c14>
  4139d4:	mov	x0, #0x18                  	// #24
  4139d8:	bl	41b590 <_Znwm@@Base>
  4139dc:	ldur	w1, [x29, #-36]
  4139e0:	ldr	x8, [sp, #16]
  4139e4:	ldr	w2, [x8, #92]
  4139e8:	ldr	x3, [x8, #96]
  4139ec:	str	x0, [sp]
  4139f0:	adrp	x9, 413000 <sqrt@plt+0x111f0>
  4139f4:	add	x9, x9, #0x67c
  4139f8:	blr	x9
  4139fc:	b	413a00 <sqrt@plt+0x11bf0>
  413a00:	ldr	x8, [sp]
  413a04:	ldr	x9, [sp, #16]
  413a08:	str	x8, [x9, #96]
  413a0c:	b	413a24 <sqrt@plt+0x11c14>
  413a10:	stur	x0, [x29, #-48]
  413a14:	stur	w1, [x29, #-52]
  413a18:	ldr	x0, [sp]
  413a1c:	bl	41b668 <_ZdlPv@@Base>
  413a20:	b	413b40 <sqrt@plt+0x11d30>
  413a24:	ldr	x8, [sp, #16]
  413a28:	ldr	x9, [x8, #96]
  413a2c:	ldr	x9, [x9, #16]
  413a30:	ldursw	x10, [x29, #-40]
  413a34:	mov	x11, #0x4                   	// #4
  413a38:	mul	x10, x11, x10
  413a3c:	add	x9, x9, x10
  413a40:	str	x9, [sp, #48]
  413a44:	ldr	x9, [sp, #48]
  413a48:	ldr	w12, [x9]
  413a4c:	cmp	w12, #0x0
  413a50:	cset	w12, ge  // ge = tcont
  413a54:	tbnz	w12, #0, 413a88 <sqrt@plt+0x11c78>
  413a58:	ldr	x8, [sp, #16]
  413a5c:	ldr	x9, [x8, #80]
  413a60:	ldursw	x10, [x29, #-40]
  413a64:	mov	x11, #0x28                  	// #40
  413a68:	mul	x10, x11, x10
  413a6c:	add	x9, x9, x10
  413a70:	ldr	w1, [x9, #8]
  413a74:	ldur	w2, [x29, #-28]
  413a78:	mov	x0, x8
  413a7c:	bl	4170cc <sqrt@plt+0x152bc>
  413a80:	ldr	x8, [sp, #48]
  413a84:	str	w0, [x8]
  413a88:	ldr	x8, [sp, #48]
  413a8c:	ldr	w9, [x8]
  413a90:	stur	w9, [x29, #-4]
  413a94:	b	413b30 <sqrt@plt+0x11d20>
  413a98:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413a9c:	add	x8, x8, #0x88
  413aa0:	ldr	w9, [x8]
  413aa4:	cbz	w9, 413b2c <sqrt@plt+0x11d1c>
  413aa8:	mov	w8, #0x18                  	// #24
  413aac:	str	w8, [sp, #44]
  413ab0:	ldur	x1, [x29, #-24]
  413ab4:	ldr	x0, [sp, #16]
  413ab8:	bl	413b48 <sqrt@plt+0x11d38>
  413abc:	bl	401c80 <wcwidth@plt>
  413ac0:	str	w0, [sp, #40]
  413ac4:	ldr	w8, [sp, #40]
  413ac8:	cmp	w8, #0x1
  413acc:	b.le	413ae0 <sqrt@plt+0x11cd0>
  413ad0:	ldr	w8, [sp, #40]
  413ad4:	ldr	w9, [sp, #44]
  413ad8:	mul	w8, w9, w8
  413adc:	str	w8, [sp, #44]
  413ae0:	ldur	w8, [x29, #-36]
  413ae4:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413ae8:	add	x9, x9, #0x5c
  413aec:	ldr	w10, [x9]
  413af0:	cmp	w8, w10
  413af4:	b.eq	413b08 <sqrt@plt+0x11cf8>  // b.none
  413af8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413afc:	add	x8, x8, #0x80
  413b00:	ldr	w9, [x8]
  413b04:	cbz	w9, 413b14 <sqrt@plt+0x11d04>
  413b08:	ldr	w8, [sp, #44]
  413b0c:	stur	w8, [x29, #-4]
  413b10:	b	413b30 <sqrt@plt+0x11d20>
  413b14:	ldr	w1, [sp, #44]
  413b18:	ldur	w2, [x29, #-28]
  413b1c:	ldr	x0, [sp, #16]
  413b20:	bl	4170cc <sqrt@plt+0x152bc>
  413b24:	stur	w0, [x29, #-4]
  413b28:	b	413b30 <sqrt@plt+0x11d20>
  413b2c:	bl	401d10 <abort@plt>
  413b30:	ldur	w0, [x29, #-4]
  413b34:	ldp	x29, x30, [sp, #128]
  413b38:	add	sp, sp, #0x90
  413b3c:	ret
  413b40:	ldur	x0, [x29, #-48]
  413b44:	bl	401d70 <_Unwind_Resume@plt>
  413b48:	sub	sp, sp, #0x50
  413b4c:	stp	x29, x30, [sp, #64]
  413b50:	add	x29, sp, #0x40
  413b54:	mov	w8, #0x224                 	// #548
  413b58:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  413b5c:	add	x2, x2, #0x90a
  413b60:	stur	x0, [x29, #-16]
  413b64:	stur	x1, [x29, #-24]
  413b68:	ldur	x9, [x29, #-16]
  413b6c:	ldur	x0, [x29, #-24]
  413b70:	str	w8, [sp, #24]
  413b74:	str	x2, [sp, #16]
  413b78:	str	x9, [sp, #8]
  413b7c:	bl	41709c <sqrt@plt+0x1528c>
  413b80:	stur	w0, [x29, #-28]
  413b84:	ldur	w8, [x29, #-28]
  413b88:	cmp	w8, #0x0
  413b8c:	cset	w8, ge  // ge = tcont
  413b90:	and	w0, w8, #0x1
  413b94:	ldr	w1, [sp, #24]
  413b98:	ldr	x2, [sp, #16]
  413b9c:	bl	408a60 <sqrt@plt+0x6c50>
  413ba0:	ldur	w8, [x29, #-28]
  413ba4:	ldr	x9, [sp, #8]
  413ba8:	ldr	w10, [x9, #72]
  413bac:	cmp	w8, w10
  413bb0:	b.ge	413bfc <sqrt@plt+0x11dec>  // b.tcont
  413bb4:	ldr	x8, [sp, #8]
  413bb8:	ldr	x9, [x8, #64]
  413bbc:	ldursw	x10, [x29, #-28]
  413bc0:	ldr	w11, [x9, x10, lsl #2]
  413bc4:	cmp	w11, #0x0
  413bc8:	cset	w11, lt  // lt = tstop
  413bcc:	tbnz	w11, #0, 413bfc <sqrt@plt+0x11dec>
  413bd0:	ldr	x8, [sp, #8]
  413bd4:	ldr	x9, [x8, #80]
  413bd8:	ldr	x10, [x8, #64]
  413bdc:	ldursw	x11, [x29, #-28]
  413be0:	ldrsw	x10, [x10, x11, lsl #2]
  413be4:	mov	x11, #0x28                  	// #40
  413be8:	mul	x10, x11, x10
  413bec:	add	x9, x9, x10
  413bf0:	ldr	w12, [x9, #4]
  413bf4:	stur	w12, [x29, #-4]
  413bf8:	b	413c60 <sqrt@plt+0x11e50>
  413bfc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413c00:	add	x8, x8, #0x88
  413c04:	ldr	w9, [x8]
  413c08:	cbz	w9, 413c5c <sqrt@plt+0x11e4c>
  413c0c:	ldur	x0, [x29, #-24]
  413c10:	bl	412dc4 <sqrt@plt+0x10fb4>
  413c14:	str	w0, [sp, #32]
  413c18:	ldr	w8, [sp, #32]
  413c1c:	cmp	w8, #0x0
  413c20:	cset	w8, lt  // lt = tstop
  413c24:	tbnz	w8, #0, 413c34 <sqrt@plt+0x11e24>
  413c28:	ldr	w8, [sp, #32]
  413c2c:	stur	w8, [x29, #-4]
  413c30:	b	413c60 <sqrt@plt+0x11e50>
  413c34:	ldur	x0, [x29, #-24]
  413c38:	bl	4170b4 <sqrt@plt+0x152a4>
  413c3c:	str	w0, [sp, #28]
  413c40:	ldr	w8, [sp, #28]
  413c44:	cmp	w8, #0x0
  413c48:	cset	w8, lt  // lt = tstop
  413c4c:	tbnz	w8, #0, 413c5c <sqrt@plt+0x11e4c>
  413c50:	ldr	w8, [sp, #28]
  413c54:	stur	w8, [x29, #-4]
  413c58:	b	413c60 <sqrt@plt+0x11e50>
  413c5c:	bl	401d10 <abort@plt>
  413c60:	ldur	w0, [x29, #-4]
  413c64:	ldp	x29, x30, [sp, #64]
  413c68:	add	sp, sp, #0x50
  413c6c:	ret
  413c70:	sub	sp, sp, #0x50
  413c74:	stp	x29, x30, [sp, #64]
  413c78:	add	x29, sp, #0x40
  413c7c:	mov	w8, #0x19f                 	// #415
  413c80:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  413c84:	add	x9, x9, #0x90a
  413c88:	stur	x0, [x29, #-16]
  413c8c:	stur	x1, [x29, #-24]
  413c90:	stur	w2, [x29, #-28]
  413c94:	ldur	x10, [x29, #-16]
  413c98:	ldur	x0, [x29, #-24]
  413c9c:	str	w8, [sp, #28]
  413ca0:	str	x9, [sp, #16]
  413ca4:	str	x10, [sp, #8]
  413ca8:	bl	41709c <sqrt@plt+0x1528c>
  413cac:	str	w0, [sp, #32]
  413cb0:	ldr	w8, [sp, #32]
  413cb4:	cmp	w8, #0x0
  413cb8:	cset	w8, ge  // ge = tcont
  413cbc:	and	w0, w8, #0x1
  413cc0:	ldr	w1, [sp, #28]
  413cc4:	ldr	x2, [sp, #16]
  413cc8:	bl	408a60 <sqrt@plt+0x6c50>
  413ccc:	ldr	w8, [sp, #32]
  413cd0:	ldr	x9, [sp, #8]
  413cd4:	ldr	w11, [x9, #72]
  413cd8:	cmp	w8, w11
  413cdc:	b.ge	413d34 <sqrt@plt+0x11f24>  // b.tcont
  413ce0:	ldr	x8, [sp, #8]
  413ce4:	ldr	x9, [x8, #64]
  413ce8:	ldrsw	x10, [sp, #32]
  413cec:	ldr	w11, [x9, x10, lsl #2]
  413cf0:	cmp	w11, #0x0
  413cf4:	cset	w11, lt  // lt = tstop
  413cf8:	tbnz	w11, #0, 413d34 <sqrt@plt+0x11f24>
  413cfc:	ldr	x8, [sp, #8]
  413d00:	ldr	x9, [x8, #80]
  413d04:	ldr	x10, [x8, #64]
  413d08:	ldrsw	x11, [sp, #32]
  413d0c:	ldrsw	x10, [x10, x11, lsl #2]
  413d10:	mov	x11, #0x28                  	// #40
  413d14:	mul	x10, x11, x10
  413d18:	add	x9, x9, x10
  413d1c:	ldr	w1, [x9, #16]
  413d20:	ldur	w2, [x29, #-28]
  413d24:	mov	x0, x8
  413d28:	bl	4170cc <sqrt@plt+0x152bc>
  413d2c:	stur	w0, [x29, #-4]
  413d30:	b	413d50 <sqrt@plt+0x11f40>
  413d34:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413d38:	add	x8, x8, #0x88
  413d3c:	ldr	w9, [x8]
  413d40:	cbz	w9, 413d4c <sqrt@plt+0x11f3c>
  413d44:	stur	wzr, [x29, #-4]
  413d48:	b	413d50 <sqrt@plt+0x11f40>
  413d4c:	bl	401d10 <abort@plt>
  413d50:	ldur	w0, [x29, #-4]
  413d54:	ldp	x29, x30, [sp, #64]
  413d58:	add	sp, sp, #0x50
  413d5c:	ret
  413d60:	sub	sp, sp, #0x50
  413d64:	stp	x29, x30, [sp, #64]
  413d68:	add	x29, sp, #0x40
  413d6c:	mov	w8, #0x1ae                 	// #430
  413d70:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  413d74:	add	x9, x9, #0x90a
  413d78:	stur	x0, [x29, #-16]
  413d7c:	stur	x1, [x29, #-24]
  413d80:	stur	w2, [x29, #-28]
  413d84:	ldur	x10, [x29, #-16]
  413d88:	ldur	x0, [x29, #-24]
  413d8c:	str	w8, [sp, #28]
  413d90:	str	x9, [sp, #16]
  413d94:	str	x10, [sp, #8]
  413d98:	bl	41709c <sqrt@plt+0x1528c>
  413d9c:	str	w0, [sp, #32]
  413da0:	ldr	w8, [sp, #32]
  413da4:	cmp	w8, #0x0
  413da8:	cset	w8, ge  // ge = tcont
  413dac:	and	w0, w8, #0x1
  413db0:	ldr	w1, [sp, #28]
  413db4:	ldr	x2, [sp, #16]
  413db8:	bl	408a60 <sqrt@plt+0x6c50>
  413dbc:	ldr	w8, [sp, #32]
  413dc0:	ldr	x9, [sp, #8]
  413dc4:	ldr	w11, [x9, #72]
  413dc8:	cmp	w8, w11
  413dcc:	b.ge	413e24 <sqrt@plt+0x12014>  // b.tcont
  413dd0:	ldr	x8, [sp, #8]
  413dd4:	ldr	x9, [x8, #64]
  413dd8:	ldrsw	x10, [sp, #32]
  413ddc:	ldr	w11, [x9, x10, lsl #2]
  413de0:	cmp	w11, #0x0
  413de4:	cset	w11, lt  // lt = tstop
  413de8:	tbnz	w11, #0, 413e24 <sqrt@plt+0x12014>
  413dec:	ldr	x8, [sp, #8]
  413df0:	ldr	x9, [x8, #80]
  413df4:	ldr	x10, [x8, #64]
  413df8:	ldrsw	x11, [sp, #32]
  413dfc:	ldrsw	x10, [x10, x11, lsl #2]
  413e00:	mov	x11, #0x28                  	// #40
  413e04:	mul	x10, x11, x10
  413e08:	add	x9, x9, x10
  413e0c:	ldr	w1, [x9, #24]
  413e10:	ldur	w2, [x29, #-28]
  413e14:	mov	x0, x8
  413e18:	bl	4170cc <sqrt@plt+0x152bc>
  413e1c:	stur	w0, [x29, #-4]
  413e20:	b	413e40 <sqrt@plt+0x12030>
  413e24:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413e28:	add	x8, x8, #0x88
  413e2c:	ldr	w9, [x8]
  413e30:	cbz	w9, 413e3c <sqrt@plt+0x1202c>
  413e34:	stur	wzr, [x29, #-4]
  413e38:	b	413e40 <sqrt@plt+0x12030>
  413e3c:	bl	401d10 <abort@plt>
  413e40:	ldur	w0, [x29, #-4]
  413e44:	ldp	x29, x30, [sp, #64]
  413e48:	add	sp, sp, #0x50
  413e4c:	ret
  413e50:	sub	sp, sp, #0x50
  413e54:	stp	x29, x30, [sp, #64]
  413e58:	add	x29, sp, #0x40
  413e5c:	mov	w8, #0x1bd                 	// #445
  413e60:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  413e64:	add	x9, x9, #0x90a
  413e68:	stur	x0, [x29, #-16]
  413e6c:	stur	x1, [x29, #-24]
  413e70:	stur	w2, [x29, #-28]
  413e74:	ldur	x10, [x29, #-16]
  413e78:	ldur	x0, [x29, #-24]
  413e7c:	str	w8, [sp, #28]
  413e80:	str	x9, [sp, #16]
  413e84:	str	x10, [sp, #8]
  413e88:	bl	41709c <sqrt@plt+0x1528c>
  413e8c:	str	w0, [sp, #32]
  413e90:	ldr	w8, [sp, #32]
  413e94:	cmp	w8, #0x0
  413e98:	cset	w8, ge  // ge = tcont
  413e9c:	and	w0, w8, #0x1
  413ea0:	ldr	w1, [sp, #28]
  413ea4:	ldr	x2, [sp, #16]
  413ea8:	bl	408a60 <sqrt@plt+0x6c50>
  413eac:	ldr	w8, [sp, #32]
  413eb0:	ldr	x9, [sp, #8]
  413eb4:	ldr	w11, [x9, #72]
  413eb8:	cmp	w8, w11
  413ebc:	b.ge	413f14 <sqrt@plt+0x12104>  // b.tcont
  413ec0:	ldr	x8, [sp, #8]
  413ec4:	ldr	x9, [x8, #64]
  413ec8:	ldrsw	x10, [sp, #32]
  413ecc:	ldr	w11, [x9, x10, lsl #2]
  413ed0:	cmp	w11, #0x0
  413ed4:	cset	w11, lt  // lt = tstop
  413ed8:	tbnz	w11, #0, 413f14 <sqrt@plt+0x12104>
  413edc:	ldr	x8, [sp, #8]
  413ee0:	ldr	x9, [x8, #80]
  413ee4:	ldr	x10, [x8, #64]
  413ee8:	ldrsw	x11, [sp, #32]
  413eec:	ldrsw	x10, [x10, x11, lsl #2]
  413ef0:	mov	x11, #0x28                  	// #40
  413ef4:	mul	x10, x11, x10
  413ef8:	add	x9, x9, x10
  413efc:	ldr	w1, [x9, #20]
  413f00:	ldur	w2, [x29, #-28]
  413f04:	mov	x0, x8
  413f08:	bl	4170cc <sqrt@plt+0x152bc>
  413f0c:	stur	w0, [x29, #-4]
  413f10:	b	413f30 <sqrt@plt+0x12120>
  413f14:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  413f18:	add	x8, x8, #0x88
  413f1c:	ldr	w9, [x8]
  413f20:	cbz	w9, 413f2c <sqrt@plt+0x1211c>
  413f24:	stur	wzr, [x29, #-4]
  413f28:	b	413f30 <sqrt@plt+0x12120>
  413f2c:	bl	401d10 <abort@plt>
  413f30:	ldur	w0, [x29, #-4]
  413f34:	ldp	x29, x30, [sp, #64]
  413f38:	add	sp, sp, #0x50
  413f3c:	ret
  413f40:	sub	sp, sp, #0x50
  413f44:	stp	x29, x30, [sp, #64]
  413f48:	add	x29, sp, #0x40
  413f4c:	mov	w8, #0x1cc                 	// #460
  413f50:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  413f54:	add	x9, x9, #0x90a
  413f58:	stur	x0, [x29, #-16]
  413f5c:	stur	x1, [x29, #-24]
  413f60:	stur	w2, [x29, #-28]
  413f64:	ldur	x10, [x29, #-16]
  413f68:	ldur	x0, [x29, #-24]
  413f6c:	str	w8, [sp, #28]
  413f70:	str	x9, [sp, #16]
  413f74:	str	x10, [sp, #8]
  413f78:	bl	41709c <sqrt@plt+0x1528c>
  413f7c:	str	w0, [sp, #32]
  413f80:	ldr	w8, [sp, #32]
  413f84:	cmp	w8, #0x0
  413f88:	cset	w8, ge  // ge = tcont
  413f8c:	and	w0, w8, #0x1
  413f90:	ldr	w1, [sp, #28]
  413f94:	ldr	x2, [sp, #16]
  413f98:	bl	408a60 <sqrt@plt+0x6c50>
  413f9c:	ldr	w8, [sp, #32]
  413fa0:	ldr	x9, [sp, #8]
  413fa4:	ldr	w11, [x9, #72]
  413fa8:	cmp	w8, w11
  413fac:	b.ge	414004 <sqrt@plt+0x121f4>  // b.tcont
  413fb0:	ldr	x8, [sp, #8]
  413fb4:	ldr	x9, [x8, #64]
  413fb8:	ldrsw	x10, [sp, #32]
  413fbc:	ldr	w11, [x9, x10, lsl #2]
  413fc0:	cmp	w11, #0x0
  413fc4:	cset	w11, lt  // lt = tstop
  413fc8:	tbnz	w11, #0, 414004 <sqrt@plt+0x121f4>
  413fcc:	ldr	x8, [sp, #8]
  413fd0:	ldr	x9, [x8, #80]
  413fd4:	ldr	x10, [x8, #64]
  413fd8:	ldrsw	x11, [sp, #32]
  413fdc:	ldrsw	x10, [x10, x11, lsl #2]
  413fe0:	mov	x11, #0x28                  	// #40
  413fe4:	mul	x10, x11, x10
  413fe8:	add	x9, x9, x10
  413fec:	ldr	w1, [x9, #28]
  413ff0:	ldur	w2, [x29, #-28]
  413ff4:	mov	x0, x8
  413ff8:	bl	4170cc <sqrt@plt+0x152bc>
  413ffc:	stur	w0, [x29, #-4]
  414000:	b	414020 <sqrt@plt+0x12210>
  414004:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  414008:	add	x8, x8, #0x88
  41400c:	ldr	w9, [x8]
  414010:	cbz	w9, 41401c <sqrt@plt+0x1220c>
  414014:	stur	wzr, [x29, #-4]
  414018:	b	414020 <sqrt@plt+0x12210>
  41401c:	bl	401d10 <abort@plt>
  414020:	ldur	w0, [x29, #-4]
  414024:	ldp	x29, x30, [sp, #64]
  414028:	add	sp, sp, #0x50
  41402c:	ret
  414030:	sub	sp, sp, #0x30
  414034:	stp	x29, x30, [sp, #32]
  414038:	add	x29, sp, #0x20
  41403c:	mov	w8, #0x1da                 	// #474
  414040:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  414044:	add	x2, x2, #0x90a
  414048:	stur	x0, [x29, #-8]
  41404c:	stur	w1, [x29, #-12]
  414050:	ldur	x9, [x29, #-8]
  414054:	ldur	w10, [x29, #-12]
  414058:	cmp	w10, #0x0
  41405c:	cset	w10, ge  // ge = tcont
  414060:	and	w0, w10, #0x1
  414064:	mov	w1, w8
  414068:	str	x9, [sp, #8]
  41406c:	bl	408a60 <sqrt@plt+0x6c50>
  414070:	ldur	w8, [x29, #-12]
  414074:	cmp	w8, #0x3e8
  414078:	b.ne	414088 <sqrt@plt+0x12278>  // b.any
  41407c:	ldr	x8, [sp, #8]
  414080:	str	wzr, [x8, #56]
  414084:	b	414094 <sqrt@plt+0x12284>
  414088:	ldur	w8, [x29, #-12]
  41408c:	ldr	x9, [sp, #8]
  414090:	str	w8, [x9, #56]
  414094:	ldp	x29, x30, [sp, #32]
  414098:	add	sp, sp, #0x30
  41409c:	ret
  4140a0:	sub	sp, sp, #0x10
  4140a4:	str	x0, [sp, #8]
  4140a8:	ldr	x8, [sp, #8]
  4140ac:	ldr	w0, [x8, #56]
  4140b0:	add	sp, sp, #0x10
  4140b4:	ret
  4140b8:	sub	sp, sp, #0x20
  4140bc:	stp	x29, x30, [sp, #16]
  4140c0:	add	x29, sp, #0x10
  4140c4:	str	x0, [sp, #8]
  4140c8:	str	w1, [sp, #4]
  4140cc:	ldr	x8, [sp, #8]
  4140d0:	ldr	w1, [x8, #24]
  4140d4:	ldr	w2, [sp, #4]
  4140d8:	mov	x0, x8
  4140dc:	bl	4170cc <sqrt@plt+0x152bc>
  4140e0:	ldp	x29, x30, [sp, #16]
  4140e4:	add	sp, sp, #0x20
  4140e8:	ret
  4140ec:	sub	sp, sp, #0x30
  4140f0:	str	x0, [sp, #40]
  4140f4:	str	x1, [sp, #32]
  4140f8:	str	x2, [sp, #24]
  4140fc:	str	w3, [sp, #20]
  414100:	str	x4, [sp, #8]
  414104:	ldr	x8, [sp, #40]
  414108:	ldr	x9, [sp, #32]
  41410c:	str	x9, [x8]
  414110:	ldr	x9, [sp, #24]
  414114:	str	x9, [x8, #8]
  414118:	ldr	w10, [sp, #20]
  41411c:	str	w10, [x8, #16]
  414120:	ldr	x9, [sp, #8]
  414124:	str	x9, [x8, #24]
  414128:	add	sp, sp, #0x30
  41412c:	ret
  414130:	sub	sp, sp, #0x60
  414134:	stp	x29, x30, [sp, #80]
  414138:	add	x29, sp, #0x50
  41413c:	stur	x0, [x29, #-8]
  414140:	stur	x1, [x29, #-16]
  414144:	stur	x2, [x29, #-24]
  414148:	stur	w3, [x29, #-28]
  41414c:	ldur	x8, [x29, #-8]
  414150:	ldr	x9, [x8, #16]
  414154:	str	x8, [sp, #16]
  414158:	cbnz	x9, 4141ac <sqrt@plt+0x1239c>
  41415c:	mov	x0, #0xfb8                 	// #4024
  414160:	bl	401980 <_Znam@plt>
  414164:	ldr	x8, [sp, #16]
  414168:	str	x0, [x8, #16]
  41416c:	stur	wzr, [x29, #-32]
  414170:	ldur	w8, [x29, #-32]
  414174:	cmp	w8, #0x1f7
  414178:	b.ge	4141ac <sqrt@plt+0x1239c>  // b.tcont
  41417c:	ldr	x8, [sp, #16]
  414180:	ldr	x9, [x8, #16]
  414184:	ldursw	x10, [x29, #-32]
  414188:	mov	x11, #0x8                   	// #8
  41418c:	mul	x10, x11, x10
  414190:	add	x9, x9, x10
  414194:	mov	x10, xzr
  414198:	str	x10, [x9]
  41419c:	ldur	w8, [x29, #-32]
  4141a0:	add	w8, w8, #0x1
  4141a4:	stur	w8, [x29, #-32]
  4141a8:	b	414170 <sqrt@plt+0x12360>
  4141ac:	ldr	x8, [sp, #16]
  4141b0:	ldr	x9, [x8, #16]
  4141b4:	ldur	x0, [x29, #-16]
  4141b8:	ldur	x1, [x29, #-24]
  4141bc:	str	x9, [sp, #8]
  4141c0:	bl	417174 <sqrt@plt+0x15364>
  4141c4:	mov	w1, w0
  4141c8:	sxtw	x8, w1
  4141cc:	mov	x9, #0x8                   	// #8
  4141d0:	mul	x8, x9, x8
  4141d4:	ldr	x9, [sp, #8]
  4141d8:	add	x8, x9, x8
  4141dc:	str	x8, [sp, #40]
  4141e0:	mov	x0, #0x20                  	// #32
  4141e4:	bl	41b590 <_Znwm@@Base>
  4141e8:	ldur	x1, [x29, #-16]
  4141ec:	ldur	x2, [x29, #-24]
  4141f0:	ldur	w3, [x29, #-28]
  4141f4:	ldr	x8, [sp, #40]
  4141f8:	ldr	x4, [x8]
  4141fc:	str	x0, [sp]
  414200:	adrp	x8, 414000 <sqrt@plt+0x121f0>
  414204:	add	x8, x8, #0xec
  414208:	blr	x8
  41420c:	b	414210 <sqrt@plt+0x12400>
  414210:	ldr	x8, [sp, #40]
  414214:	ldr	x9, [sp]
  414218:	str	x9, [x8]
  41421c:	ldp	x29, x30, [sp, #80]
  414220:	add	sp, sp, #0x60
  414224:	ret
  414228:	str	x0, [sp, #32]
  41422c:	str	w1, [sp, #28]
  414230:	ldr	x0, [sp]
  414234:	bl	41b668 <_ZdlPv@@Base>
  414238:	ldr	x0, [sp, #32]
  41423c:	bl	401d70 <_Unwind_Resume@plt>
  414240:	sub	sp, sp, #0x50
  414244:	stp	x29, x30, [sp, #64]
  414248:	add	x29, sp, #0x40
  41424c:	stur	x0, [x29, #-16]
  414250:	stur	x1, [x29, #-24]
  414254:	str	x2, [sp, #32]
  414258:	str	w3, [sp, #28]
  41425c:	ldur	x8, [x29, #-16]
  414260:	ldr	x9, [x8, #16]
  414264:	str	x8, [sp, #8]
  414268:	cbz	x9, 414300 <sqrt@plt+0x124f0>
  41426c:	ldr	x8, [sp, #8]
  414270:	ldr	x9, [x8, #16]
  414274:	ldur	x0, [x29, #-24]
  414278:	ldr	x1, [sp, #32]
  41427c:	str	x9, [sp]
  414280:	bl	417174 <sqrt@plt+0x15364>
  414284:	mov	w1, w0
  414288:	sxtw	x8, w1
  41428c:	mov	x9, #0x8                   	// #8
  414290:	mul	x8, x9, x8
  414294:	ldr	x9, [sp]
  414298:	add	x8, x9, x8
  41429c:	ldr	x8, [x8]
  4142a0:	str	x8, [sp, #16]
  4142a4:	ldr	x8, [sp, #16]
  4142a8:	cbz	x8, 414300 <sqrt@plt+0x124f0>
  4142ac:	ldur	x8, [x29, #-24]
  4142b0:	ldr	x9, [sp, #16]
  4142b4:	ldr	x9, [x9]
  4142b8:	cmp	x8, x9
  4142bc:	b.ne	4142f0 <sqrt@plt+0x124e0>  // b.any
  4142c0:	ldr	x8, [sp, #32]
  4142c4:	ldr	x9, [sp, #16]
  4142c8:	ldr	x9, [x9, #8]
  4142cc:	cmp	x8, x9
  4142d0:	b.ne	4142f0 <sqrt@plt+0x124e0>  // b.any
  4142d4:	ldr	x8, [sp, #16]
  4142d8:	ldr	w1, [x8, #16]
  4142dc:	ldr	w2, [sp, #28]
  4142e0:	ldr	x0, [sp, #8]
  4142e4:	bl	4170cc <sqrt@plt+0x152bc>
  4142e8:	stur	w0, [x29, #-4]
  4142ec:	b	414304 <sqrt@plt+0x124f4>
  4142f0:	ldr	x8, [sp, #16]
  4142f4:	ldr	x8, [x8, #24]
  4142f8:	str	x8, [sp, #16]
  4142fc:	b	4142a4 <sqrt@plt+0x12494>
  414300:	stur	wzr, [x29, #-4]
  414304:	ldur	w0, [x29, #-4]
  414308:	ldp	x29, x30, [sp, #64]
  41430c:	add	sp, sp, #0x50
  414310:	ret
  414314:	sub	sp, sp, #0x10
  414318:	str	x0, [sp, #8]
  41431c:	str	w1, [sp, #4]
  414320:	ldr	x8, [sp, #8]
  414324:	ldr	w9, [sp, #4]
  414328:	ldr	w10, [x8, #8]
  41432c:	and	w0, w9, w10
  414330:	add	sp, sp, #0x10
  414334:	ret
  414338:	sub	sp, sp, #0x40
  41433c:	stp	x29, x30, [sp, #48]
  414340:	add	x29, sp, #0x30
  414344:	mov	w8, #0x215                 	// #533
  414348:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  41434c:	add	x2, x2, #0x90a
  414350:	stur	x0, [x29, #-16]
  414354:	str	x1, [sp, #24]
  414358:	ldur	x9, [x29, #-16]
  41435c:	ldr	x0, [sp, #24]
  414360:	str	w8, [sp, #16]
  414364:	str	x2, [sp, #8]
  414368:	str	x9, [sp]
  41436c:	bl	41709c <sqrt@plt+0x1528c>
  414370:	str	w0, [sp, #20]
  414374:	ldr	w8, [sp, #20]
  414378:	cmp	w8, #0x0
  41437c:	cset	w8, ge  // ge = tcont
  414380:	and	w0, w8, #0x1
  414384:	ldr	w1, [sp, #16]
  414388:	ldr	x2, [sp, #8]
  41438c:	bl	408a60 <sqrt@plt+0x6c50>
  414390:	ldr	w8, [sp, #20]
  414394:	ldr	x9, [sp]
  414398:	ldr	w10, [x9, #72]
  41439c:	cmp	w8, w10
  4143a0:	b.ge	4143e8 <sqrt@plt+0x125d8>  // b.tcont
  4143a4:	ldr	x8, [sp]
  4143a8:	ldr	x9, [x8, #64]
  4143ac:	ldrsw	x10, [sp, #20]
  4143b0:	ldr	w11, [x9, x10, lsl #2]
  4143b4:	cmp	w11, #0x0
  4143b8:	cset	w11, lt  // lt = tstop
  4143bc:	tbnz	w11, #0, 4143e8 <sqrt@plt+0x125d8>
  4143c0:	ldr	x8, [sp]
  4143c4:	ldr	x9, [x8, #80]
  4143c8:	ldr	x10, [x8, #64]
  4143cc:	ldrsw	x11, [sp, #20]
  4143d0:	ldrsw	x10, [x10, x11, lsl #2]
  4143d4:	mov	x11, #0x28                  	// #40
  4143d8:	mul	x10, x11, x10
  4143dc:	ldrb	w12, [x9, x10]
  4143e0:	stur	w12, [x29, #-4]
  4143e4:	b	414404 <sqrt@plt+0x125f4>
  4143e8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4143ec:	add	x8, x8, #0x88
  4143f0:	ldr	w9, [x8]
  4143f4:	cbz	w9, 414400 <sqrt@plt+0x125f0>
  4143f8:	stur	wzr, [x29, #-4]
  4143fc:	b	414404 <sqrt@plt+0x125f4>
  414400:	bl	401d10 <abort@plt>
  414404:	ldur	w0, [x29, #-4]
  414408:	ldp	x29, x30, [sp, #48]
  41440c:	add	sp, sp, #0x40
  414410:	ret
  414414:	sub	sp, sp, #0x10
  414418:	str	x0, [sp, #8]
  41441c:	ldr	x8, [sp, #8]
  414420:	ldr	x0, [x8, #32]
  414424:	add	sp, sp, #0x10
  414428:	ret
  41442c:	sub	sp, sp, #0x10
  414430:	str	x0, [sp, #8]
  414434:	ldr	x8, [sp, #8]
  414438:	ldr	x0, [x8, #40]
  41443c:	add	sp, sp, #0x10
  414440:	ret
  414444:	sub	sp, sp, #0x40
  414448:	stp	x29, x30, [sp, #48]
  41444c:	add	x29, sp, #0x30
  414450:	mov	w8, #0x245                 	// #581
  414454:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  414458:	add	x2, x2, #0x90a
  41445c:	stur	x0, [x29, #-16]
  414460:	str	x1, [sp, #24]
  414464:	ldur	x9, [x29, #-16]
  414468:	ldr	x0, [sp, #24]
  41446c:	str	w8, [sp, #16]
  414470:	str	x2, [sp, #8]
  414474:	str	x9, [sp]
  414478:	bl	41709c <sqrt@plt+0x1528c>
  41447c:	str	w0, [sp, #20]
  414480:	ldr	w8, [sp, #20]
  414484:	cmp	w8, #0x0
  414488:	cset	w8, ge  // ge = tcont
  41448c:	and	w0, w8, #0x1
  414490:	ldr	w1, [sp, #16]
  414494:	ldr	x2, [sp, #8]
  414498:	bl	408a60 <sqrt@plt+0x6c50>
  41449c:	ldr	w8, [sp, #20]
  4144a0:	ldr	x9, [sp]
  4144a4:	ldr	w10, [x9, #72]
  4144a8:	cmp	w8, w10
  4144ac:	b.ge	4144f8 <sqrt@plt+0x126e8>  // b.tcont
  4144b0:	ldr	x8, [sp]
  4144b4:	ldr	x9, [x8, #64]
  4144b8:	ldrsw	x10, [sp, #20]
  4144bc:	ldr	w11, [x9, x10, lsl #2]
  4144c0:	cmp	w11, #0x0
  4144c4:	cset	w11, lt  // lt = tstop
  4144c8:	tbnz	w11, #0, 4144f8 <sqrt@plt+0x126e8>
  4144cc:	ldr	x8, [sp]
  4144d0:	ldr	x9, [x8, #80]
  4144d4:	ldr	x10, [x8, #64]
  4144d8:	ldrsw	x11, [sp, #20]
  4144dc:	ldrsw	x10, [x10, x11, lsl #2]
  4144e0:	mov	x11, #0x28                  	// #40
  4144e4:	mul	x10, x11, x10
  4144e8:	add	x9, x9, x10
  4144ec:	ldr	x9, [x9, #32]
  4144f0:	stur	x9, [x29, #-8]
  4144f4:	b	414518 <sqrt@plt+0x12708>
  4144f8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4144fc:	add	x8, x8, #0x88
  414500:	ldr	w9, [x8]
  414504:	cbz	w9, 414514 <sqrt@plt+0x12704>
  414508:	mov	x8, xzr
  41450c:	stur	x8, [x29, #-8]
  414510:	b	414518 <sqrt@plt+0x12708>
  414514:	bl	401d10 <abort@plt>
  414518:	ldur	x0, [x29, #-8]
  41451c:	ldp	x29, x30, [sp, #48]
  414520:	add	sp, sp, #0x40
  414524:	ret
  414528:	sub	sp, sp, #0x10
  41452c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  414530:	add	x8, x8, #0x90
  414534:	str	x0, [sp, #8]
  414538:	ldr	x0, [x8]
  41453c:	add	sp, sp, #0x10
  414540:	ret
  414544:	sub	sp, sp, #0x50
  414548:	stp	x29, x30, [sp, #64]
  41454c:	add	x29, sp, #0x40
  414550:	stur	x0, [x29, #-8]
  414554:	stur	w1, [x29, #-12]
  414558:	ldur	x8, [x29, #-8]
  41455c:	ldr	w9, [x8, #72]
  414560:	str	x8, [sp, #16]
  414564:	cbnz	w9, 414600 <sqrt@plt+0x127f0>
  414568:	mov	w8, #0x80                  	// #128
  41456c:	ldr	x9, [sp, #16]
  414570:	str	w8, [x9, #72]
  414574:	ldur	w8, [x29, #-12]
  414578:	ldr	w10, [x9, #72]
  41457c:	cmp	w8, w10
  414580:	b.lt	414594 <sqrt@plt+0x12784>  // b.tstop
  414584:	ldur	w8, [x29, #-12]
  414588:	add	w8, w8, #0xa
  41458c:	ldr	x9, [sp, #16]
  414590:	str	w8, [x9, #72]
  414594:	ldr	x8, [sp, #16]
  414598:	ldrsw	x9, [x8, #72]
  41459c:	mov	x10, #0x4                   	// #4
  4145a0:	mul	x11, x9, x10
  4145a4:	umulh	x9, x9, x10
  4145a8:	mov	x10, #0xffffffffffffffff    	// #-1
  4145ac:	cmp	x9, #0x0
  4145b0:	csel	x0, x10, x11, ne  // ne = any
  4145b4:	bl	401980 <_Znam@plt>
  4145b8:	ldr	x8, [sp, #16]
  4145bc:	str	x0, [x8, #64]
  4145c0:	stur	wzr, [x29, #-16]
  4145c4:	ldur	w8, [x29, #-16]
  4145c8:	ldr	x9, [sp, #16]
  4145cc:	ldr	w10, [x9, #72]
  4145d0:	cmp	w8, w10
  4145d4:	b.ge	4145fc <sqrt@plt+0x127ec>  // b.tcont
  4145d8:	ldr	x8, [sp, #16]
  4145dc:	ldr	x9, [x8, #64]
  4145e0:	ldursw	x10, [x29, #-16]
  4145e4:	mov	w11, #0xffffffff            	// #-1
  4145e8:	str	w11, [x9, x10, lsl #2]
  4145ec:	ldur	w8, [x29, #-16]
  4145f0:	add	w8, w8, #0x1
  4145f4:	stur	w8, [x29, #-16]
  4145f8:	b	4145c4 <sqrt@plt+0x127b4>
  4145fc:	b	4146e0 <sqrt@plt+0x128d0>
  414600:	ldr	x8, [sp, #16]
  414604:	ldr	w9, [x8, #72]
  414608:	stur	w9, [x29, #-20]
  41460c:	ldr	w9, [x8, #72]
  414610:	mov	w10, #0x2                   	// #2
  414614:	mul	w9, w9, w10
  414618:	str	w9, [x8, #72]
  41461c:	ldur	w9, [x29, #-12]
  414620:	ldr	w10, [x8, #72]
  414624:	cmp	w9, w10
  414628:	b.lt	41463c <sqrt@plt+0x1282c>  // b.tstop
  41462c:	ldur	w8, [x29, #-12]
  414630:	add	w8, w8, #0xa
  414634:	ldr	x9, [sp, #16]
  414638:	str	w8, [x9, #72]
  41463c:	ldr	x8, [sp, #16]
  414640:	ldr	x9, [x8, #64]
  414644:	str	x9, [sp, #32]
  414648:	ldrsw	x9, [x8, #72]
  41464c:	mov	x10, #0x4                   	// #4
  414650:	mul	x11, x9, x10
  414654:	umulh	x9, x9, x10
  414658:	mov	x12, #0xffffffffffffffff    	// #-1
  41465c:	cmp	x9, #0x0
  414660:	csel	x0, x12, x11, ne  // ne = any
  414664:	str	x10, [sp, #8]
  414668:	bl	401980 <_Znam@plt>
  41466c:	ldr	x8, [sp, #16]
  414670:	str	x0, [x8, #64]
  414674:	ldr	x0, [x8, #64]
  414678:	ldr	x1, [sp, #32]
  41467c:	ldursw	x9, [x29, #-20]
  414680:	ldr	x10, [sp, #8]
  414684:	mul	x2, x10, x9
  414688:	bl	4019a0 <memcpy@plt>
  41468c:	ldur	w13, [x29, #-20]
  414690:	str	w13, [sp, #28]
  414694:	ldr	w8, [sp, #28]
  414698:	ldr	x9, [sp, #16]
  41469c:	ldr	w10, [x9, #72]
  4146a0:	cmp	w8, w10
  4146a4:	b.ge	4146cc <sqrt@plt+0x128bc>  // b.tcont
  4146a8:	ldr	x8, [sp, #16]
  4146ac:	ldr	x9, [x8, #64]
  4146b0:	ldrsw	x10, [sp, #28]
  4146b4:	mov	w11, #0xffffffff            	// #-1
  4146b8:	str	w11, [x9, x10, lsl #2]
  4146bc:	ldr	w8, [sp, #28]
  4146c0:	add	w8, w8, #0x1
  4146c4:	str	w8, [sp, #28]
  4146c8:	b	414694 <sqrt@plt+0x12884>
  4146cc:	ldr	x8, [sp, #32]
  4146d0:	str	x8, [sp]
  4146d4:	cbz	x8, 4146e0 <sqrt@plt+0x128d0>
  4146d8:	ldr	x0, [sp]
  4146dc:	bl	401c60 <_ZdaPv@plt>
  4146e0:	ldp	x29, x30, [sp, #64]
  4146e4:	add	sp, sp, #0x50
  4146e8:	ret
  4146ec:	sub	sp, sp, #0x40
  4146f0:	stp	x29, x30, [sp, #48]
  4146f4:	add	x29, sp, #0x30
  4146f8:	stur	x0, [x29, #-8]
  4146fc:	ldur	x8, [x29, #-8]
  414700:	ldr	x9, [x8, #80]
  414704:	str	x8, [sp, #16]
  414708:	cbnz	x9, 41472c <sqrt@plt+0x1291c>
  41470c:	mov	w8, #0x10                  	// #16
  414710:	ldr	x9, [sp, #16]
  414714:	str	w8, [x9, #92]
  414718:	mov	x0, #0x280                 	// #640
  41471c:	bl	401980 <_Znam@plt>
  414720:	ldr	x9, [sp, #16]
  414724:	str	x0, [x9, #80]
  414728:	b	4147a8 <sqrt@plt+0x12998>
  41472c:	ldr	x8, [sp, #16]
  414730:	ldr	w9, [x8, #92]
  414734:	stur	w9, [x29, #-12]
  414738:	ldr	w9, [x8, #92]
  41473c:	mov	w10, #0x2                   	// #2
  414740:	mul	w9, w9, w10
  414744:	str	w9, [x8, #92]
  414748:	ldr	x11, [x8, #80]
  41474c:	str	x11, [sp, #24]
  414750:	ldrsw	x11, [x8, #92]
  414754:	mov	x12, #0x28                  	// #40
  414758:	mul	x13, x11, x12
  41475c:	umulh	x11, x11, x12
  414760:	mov	x14, #0xffffffffffffffff    	// #-1
  414764:	cmp	x11, #0x0
  414768:	csel	x0, x14, x13, ne  // ne = any
  41476c:	str	x12, [sp, #8]
  414770:	bl	401980 <_Znam@plt>
  414774:	ldr	x8, [sp, #16]
  414778:	str	x0, [x8, #80]
  41477c:	ldr	x0, [x8, #80]
  414780:	ldr	x1, [sp, #24]
  414784:	ldursw	x11, [x29, #-12]
  414788:	ldr	x12, [sp, #8]
  41478c:	mul	x2, x11, x12
  414790:	bl	4019a0 <memcpy@plt>
  414794:	ldr	x8, [sp, #24]
  414798:	str	x8, [sp]
  41479c:	cbz	x8, 4147a8 <sqrt@plt+0x12998>
  4147a0:	ldr	x0, [sp]
  4147a4:	bl	401c60 <_ZdaPv@plt>
  4147a8:	ldp	x29, x30, [sp, #48]
  4147ac:	add	sp, sp, #0x40
  4147b0:	ret
  4147b4:	sub	sp, sp, #0x60
  4147b8:	stp	x29, x30, [sp, #80]
  4147bc:	add	x29, sp, #0x50
  4147c0:	stur	x0, [x29, #-8]
  4147c4:	ldur	x8, [x29, #-8]
  4147c8:	ldr	w9, [x8, #72]
  4147cc:	subs	w9, w9, #0x1
  4147d0:	stur	w9, [x29, #-12]
  4147d4:	str	x8, [sp, #40]
  4147d8:	ldur	w8, [x29, #-12]
  4147dc:	cmp	w8, #0x0
  4147e0:	cset	w8, lt  // lt = tstop
  4147e4:	tbnz	w8, #0, 414818 <sqrt@plt+0x12a08>
  4147e8:	ldr	x8, [sp, #40]
  4147ec:	ldr	x9, [x8, #64]
  4147f0:	ldursw	x10, [x29, #-12]
  4147f4:	ldr	w11, [x9, x10, lsl #2]
  4147f8:	cmp	w11, #0x0
  4147fc:	cset	w11, lt  // lt = tstop
  414800:	tbnz	w11, #0, 414808 <sqrt@plt+0x129f8>
  414804:	b	414818 <sqrt@plt+0x12a08>
  414808:	ldur	w8, [x29, #-12]
  41480c:	subs	w8, w8, #0x1
  414810:	stur	w8, [x29, #-12]
  414814:	b	4147d8 <sqrt@plt+0x129c8>
  414818:	ldur	w8, [x29, #-12]
  41481c:	add	w8, w8, #0x1
  414820:	stur	w8, [x29, #-12]
  414824:	ldur	w8, [x29, #-12]
  414828:	ldr	x9, [sp, #40]
  41482c:	ldr	w10, [x9, #72]
  414830:	cmp	w8, w10
  414834:	b.ge	4148a8 <sqrt@plt+0x12a98>  // b.tcont
  414838:	ldr	x8, [sp, #40]
  41483c:	ldr	x9, [x8, #64]
  414840:	stur	x9, [x29, #-24]
  414844:	ldursw	x9, [x29, #-12]
  414848:	mov	x10, #0x4                   	// #4
  41484c:	mul	x11, x9, x10
  414850:	umulh	x9, x9, x10
  414854:	mov	x12, #0xffffffffffffffff    	// #-1
  414858:	cmp	x9, #0x0
  41485c:	csel	x0, x12, x11, ne  // ne = any
  414860:	str	x10, [sp, #32]
  414864:	bl	401980 <_Znam@plt>
  414868:	ldr	x8, [sp, #40]
  41486c:	str	x0, [x8, #64]
  414870:	ldr	x0, [x8, #64]
  414874:	ldur	x1, [x29, #-24]
  414878:	ldursw	x9, [x29, #-12]
  41487c:	ldr	x10, [sp, #32]
  414880:	mul	x2, x9, x10
  414884:	bl	4019a0 <memcpy@plt>
  414888:	ldur	x8, [x29, #-24]
  41488c:	str	x8, [sp, #24]
  414890:	cbz	x8, 41489c <sqrt@plt+0x12a8c>
  414894:	ldr	x0, [sp, #24]
  414898:	bl	401c60 <_ZdaPv@plt>
  41489c:	ldur	w8, [x29, #-12]
  4148a0:	ldr	x9, [sp, #40]
  4148a4:	str	w8, [x9, #72]
  4148a8:	ldr	x8, [sp, #40]
  4148ac:	ldr	w9, [x8, #88]
  4148b0:	ldr	w10, [x8, #92]
  4148b4:	cmp	w9, w10
  4148b8:	b.ge	41492c <sqrt@plt+0x12b1c>  // b.tcont
  4148bc:	ldr	x8, [sp, #40]
  4148c0:	ldr	x9, [x8, #80]
  4148c4:	stur	x9, [x29, #-32]
  4148c8:	ldrsw	x9, [x8, #88]
  4148cc:	mov	x10, #0x28                  	// #40
  4148d0:	mul	x11, x9, x10
  4148d4:	umulh	x9, x9, x10
  4148d8:	mov	x12, #0xffffffffffffffff    	// #-1
  4148dc:	cmp	x9, #0x0
  4148e0:	csel	x0, x12, x11, ne  // ne = any
  4148e4:	str	x10, [sp, #16]
  4148e8:	bl	401980 <_Znam@plt>
  4148ec:	ldr	x8, [sp, #40]
  4148f0:	str	x0, [x8, #80]
  4148f4:	ldr	x0, [x8, #80]
  4148f8:	ldur	x1, [x29, #-32]
  4148fc:	ldrsw	x9, [x8, #88]
  414900:	ldr	x10, [sp, #16]
  414904:	mul	x2, x9, x10
  414908:	bl	4019a0 <memcpy@plt>
  41490c:	ldur	x8, [x29, #-32]
  414910:	str	x8, [sp, #8]
  414914:	cbz	x8, 414920 <sqrt@plt+0x12b10>
  414918:	ldr	x0, [sp, #8]
  41491c:	bl	401c60 <_ZdaPv@plt>
  414920:	ldr	x8, [sp, #40]
  414924:	ldr	w9, [x8, #88]
  414928:	str	w9, [x8, #92]
  41492c:	ldp	x29, x30, [sp, #80]
  414930:	add	sp, sp, #0x60
  414934:	ret
  414938:	sub	sp, sp, #0x40
  41493c:	stp	x29, x30, [sp, #48]
  414940:	add	x29, sp, #0x30
  414944:	mov	w8, #0x296                 	// #662
  414948:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  41494c:	add	x9, x9, #0x90a
  414950:	stur	x0, [x29, #-8]
  414954:	stur	x1, [x29, #-16]
  414958:	str	x2, [sp, #24]
  41495c:	ldur	x10, [x29, #-8]
  414960:	ldur	x0, [x29, #-16]
  414964:	str	w8, [sp, #16]
  414968:	str	x9, [sp, #8]
  41496c:	str	x10, [sp]
  414970:	bl	41709c <sqrt@plt+0x1528c>
  414974:	str	w0, [sp, #20]
  414978:	ldr	w8, [sp, #20]
  41497c:	cmp	w8, #0x0
  414980:	cset	w8, ge  // ge = tcont
  414984:	and	w0, w8, #0x1
  414988:	ldr	w1, [sp, #16]
  41498c:	ldr	x2, [sp, #8]
  414990:	bl	408a60 <sqrt@plt+0x6c50>
  414994:	ldr	w8, [sp, #20]
  414998:	ldr	x9, [sp]
  41499c:	ldr	w11, [x9, #72]
  4149a0:	cmp	w8, w11
  4149a4:	b.lt	4149b4 <sqrt@plt+0x12ba4>  // b.tstop
  4149a8:	ldr	w1, [sp, #20]
  4149ac:	ldr	x0, [sp]
  4149b0:	bl	414544 <sqrt@plt+0x12734>
  4149b4:	ldr	w8, [sp, #20]
  4149b8:	ldr	x9, [sp]
  4149bc:	ldr	w10, [x9, #72]
  4149c0:	cmp	w8, w10
  4149c4:	cset	w8, lt  // lt = tstop
  4149c8:	and	w0, w8, #0x1
  4149cc:	mov	w1, #0x299                 	// #665
  4149d0:	ldr	x2, [sp, #8]
  4149d4:	bl	408a60 <sqrt@plt+0x6c50>
  4149d8:	ldr	x9, [sp]
  4149dc:	ldr	w8, [x9, #88]
  4149e0:	add	w8, w8, #0x1
  4149e4:	ldr	w10, [x9, #92]
  4149e8:	cmp	w8, w10
  4149ec:	b.lt	4149f8 <sqrt@plt+0x12be8>  // b.tstop
  4149f0:	ldr	x0, [sp]
  4149f4:	bl	4146ec <sqrt@plt+0x128dc>
  4149f8:	ldr	x8, [sp]
  4149fc:	ldr	w9, [x8, #88]
  414a00:	add	w9, w9, #0x1
  414a04:	ldr	w10, [x8, #92]
  414a08:	cmp	w9, w10
  414a0c:	cset	w9, lt  // lt = tstop
  414a10:	and	w0, w9, #0x1
  414a14:	mov	w1, #0x29c                 	// #668
  414a18:	ldr	x2, [sp, #8]
  414a1c:	bl	408a60 <sqrt@plt+0x6c50>
  414a20:	ldr	x8, [sp]
  414a24:	ldr	w9, [x8, #88]
  414a28:	ldr	x11, [x8, #64]
  414a2c:	ldrsw	x12, [sp, #20]
  414a30:	str	w9, [x11, x12, lsl #2]
  414a34:	ldr	x1, [sp, #24]
  414a38:	ldr	x11, [x8, #80]
  414a3c:	ldrsw	x12, [x8, #88]
  414a40:	mov	w9, w12
  414a44:	add	w9, w9, #0x1
  414a48:	str	w9, [x8, #88]
  414a4c:	mov	x13, #0x28                  	// #40
  414a50:	mul	x12, x13, x12
  414a54:	add	x0, x11, x12
  414a58:	mov	x2, #0x28                  	// #40
  414a5c:	bl	4019a0 <memcpy@plt>
  414a60:	ldp	x29, x30, [sp, #48]
  414a64:	add	sp, sp, #0x40
  414a68:	ret
  414a6c:	sub	sp, sp, #0x40
  414a70:	stp	x29, x30, [sp, #48]
  414a74:	add	x29, sp, #0x30
  414a78:	stur	x0, [x29, #-8]
  414a7c:	stur	x1, [x29, #-16]
  414a80:	str	x2, [sp, #24]
  414a84:	ldur	x8, [x29, #-8]
  414a88:	ldur	x0, [x29, #-16]
  414a8c:	str	x8, [sp, #8]
  414a90:	bl	41709c <sqrt@plt+0x1528c>
  414a94:	str	w0, [sp, #20]
  414a98:	ldr	x0, [sp, #24]
  414a9c:	bl	41709c <sqrt@plt+0x1528c>
  414aa0:	str	w0, [sp, #16]
  414aa4:	ldr	w9, [sp, #20]
  414aa8:	cmp	w9, #0x0
  414aac:	cset	w9, lt  // lt = tstop
  414ab0:	mov	w10, #0x0                   	// #0
  414ab4:	str	w10, [sp, #4]
  414ab8:	tbnz	w9, #0, 414aec <sqrt@plt+0x12cdc>
  414abc:	ldr	w8, [sp, #16]
  414ac0:	cmp	w8, #0x0
  414ac4:	cset	w8, lt  // lt = tstop
  414ac8:	mov	w9, #0x0                   	// #0
  414acc:	str	w9, [sp, #4]
  414ad0:	tbnz	w8, #0, 414aec <sqrt@plt+0x12cdc>
  414ad4:	ldr	w8, [sp, #16]
  414ad8:	ldr	x9, [sp, #8]
  414adc:	ldr	w10, [x9, #72]
  414ae0:	cmp	w8, w10
  414ae4:	cset	w8, lt  // lt = tstop
  414ae8:	str	w8, [sp, #4]
  414aec:	ldr	w8, [sp, #4]
  414af0:	and	w0, w8, #0x1
  414af4:	mov	w1, #0x2a5                 	// #677
  414af8:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  414afc:	add	x2, x2, #0x90a
  414b00:	bl	408a60 <sqrt@plt+0x6c50>
  414b04:	ldr	w8, [sp, #20]
  414b08:	ldr	x9, [sp, #8]
  414b0c:	ldr	w10, [x9, #72]
  414b10:	cmp	w8, w10
  414b14:	b.lt	414b24 <sqrt@plt+0x12d14>  // b.tstop
  414b18:	ldr	w1, [sp, #20]
  414b1c:	ldr	x0, [sp, #8]
  414b20:	bl	414544 <sqrt@plt+0x12734>
  414b24:	ldr	x8, [sp, #8]
  414b28:	ldr	x9, [x8, #64]
  414b2c:	ldrsw	x10, [sp, #16]
  414b30:	ldr	w11, [x9, x10, lsl #2]
  414b34:	ldr	x9, [x8, #64]
  414b38:	ldrsw	x10, [sp, #20]
  414b3c:	str	w11, [x9, x10, lsl #2]
  414b40:	ldp	x29, x30, [sp, #48]
  414b44:	add	sp, sp, #0x40
  414b48:	ret
  414b4c:	sub	sp, sp, #0x60
  414b50:	stp	x29, x30, [sp, #80]
  414b54:	add	x29, sp, #0x50
  414b58:	mov	x8, #0x68                  	// #104
  414b5c:	adrp	x9, 412000 <sqrt@plt+0x101f0>
  414b60:	add	x9, x9, #0xff4
  414b64:	stur	x0, [x29, #-16]
  414b68:	stur	x1, [x29, #-24]
  414b6c:	stur	w2, [x29, #-28]
  414b70:	mov	x0, x8
  414b74:	str	x9, [sp, #16]
  414b78:	bl	41b590 <_Znwm@@Base>
  414b7c:	ldur	x1, [x29, #-16]
  414b80:	str	x0, [sp, #8]
  414b84:	ldr	x8, [sp, #16]
  414b88:	blr	x8
  414b8c:	b	414b90 <sqrt@plt+0x12d80>
  414b90:	ldr	x8, [sp, #8]
  414b94:	str	x8, [sp, #40]
  414b98:	ldr	x0, [sp, #40]
  414b9c:	ldur	x1, [x29, #-24]
  414ba0:	ldur	w2, [x29, #-28]
  414ba4:	bl	414c0c <sqrt@plt+0x12dfc>
  414ba8:	cbnz	w0, 414bec <sqrt@plt+0x12ddc>
  414bac:	ldr	x8, [sp, #40]
  414bb0:	str	x8, [sp]
  414bb4:	cbz	x8, 414bcc <sqrt@plt+0x12dbc>
  414bb8:	ldr	x8, [sp]
  414bbc:	ldr	x9, [x8]
  414bc0:	ldr	x9, [x9, #8]
  414bc4:	mov	x0, x8
  414bc8:	blr	x9
  414bcc:	mov	x8, xzr
  414bd0:	stur	x8, [x29, #-8]
  414bd4:	b	414bf4 <sqrt@plt+0x12de4>
  414bd8:	str	x0, [sp, #32]
  414bdc:	str	w1, [sp, #28]
  414be0:	ldr	x0, [sp, #8]
  414be4:	bl	41b668 <_ZdlPv@@Base>
  414be8:	b	414c04 <sqrt@plt+0x12df4>
  414bec:	ldr	x8, [sp, #40]
  414bf0:	stur	x8, [x29, #-8]
  414bf4:	ldur	x0, [x29, #-8]
  414bf8:	ldp	x29, x30, [sp, #80]
  414bfc:	add	sp, sp, #0x60
  414c00:	ret
  414c04:	ldr	x0, [sp, #32]
  414c08:	bl	401d70 <_Unwind_Resume@plt>
  414c0c:	stp	x29, x30, [sp, #-32]!
  414c10:	str	x28, [sp, #16]
  414c14:	mov	x29, sp
  414c18:	sub	sp, sp, #0x290
  414c1c:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  414c20:	add	x8, x8, #0x944
  414c24:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x296c>
  414c28:	add	x9, x9, #0xac4
  414c2c:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  414c30:	add	x10, x10, #0x30
  414c34:	adrp	x11, 420000 <_ZdlPvm@@Base+0x496c>
  414c38:	add	x11, x11, #0xaf4
  414c3c:	adrp	x12, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  414c40:	add	x12, x12, #0x88
  414c44:	stur	x0, [x29, #-16]
  414c48:	stur	x1, [x29, #-24]
  414c4c:	stur	w2, [x29, #-28]
  414c50:	ldur	x13, [x29, #-16]
  414c54:	ldr	x0, [x13, #32]
  414c58:	mov	x1, x8
  414c5c:	str	x9, [sp, #160]
  414c60:	str	x10, [sp, #152]
  414c64:	str	x11, [sp, #144]
  414c68:	str	x12, [sp, #136]
  414c6c:	str	x13, [sp, #128]
  414c70:	bl	401ca0 <strcmp@plt>
  414c74:	cbnz	w0, 414cb0 <sqrt@plt+0x12ea0>
  414c78:	ldur	x8, [x29, #-24]
  414c7c:	cbz	x8, 414c90 <sqrt@plt+0x12e80>
  414c80:	ldur	x8, [x29, #-24]
  414c84:	mov	w9, #0x1                   	// #1
  414c88:	str	w9, [x8]
  414c8c:	b	414ca8 <sqrt@plt+0x12e98>
  414c90:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  414c94:	add	x0, x0, #0x949
  414c98:	ldr	x1, [sp, #152]
  414c9c:	ldr	x2, [sp, #152]
  414ca0:	ldr	x3, [sp, #152]
  414ca4:	bl	412650 <sqrt@plt+0x10840>
  414ca8:	stur	wzr, [x29, #-4]
  414cac:	b	415a74 <sqrt@plt+0x13c64>
  414cb0:	ldr	x8, [sp, #128]
  414cb4:	ldr	x0, [x8, #32]
  414cb8:	sub	x1, x29, #0x28
  414cbc:	bl	417234 <sqrt@plt+0x15424>
  414cc0:	stur	x0, [x29, #-48]
  414cc4:	cbnz	x0, 414d18 <sqrt@plt+0x12f08>
  414cc8:	ldur	x8, [x29, #-24]
  414ccc:	cbz	x8, 414ce0 <sqrt@plt+0x12ed0>
  414cd0:	ldur	x8, [x29, #-24]
  414cd4:	mov	w9, #0x1                   	// #1
  414cd8:	str	w9, [x8]
  414cdc:	b	414d10 <sqrt@plt+0x12f00>
  414ce0:	ldr	x8, [sp, #128]
  414ce4:	ldr	x1, [x8, #32]
  414ce8:	sub	x9, x29, #0x40
  414cec:	mov	x0, x9
  414cf0:	str	x9, [sp, #120]
  414cf4:	bl	412278 <sqrt@plt+0x10468>
  414cf8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  414cfc:	add	x0, x0, #0x96e
  414d00:	ldr	x1, [sp, #120]
  414d04:	ldr	x2, [sp, #152]
  414d08:	ldr	x3, [sp, #152]
  414d0c:	bl	412650 <sqrt@plt+0x10840>
  414d10:	stur	wzr, [x29, #-4]
  414d14:	b	415a74 <sqrt@plt+0x13c64>
  414d18:	ldur	x1, [x29, #-48]
  414d1c:	ldur	x2, [x29, #-40]
  414d20:	sub	x0, x29, #0x68
  414d24:	adrp	x8, 412000 <sqrt@plt+0x101f0>
  414d28:	add	x8, x8, #0xaa0
  414d2c:	blr	x8
  414d30:	mov	w9, #0x1                   	// #1
  414d34:	stur	w9, [x29, #-80]
  414d38:	ldur	w9, [x29, #-28]
  414d3c:	stur	w9, [x29, #-76]
  414d40:	sub	x0, x29, #0x68
  414d44:	bl	412b4c <sqrt@plt+0x10d3c>
  414d48:	str	w0, [sp, #116]
  414d4c:	b	414d50 <sqrt@plt+0x12f40>
  414d50:	ldr	w8, [sp, #116]
  414d54:	cbnz	w8, 414d80 <sqrt@plt+0x12f70>
  414d58:	mov	x8, xzr
  414d5c:	stur	x8, [x29, #-112]
  414d60:	b	4151c4 <sqrt@plt+0x133b4>
  414d64:	stur	x0, [x29, #-120]
  414d68:	stur	w1, [x29, #-124]
  414d6c:	sub	x0, x29, #0x68
  414d70:	adrp	x8, 412000 <sqrt@plt+0x101f0>
  414d74:	add	x8, x8, #0xae8
  414d78:	blr	x8
  414d7c:	b	415a88 <sqrt@plt+0x13c78>
  414d80:	sub	x8, x29, #0x68
  414d84:	ldr	x0, [x8, #32]
  414d88:	ldr	x1, [sp, #160]
  414d8c:	bl	401ae0 <strtok@plt>
  414d90:	stur	x0, [x29, #-112]
  414d94:	ldur	x0, [x29, #-112]
  414d98:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414d9c:	add	x1, x1, #0x969
  414da0:	bl	401ca0 <strcmp@plt>
  414da4:	cbnz	w0, 414dac <sqrt@plt+0x12f9c>
  414da8:	b	4151c0 <sqrt@plt+0x133b0>
  414dac:	ldur	x0, [x29, #-112]
  414db0:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414db4:	add	x1, x1, #0x988
  414db8:	bl	401ca0 <strcmp@plt>
  414dbc:	cbnz	w0, 414e44 <sqrt@plt+0x13034>
  414dc0:	mov	x8, xzr
  414dc4:	mov	x0, x8
  414dc8:	ldr	x1, [sp, #160]
  414dcc:	bl	401ae0 <strtok@plt>
  414dd0:	stur	x0, [x29, #-112]
  414dd4:	ldur	x8, [x29, #-112]
  414dd8:	cbz	x8, 414e04 <sqrt@plt+0x12ff4>
  414ddc:	ldur	x0, [x29, #-112]
  414de0:	ldr	x1, [sp, #144]
  414de4:	sub	x2, x29, #0x80
  414de8:	bl	401c00 <__isoc99_sscanf@plt>
  414dec:	cmp	w0, #0x1
  414df0:	b.ne	414e04 <sqrt@plt+0x12ff4>  // b.any
  414df4:	ldur	w8, [x29, #-128]
  414df8:	cmp	w8, #0x0
  414dfc:	cset	w8, gt
  414e00:	tbnz	w8, #0, 414e34 <sqrt@plt+0x13024>
  414e04:	sub	x0, x29, #0x68
  414e08:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414e0c:	add	x1, x1, #0x993
  414e10:	ldr	x2, [sp, #152]
  414e14:	ldr	x3, [sp, #152]
  414e18:	ldr	x4, [sp, #152]
  414e1c:	bl	412d68 <sqrt@plt+0x10f58>
  414e20:	b	414e24 <sqrt@plt+0x13014>
  414e24:	stur	wzr, [x29, #-4]
  414e28:	mov	w8, #0x1                   	// #1
  414e2c:	stur	w8, [x29, #-132]
  414e30:	b	415a64 <sqrt@plt+0x13c54>
  414e34:	ldur	w8, [x29, #-128]
  414e38:	ldr	x9, [sp, #128]
  414e3c:	str	w8, [x9, #24]
  414e40:	b	4151c0 <sqrt@plt+0x133b0>
  414e44:	ldur	x0, [x29, #-112]
  414e48:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414e4c:	add	x1, x1, #0x9b9
  414e50:	bl	401ca0 <strcmp@plt>
  414e54:	cbnz	w0, 414f1c <sqrt@plt+0x1310c>
  414e58:	mov	x8, xzr
  414e5c:	mov	x0, x8
  414e60:	ldr	x1, [sp, #160]
  414e64:	bl	401ae0 <strtok@plt>
  414e68:	stur	x0, [x29, #-112]
  414e6c:	ldur	x8, [x29, #-112]
  414e70:	cbz	x8, 414ecc <sqrt@plt+0x130bc>
  414e74:	ldur	x0, [x29, #-112]
  414e78:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414e7c:	add	x1, x1, #0x9bf
  414e80:	sub	x2, x29, #0x90
  414e84:	bl	401c00 <__isoc99_sscanf@plt>
  414e88:	cmp	w0, #0x1
  414e8c:	b.ne	414ecc <sqrt@plt+0x130bc>  // b.any
  414e90:	ldur	d0, [x29, #-144]
  414e94:	mov	x8, #0x800000000000        	// #140737488355328
  414e98:	movk	x8, #0x4056, lsl #48
  414e9c:	fmov	d1, x8
  414ea0:	fcmp	d0, d1
  414ea4:	cset	w9, ge  // ge = tcont
  414ea8:	tbnz	w9, #0, 414ecc <sqrt@plt+0x130bc>
  414eac:	ldur	d0, [x29, #-144]
  414eb0:	mov	x8, #0x800000000000        	// #140737488355328
  414eb4:	movk	x8, #0xc056, lsl #48
  414eb8:	fmov	d1, x8
  414ebc:	fcmp	d0, d1
  414ec0:	cset	w9, ls  // ls = plast
  414ec4:	tbnz	w9, #0, 414ecc <sqrt@plt+0x130bc>
  414ec8:	b	414f0c <sqrt@plt+0x130fc>
  414ecc:	ldur	x1, [x29, #-112]
  414ed0:	sub	x0, x29, #0xa0
  414ed4:	bl	412278 <sqrt@plt+0x10468>
  414ed8:	b	414edc <sqrt@plt+0x130cc>
  414edc:	sub	x0, x29, #0x68
  414ee0:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414ee4:	add	x1, x1, #0x9c3
  414ee8:	sub	x2, x29, #0xa0
  414eec:	ldr	x3, [sp, #152]
  414ef0:	ldr	x4, [sp, #152]
  414ef4:	bl	412d68 <sqrt@plt+0x10f58>
  414ef8:	b	414efc <sqrt@plt+0x130ec>
  414efc:	stur	wzr, [x29, #-4]
  414f00:	mov	w8, #0x1                   	// #1
  414f04:	stur	w8, [x29, #-132]
  414f08:	b	415a64 <sqrt@plt+0x13c54>
  414f0c:	ldur	x8, [x29, #-144]
  414f10:	ldr	x9, [sp, #128]
  414f14:	str	x8, [x9, #48]
  414f18:	b	4151c0 <sqrt@plt+0x133b0>
  414f1c:	ldur	x0, [x29, #-112]
  414f20:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414f24:	add	x1, x1, #0x9e4
  414f28:	bl	401ca0 <strcmp@plt>
  414f2c:	cbnz	w0, 415074 <sqrt@plt+0x13264>
  414f30:	mov	x8, xzr
  414f34:	mov	x0, x8
  414f38:	ldr	x1, [sp, #160]
  414f3c:	bl	401ae0 <strtok@plt>
  414f40:	stur	x0, [x29, #-112]
  414f44:	ldur	x8, [x29, #-112]
  414f48:	cbz	x8, 414f60 <sqrt@plt+0x13150>
  414f4c:	ldur	x0, [x29, #-112]
  414f50:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  414f54:	add	x1, x1, #0x1f0
  414f58:	bl	401ca0 <strcmp@plt>
  414f5c:	cbnz	w0, 414f64 <sqrt@plt+0x13154>
  414f60:	b	415070 <sqrt@plt+0x13260>
  414f64:	ldur	x0, [x29, #-112]
  414f68:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414f6c:	add	x1, x1, #0x6b3
  414f70:	bl	401ca0 <strcmp@plt>
  414f74:	cbnz	w0, 414f8c <sqrt@plt+0x1317c>
  414f78:	ldr	x8, [sp, #128]
  414f7c:	ldr	w9, [x8, #8]
  414f80:	orr	w9, w9, #0x1
  414f84:	str	w9, [x8, #8]
  414f88:	b	41506c <sqrt@plt+0x1325c>
  414f8c:	ldur	x0, [x29, #-112]
  414f90:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414f94:	add	x1, x1, #0x9ef
  414f98:	bl	401ca0 <strcmp@plt>
  414f9c:	cbnz	w0, 414fb4 <sqrt@plt+0x131a4>
  414fa0:	ldr	x8, [sp, #128]
  414fa4:	ldr	w9, [x8, #8]
  414fa8:	orr	w9, w9, #0x2
  414fac:	str	w9, [x8, #8]
  414fb0:	b	41506c <sqrt@plt+0x1325c>
  414fb4:	ldur	x0, [x29, #-112]
  414fb8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414fbc:	add	x1, x1, #0x9f3
  414fc0:	bl	401ca0 <strcmp@plt>
  414fc4:	cbnz	w0, 414fdc <sqrt@plt+0x131cc>
  414fc8:	ldr	x8, [sp, #128]
  414fcc:	ldr	w9, [x8, #8]
  414fd0:	orr	w9, w9, #0x4
  414fd4:	str	w9, [x8, #8]
  414fd8:	b	41506c <sqrt@plt+0x1325c>
  414fdc:	ldur	x0, [x29, #-112]
  414fe0:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  414fe4:	add	x1, x1, #0x9ee
  414fe8:	bl	401ca0 <strcmp@plt>
  414fec:	cbnz	w0, 415004 <sqrt@plt+0x131f4>
  414ff0:	ldr	x8, [sp, #128]
  414ff4:	ldr	w9, [x8, #8]
  414ff8:	orr	w9, w9, #0x8
  414ffc:	str	w9, [x8, #8]
  415000:	b	41506c <sqrt@plt+0x1325c>
  415004:	ldur	x0, [x29, #-112]
  415008:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41500c:	add	x1, x1, #0x9f2
  415010:	bl	401ca0 <strcmp@plt>
  415014:	cbnz	w0, 41502c <sqrt@plt+0x1321c>
  415018:	ldr	x8, [sp, #128]
  41501c:	ldr	w9, [x8, #8]
  415020:	orr	w9, w9, #0x10
  415024:	str	w9, [x8, #8]
  415028:	b	41506c <sqrt@plt+0x1325c>
  41502c:	ldur	x1, [x29, #-112]
  415030:	sub	x0, x29, #0xb0
  415034:	bl	412278 <sqrt@plt+0x10468>
  415038:	b	41503c <sqrt@plt+0x1322c>
  41503c:	sub	x0, x29, #0x68
  415040:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415044:	add	x1, x1, #0x9f6
  415048:	sub	x2, x29, #0xb0
  41504c:	ldr	x3, [sp, #152]
  415050:	ldr	x4, [sp, #152]
  415054:	bl	412d68 <sqrt@plt+0x10f58>
  415058:	b	41505c <sqrt@plt+0x1324c>
  41505c:	stur	wzr, [x29, #-4]
  415060:	mov	w8, #0x1                   	// #1
  415064:	stur	w8, [x29, #-132]
  415068:	b	415a64 <sqrt@plt+0x13c54>
  41506c:	b	414f30 <sqrt@plt+0x13120>
  415070:	b	4151c0 <sqrt@plt+0x133b0>
  415074:	ldur	x0, [x29, #-112]
  415078:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41507c:	add	x1, x1, #0xa11
  415080:	bl	401ca0 <strcmp@plt>
  415084:	cbnz	w0, 415108 <sqrt@plt+0x132f8>
  415088:	mov	x8, xzr
  41508c:	mov	x0, x8
  415090:	ldr	x1, [sp, #160]
  415094:	bl	401ae0 <strtok@plt>
  415098:	stur	x0, [x29, #-112]
  41509c:	ldur	x8, [x29, #-112]
  4150a0:	cbnz	x8, 4150d4 <sqrt@plt+0x132c4>
  4150a4:	sub	x0, x29, #0x68
  4150a8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4150ac:	add	x1, x1, #0xa1e
  4150b0:	ldr	x2, [sp, #152]
  4150b4:	ldr	x3, [sp, #152]
  4150b8:	ldr	x4, [sp, #152]
  4150bc:	bl	412d68 <sqrt@plt+0x10f58>
  4150c0:	b	4150c4 <sqrt@plt+0x132b4>
  4150c4:	stur	wzr, [x29, #-4]
  4150c8:	mov	w8, #0x1                   	// #1
  4150cc:	stur	w8, [x29, #-132]
  4150d0:	b	415a64 <sqrt@plt+0x13c54>
  4150d4:	ldur	x0, [x29, #-112]
  4150d8:	bl	4019e0 <strlen@plt>
  4150dc:	add	x0, x0, #0x1
  4150e0:	bl	401980 <_Znam@plt>
  4150e4:	str	x0, [sp, #104]
  4150e8:	b	4150ec <sqrt@plt+0x132dc>
  4150ec:	ldr	x8, [sp, #104]
  4150f0:	ldr	x9, [sp, #128]
  4150f4:	str	x8, [x9, #40]
  4150f8:	ldr	x0, [x9, #40]
  4150fc:	ldur	x1, [x29, #-112]
  415100:	bl	401ad0 <strcpy@plt>
  415104:	b	4151c0 <sqrt@plt+0x133b0>
  415108:	ldur	x0, [x29, #-112]
  41510c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415110:	add	x1, x1, #0xdd5
  415114:	bl	401ca0 <strcmp@plt>
  415118:	cbnz	w0, 41512c <sqrt@plt+0x1331c>
  41511c:	mov	w8, #0x1                   	// #1
  415120:	ldr	x9, [sp, #128]
  415124:	str	w8, [x9, #28]
  415128:	b	4151c0 <sqrt@plt+0x133b0>
  41512c:	ldur	x0, [x29, #-112]
  415130:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415134:	add	x1, x1, #0xa47
  415138:	bl	401ca0 <strcmp@plt>
  41513c:	cbz	w0, 4151bc <sqrt@plt+0x133ac>
  415140:	ldur	x0, [x29, #-112]
  415144:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415148:	add	x1, x1, #0xa51
  41514c:	bl	401ca0 <strcmp@plt>
  415150:	cbz	w0, 4151bc <sqrt@plt+0x133ac>
  415154:	ldur	x8, [x29, #-112]
  415158:	stur	x8, [x29, #-184]
  41515c:	mov	x8, xzr
  415160:	mov	x0, x8
  415164:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  415168:	add	x1, x1, #0xa1e
  41516c:	bl	401ae0 <strtok@plt>
  415170:	stur	x0, [x29, #-112]
  415174:	ldur	x1, [x29, #-184]
  415178:	ldur	x0, [x29, #-112]
  41517c:	str	x1, [sp, #96]
  415180:	bl	415d1c <sqrt@plt+0x13f0c>
  415184:	str	x0, [sp, #88]
  415188:	b	41518c <sqrt@plt+0x1337c>
  41518c:	sub	x8, x29, #0x68
  415190:	ldr	x3, [x8, #8]
  415194:	ldur	w4, [x29, #-88]
  415198:	ldr	x8, [sp, #128]
  41519c:	ldr	x9, [x8]
  4151a0:	ldr	x9, [x9, #16]
  4151a4:	mov	x0, x8
  4151a8:	ldr	x1, [sp, #96]
  4151ac:	ldr	x2, [sp, #88]
  4151b0:	blr	x9
  4151b4:	b	4151b8 <sqrt@plt+0x133a8>
  4151b8:	b	4151c0 <sqrt@plt+0x133b0>
  4151bc:	b	4151c4 <sqrt@plt+0x133b4>
  4151c0:	b	414d40 <sqrt@plt+0x12f30>
  4151c4:	stur	wzr, [x29, #-188]
  4151c8:	ldur	x8, [x29, #-112]
  4151cc:	cbnz	x8, 415210 <sqrt@plt+0x13400>
  4151d0:	ldr	x8, [sp, #136]
  4151d4:	ldr	w9, [x8]
  4151d8:	cbnz	w9, 41520c <sqrt@plt+0x133fc>
  4151dc:	sub	x0, x29, #0x68
  4151e0:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4151e4:	add	x1, x1, #0xa59
  4151e8:	ldr	x2, [sp, #152]
  4151ec:	ldr	x3, [sp, #152]
  4151f0:	ldr	x4, [sp, #152]
  4151f4:	bl	412d68 <sqrt@plt+0x10f58>
  4151f8:	b	4151fc <sqrt@plt+0x133ec>
  4151fc:	stur	wzr, [x29, #-4]
  415200:	mov	w8, #0x1                   	// #1
  415204:	stur	w8, [x29, #-132]
  415208:	b	415a64 <sqrt@plt+0x13c54>
  41520c:	b	415968 <sqrt@plt+0x13b58>
  415210:	ldur	x8, [x29, #-112]
  415214:	stur	x8, [x29, #-200]
  415218:	stur	wzr, [x29, #-80]
  41521c:	ldur	x8, [x29, #-200]
  415220:	cbz	x8, 41595c <sqrt@plt+0x13b4c>
  415224:	ldur	x0, [x29, #-200]
  415228:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41522c:	add	x1, x1, #0xa47
  415230:	bl	401ca0 <strcmp@plt>
  415234:	cbnz	w0, 4153b0 <sqrt@plt+0x135a0>
  415238:	ldur	w8, [x29, #-28]
  41523c:	cbz	w8, 415250 <sqrt@plt+0x13440>
  415240:	mov	w8, #0x1                   	// #1
  415244:	stur	w8, [x29, #-4]
  415248:	stur	w8, [x29, #-132]
  41524c:	b	415a64 <sqrt@plt+0x13c54>
  415250:	sub	x0, x29, #0x68
  415254:	bl	412b4c <sqrt@plt+0x10d3c>
  415258:	str	w0, [sp, #84]
  41525c:	b	415260 <sqrt@plt+0x13450>
  415260:	ldr	w8, [sp, #84]
  415264:	cbnz	w8, 415274 <sqrt@plt+0x13464>
  415268:	mov	x8, xzr
  41526c:	stur	x8, [x29, #-200]
  415270:	b	4153ac <sqrt@plt+0x1359c>
  415274:	sub	x8, x29, #0x68
  415278:	ldr	x0, [x8, #32]
  41527c:	ldr	x1, [sp, #160]
  415280:	bl	401ae0 <strtok@plt>
  415284:	stur	x0, [x29, #-208]
  415288:	ldur	x8, [x29, #-208]
  41528c:	cbnz	x8, 415294 <sqrt@plt+0x13484>
  415290:	b	415250 <sqrt@plt+0x13440>
  415294:	mov	x8, xzr
  415298:	mov	x0, x8
  41529c:	ldr	x1, [sp, #160]
  4152a0:	bl	401ae0 <strtok@plt>
  4152a4:	stur	x0, [x29, #-216]
  4152a8:	ldur	x8, [x29, #-216]
  4152ac:	cbnz	x8, 4152bc <sqrt@plt+0x134ac>
  4152b0:	ldur	x8, [x29, #-208]
  4152b4:	stur	x8, [x29, #-200]
  4152b8:	b	4153ac <sqrt@plt+0x1359c>
  4152bc:	mov	x8, xzr
  4152c0:	mov	x0, x8
  4152c4:	ldr	x1, [sp, #160]
  4152c8:	bl	401ae0 <strtok@plt>
  4152cc:	stur	x0, [x29, #-112]
  4152d0:	ldur	x8, [x29, #-112]
  4152d4:	cbnz	x8, 415308 <sqrt@plt+0x134f8>
  4152d8:	sub	x0, x29, #0x68
  4152dc:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4152e0:	add	x1, x1, #0xa71
  4152e4:	ldr	x2, [sp, #152]
  4152e8:	ldr	x3, [sp, #152]
  4152ec:	ldr	x4, [sp, #152]
  4152f0:	bl	412d68 <sqrt@plt+0x10f58>
  4152f4:	b	4152f8 <sqrt@plt+0x134e8>
  4152f8:	stur	wzr, [x29, #-4]
  4152fc:	mov	w8, #0x1                   	// #1
  415300:	stur	w8, [x29, #-132]
  415304:	b	415a64 <sqrt@plt+0x13c54>
  415308:	ldur	x0, [x29, #-112]
  41530c:	ldr	x1, [sp, #144]
  415310:	sub	x2, x29, #0xdc
  415314:	bl	401c00 <__isoc99_sscanf@plt>
  415318:	cmp	w0, #0x1
  41531c:	b.eq	415360 <sqrt@plt+0x13550>  // b.none
  415320:	ldur	x1, [x29, #-112]
  415324:	sub	x0, x29, #0xf0
  415328:	bl	412278 <sqrt@plt+0x10468>
  41532c:	b	415330 <sqrt@plt+0x13520>
  415330:	sub	x0, x29, #0x68
  415334:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415338:	add	x1, x1, #0xa85
  41533c:	sub	x2, x29, #0xf0
  415340:	ldr	x3, [sp, #152]
  415344:	ldr	x4, [sp, #152]
  415348:	bl	412d68 <sqrt@plt+0x10f58>
  41534c:	b	415350 <sqrt@plt+0x13540>
  415350:	stur	wzr, [x29, #-4]
  415354:	mov	w8, #0x1                   	// #1
  415358:	stur	w8, [x29, #-132]
  41535c:	b	415a64 <sqrt@plt+0x13c54>
  415360:	ldur	x0, [x29, #-208]
  415364:	bl	41b22c <sqrt@plt+0x1941c>
  415368:	str	x0, [sp, #72]
  41536c:	b	415370 <sqrt@plt+0x13560>
  415370:	ldr	x8, [sp, #72]
  415374:	stur	x8, [x29, #-248]
  415378:	ldur	x0, [x29, #-216]
  41537c:	bl	41b22c <sqrt@plt+0x1941c>
  415380:	str	x0, [sp, #64]
  415384:	b	415388 <sqrt@plt+0x13578>
  415388:	ldr	x8, [sp, #64]
  41538c:	stur	x8, [x29, #-256]
  415390:	ldur	x1, [x29, #-248]
  415394:	ldur	x2, [x29, #-256]
  415398:	ldur	w3, [x29, #-220]
  41539c:	ldr	x0, [sp, #128]
  4153a0:	bl	414130 <sqrt@plt+0x12320>
  4153a4:	b	4153a8 <sqrt@plt+0x13598>
  4153a8:	b	415250 <sqrt@plt+0x13440>
  4153ac:	b	415958 <sqrt@plt+0x13b48>
  4153b0:	ldur	x0, [x29, #-200]
  4153b4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4153b8:	add	x1, x1, #0xa51
  4153bc:	bl	401ca0 <strcmp@plt>
  4153c0:	cbnz	w0, 415918 <sqrt@plt+0x13b08>
  4153c4:	ldur	w8, [x29, #-28]
  4153c8:	cbz	w8, 4153dc <sqrt@plt+0x135cc>
  4153cc:	mov	w8, #0x1                   	// #1
  4153d0:	stur	w8, [x29, #-4]
  4153d4:	stur	w8, [x29, #-132]
  4153d8:	b	415a64 <sqrt@plt+0x13c54>
  4153dc:	mov	w8, #0x1                   	// #1
  4153e0:	stur	w8, [x29, #-188]
  4153e4:	mov	x9, xzr
  4153e8:	str	x9, [sp, #392]
  4153ec:	sub	x0, x29, #0x68
  4153f0:	bl	412b4c <sqrt@plt+0x10d3c>
  4153f4:	str	w0, [sp, #60]
  4153f8:	b	4153fc <sqrt@plt+0x135ec>
  4153fc:	ldr	w8, [sp, #60]
  415400:	cbnz	w8, 415410 <sqrt@plt+0x13600>
  415404:	mov	x8, xzr
  415408:	stur	x8, [x29, #-200]
  41540c:	b	4158dc <sqrt@plt+0x13acc>
  415410:	sub	x8, x29, #0x68
  415414:	ldr	x0, [x8, #32]
  415418:	ldr	x1, [sp, #160]
  41541c:	bl	401ae0 <strtok@plt>
  415420:	str	x0, [sp, #384]
  415424:	ldr	x8, [sp, #384]
  415428:	cbnz	x8, 415430 <sqrt@plt+0x13620>
  41542c:	b	4153ec <sqrt@plt+0x135dc>
  415430:	mov	x8, xzr
  415434:	mov	x0, x8
  415438:	ldr	x1, [sp, #160]
  41543c:	bl	401ae0 <strtok@plt>
  415440:	stur	x0, [x29, #-112]
  415444:	ldur	x8, [x29, #-112]
  415448:	cbnz	x8, 415458 <sqrt@plt+0x13648>
  41544c:	ldr	x8, [sp, #384]
  415450:	stur	x8, [x29, #-200]
  415454:	b	4158dc <sqrt@plt+0x13acc>
  415458:	ldur	x8, [x29, #-112]
  41545c:	ldrb	w9, [x8]
  415460:	cmp	w9, #0x22
  415464:	b.ne	415514 <sqrt@plt+0x13704>  // b.any
  415468:	ldr	x8, [sp, #392]
  41546c:	cbnz	x8, 4154a0 <sqrt@plt+0x13690>
  415470:	sub	x0, x29, #0x68
  415474:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415478:	add	x1, x1, #0xa9a
  41547c:	ldr	x2, [sp, #152]
  415480:	ldr	x3, [sp, #152]
  415484:	ldr	x4, [sp, #152]
  415488:	bl	412d68 <sqrt@plt+0x10f58>
  41548c:	b	415490 <sqrt@plt+0x13680>
  415490:	stur	wzr, [x29, #-4]
  415494:	mov	w8, #0x1                   	// #1
  415498:	stur	w8, [x29, #-132]
  41549c:	b	415a64 <sqrt@plt+0x13c54>
  4154a0:	ldr	x0, [sp, #384]
  4154a4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4154a8:	add	x1, x1, #0xabb
  4154ac:	bl	401ca0 <strcmp@plt>
  4154b0:	cbnz	w0, 4154e4 <sqrt@plt+0x136d4>
  4154b4:	sub	x0, x29, #0x68
  4154b8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4154bc:	add	x1, x1, #0xabf
  4154c0:	ldr	x2, [sp, #152]
  4154c4:	ldr	x3, [sp, #152]
  4154c8:	ldr	x4, [sp, #152]
  4154cc:	bl	412d68 <sqrt@plt+0x10f58>
  4154d0:	b	4154d4 <sqrt@plt+0x136c4>
  4154d4:	stur	wzr, [x29, #-4]
  4154d8:	mov	w8, #0x1                   	// #1
  4154dc:	stur	w8, [x29, #-132]
  4154e0:	b	415a64 <sqrt@plt+0x13c54>
  4154e4:	ldr	x0, [sp, #384]
  4154e8:	bl	41b22c <sqrt@plt+0x1941c>
  4154ec:	str	x0, [sp, #48]
  4154f0:	b	4154f4 <sqrt@plt+0x136e4>
  4154f4:	ldr	x8, [sp, #48]
  4154f8:	str	x8, [sp, #376]
  4154fc:	ldr	x1, [sp, #376]
  415500:	ldr	x2, [sp, #392]
  415504:	ldr	x0, [sp, #128]
  415508:	bl	414a6c <sqrt@plt+0x12c5c>
  41550c:	b	415510 <sqrt@plt+0x13700>
  415510:	b	4158d8 <sqrt@plt+0x13ac8>
  415514:	add	x8, sp, #0x150
  415518:	str	wzr, [sp, #348]
  41551c:	str	wzr, [sp, #352]
  415520:	str	wzr, [sp, #356]
  415524:	str	wzr, [sp, #360]
  415528:	str	wzr, [sp, #364]
  41552c:	ldur	x0, [x29, #-112]
  415530:	add	x2, x8, #0x8
  415534:	add	x3, x8, #0xc
  415538:	add	x4, x8, #0x10
  41553c:	add	x5, x8, #0x18
  415540:	add	x6, x8, #0x14
  415544:	add	x7, x8, #0x1c
  415548:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41554c:	add	x1, x1, #0xae5
  415550:	bl	401c00 <__isoc99_sscanf@plt>
  415554:	str	w0, [sp, #332]
  415558:	ldr	w9, [sp, #332]
  41555c:	cmp	w9, #0x1
  415560:	b.ge	4155a4 <sqrt@plt+0x13794>  // b.tcont
  415564:	ldr	x1, [sp, #384]
  415568:	add	x0, sp, #0x138
  41556c:	bl	412278 <sqrt@plt+0x10468>
  415570:	b	415574 <sqrt@plt+0x13764>
  415574:	sub	x0, x29, #0x68
  415578:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41557c:	add	x1, x1, #0xaf7
  415580:	add	x2, sp, #0x138
  415584:	ldr	x3, [sp, #152]
  415588:	ldr	x4, [sp, #152]
  41558c:	bl	412d68 <sqrt@plt+0x10f58>
  415590:	b	415594 <sqrt@plt+0x13784>
  415594:	stur	wzr, [x29, #-4]
  415598:	mov	w8, #0x1                   	// #1
  41559c:	stur	w8, [x29, #-132]
  4155a0:	b	415a64 <sqrt@plt+0x13c54>
  4155a4:	mov	x8, xzr
  4155a8:	mov	x0, x8
  4155ac:	ldr	x1, [sp, #160]
  4155b0:	bl	401ae0 <strtok@plt>
  4155b4:	stur	x0, [x29, #-112]
  4155b8:	ldur	x8, [x29, #-112]
  4155bc:	cbnz	x8, 415600 <sqrt@plt+0x137f0>
  4155c0:	ldr	x1, [sp, #384]
  4155c4:	add	x0, sp, #0x128
  4155c8:	bl	412278 <sqrt@plt+0x10468>
  4155cc:	b	4155d0 <sqrt@plt+0x137c0>
  4155d0:	sub	x0, x29, #0x68
  4155d4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4155d8:	add	x1, x1, #0xb0a
  4155dc:	add	x2, sp, #0x128
  4155e0:	ldr	x3, [sp, #152]
  4155e4:	ldr	x4, [sp, #152]
  4155e8:	bl	412d68 <sqrt@plt+0x10f58>
  4155ec:	b	4155f0 <sqrt@plt+0x137e0>
  4155f0:	stur	wzr, [x29, #-4]
  4155f4:	mov	w8, #0x1                   	// #1
  4155f8:	stur	w8, [x29, #-132]
  4155fc:	b	415a64 <sqrt@plt+0x13c54>
  415600:	ldur	x0, [x29, #-112]
  415604:	ldr	x1, [sp, #144]
  415608:	add	x2, sp, #0x124
  41560c:	bl	401c00 <__isoc99_sscanf@plt>
  415610:	cmp	w0, #0x1
  415614:	b.eq	415658 <sqrt@plt+0x13848>  // b.none
  415618:	ldr	x1, [sp, #384]
  41561c:	add	x0, sp, #0x110
  415620:	bl	412278 <sqrt@plt+0x10468>
  415624:	b	415628 <sqrt@plt+0x13818>
  415628:	sub	x0, x29, #0x68
  41562c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415630:	add	x1, x1, #0xb2a
  415634:	add	x2, sp, #0x110
  415638:	ldr	x3, [sp, #152]
  41563c:	ldr	x4, [sp, #152]
  415640:	bl	412d68 <sqrt@plt+0x10f58>
  415644:	b	415648 <sqrt@plt+0x13838>
  415648:	stur	wzr, [x29, #-4]
  41564c:	mov	w8, #0x1                   	// #1
  415650:	stur	w8, [x29, #-132]
  415654:	b	415a64 <sqrt@plt+0x13c54>
  415658:	ldr	w8, [sp, #292]
  41565c:	cmp	w8, #0x0
  415660:	cset	w8, lt  // lt = tstop
  415664:	tbnz	w8, #0, 415674 <sqrt@plt+0x13864>
  415668:	ldr	w8, [sp, #292]
  41566c:	cmp	w8, #0xff
  415670:	b.le	4156b4 <sqrt@plt+0x138a4>
  415674:	ldr	w1, [sp, #292]
  415678:	add	x0, sp, #0x100
  41567c:	bl	4122e0 <sqrt@plt+0x104d0>
  415680:	b	415684 <sqrt@plt+0x13874>
  415684:	sub	x0, x29, #0x68
  415688:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41568c:	add	x1, x1, #0xb46
  415690:	add	x2, sp, #0x100
  415694:	ldr	x3, [sp, #152]
  415698:	ldr	x4, [sp, #152]
  41569c:	bl	412d68 <sqrt@plt+0x10f58>
  4156a0:	b	4156a4 <sqrt@plt+0x13894>
  4156a4:	stur	wzr, [x29, #-4]
  4156a8:	mov	w8, #0x1                   	// #1
  4156ac:	stur	w8, [x29, #-132]
  4156b0:	b	415a64 <sqrt@plt+0x13c54>
  4156b4:	ldr	w8, [sp, #292]
  4156b8:	strb	w8, [sp, #336]
  4156bc:	mov	x9, xzr
  4156c0:	mov	x0, x9
  4156c4:	ldr	x1, [sp, #160]
  4156c8:	bl	401ae0 <strtok@plt>
  4156cc:	stur	x0, [x29, #-112]
  4156d0:	ldur	x9, [x29, #-112]
  4156d4:	cbnz	x9, 415718 <sqrt@plt+0x13908>
  4156d8:	ldr	x1, [sp, #384]
  4156dc:	add	x0, sp, #0xf0
  4156e0:	bl	412278 <sqrt@plt+0x10468>
  4156e4:	b	4156e8 <sqrt@plt+0x138d8>
  4156e8:	sub	x0, x29, #0x68
  4156ec:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4156f0:	add	x1, x1, #0xb67
  4156f4:	add	x2, sp, #0xf0
  4156f8:	ldr	x3, [sp, #152]
  4156fc:	ldr	x4, [sp, #152]
  415700:	bl	412d68 <sqrt@plt+0x10f58>
  415704:	b	415708 <sqrt@plt+0x138f8>
  415708:	stur	wzr, [x29, #-4]
  41570c:	mov	w8, #0x1                   	// #1
  415710:	stur	w8, [x29, #-132]
  415714:	b	415a64 <sqrt@plt+0x13c54>
  415718:	ldur	x0, [x29, #-112]
  41571c:	add	x1, sp, #0xe8
  415720:	mov	w8, wzr
  415724:	mov	w2, w8
  415728:	bl	401a70 <strtol@plt>
  41572c:	str	w0, [sp, #340]
  415730:	ldr	w8, [sp, #340]
  415734:	cbnz	w8, 415798 <sqrt@plt+0x13988>
  415738:	ldr	x8, [sp, #232]
  41573c:	ldur	x9, [x29, #-112]
  415740:	cmp	x8, x9
  415744:	b.ne	415798 <sqrt@plt+0x13988>  // b.any
  415748:	ldur	x1, [x29, #-112]
  41574c:	add	x0, sp, #0xd8
  415750:	bl	412278 <sqrt@plt+0x10468>
  415754:	b	415758 <sqrt@plt+0x13948>
  415758:	ldr	x1, [sp, #384]
  41575c:	add	x0, sp, #0xc8
  415760:	bl	412278 <sqrt@plt+0x10468>
  415764:	b	415768 <sqrt@plt+0x13958>
  415768:	sub	x0, x29, #0x68
  41576c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415770:	add	x1, x1, #0xb7d
  415774:	add	x2, sp, #0xd8
  415778:	add	x3, sp, #0xc8
  41577c:	ldr	x4, [sp, #152]
  415780:	bl	412d68 <sqrt@plt+0x10f58>
  415784:	b	415788 <sqrt@plt+0x13978>
  415788:	stur	wzr, [x29, #-4]
  41578c:	mov	w8, #0x1                   	// #1
  415790:	stur	w8, [x29, #-132]
  415794:	b	415a64 <sqrt@plt+0x13c54>
  415798:	ldr	x8, [sp, #136]
  41579c:	ldr	w9, [x8]
  4157a0:	cbz	w9, 4157cc <sqrt@plt+0x139bc>
  4157a4:	ldr	w0, [sp, #340]
  4157a8:	bl	401c80 <wcwidth@plt>
  4157ac:	str	w0, [sp, #196]
  4157b0:	ldr	w8, [sp, #196]
  4157b4:	cmp	w8, #0x1
  4157b8:	b.le	4157cc <sqrt@plt+0x139bc>
  4157bc:	ldr	w8, [sp, #196]
  4157c0:	ldr	w9, [sp, #344]
  4157c4:	mul	w8, w9, w8
  4157c8:	str	w8, [sp, #344]
  4157cc:	mov	x8, xzr
  4157d0:	mov	x0, x8
  4157d4:	ldr	x1, [sp, #160]
  4157d8:	bl	401ae0 <strtok@plt>
  4157dc:	stur	x0, [x29, #-112]
  4157e0:	ldur	x8, [x29, #-112]
  4157e4:	cbz	x8, 4157fc <sqrt@plt+0x139ec>
  4157e8:	ldur	x0, [x29, #-112]
  4157ec:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4157f0:	add	x1, x1, #0xabc
  4157f4:	bl	401ca0 <strcmp@plt>
  4157f8:	cbnz	w0, 41580c <sqrt@plt+0x139fc>
  4157fc:	add	x8, sp, #0x150
  415800:	mov	x9, xzr
  415804:	str	x9, [x8, #32]
  415808:	b	415844 <sqrt@plt+0x13a34>
  41580c:	ldur	x0, [x29, #-112]
  415810:	bl	4019e0 <strlen@plt>
  415814:	add	x0, x0, #0x1
  415818:	bl	401980 <_Znam@plt>
  41581c:	str	x0, [sp, #40]
  415820:	b	415824 <sqrt@plt+0x13a14>
  415824:	ldr	x8, [sp, #40]
  415828:	str	x8, [sp, #184]
  41582c:	ldr	x0, [sp, #184]
  415830:	ldur	x1, [x29, #-112]
  415834:	bl	401ad0 <strcpy@plt>
  415838:	ldr	x8, [sp, #184]
  41583c:	add	x9, sp, #0x150
  415840:	str	x8, [x9, #32]
  415844:	ldr	x0, [sp, #384]
  415848:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41584c:	add	x1, x1, #0xabb
  415850:	bl	401ca0 <strcmp@plt>
  415854:	cbnz	w0, 415888 <sqrt@plt+0x13a78>
  415858:	ldr	w0, [sp, #340]
  41585c:	bl	41b1fc <sqrt@plt+0x193ec>
  415860:	str	x0, [sp, #32]
  415864:	b	415868 <sqrt@plt+0x13a58>
  415868:	ldr	x8, [sp, #32]
  41586c:	str	x8, [sp, #392]
  415870:	ldr	x1, [sp, #392]
  415874:	ldr	x0, [sp, #128]
  415878:	add	x2, sp, #0x150
  41587c:	bl	414938 <sqrt@plt+0x12b28>
  415880:	b	415884 <sqrt@plt+0x13a74>
  415884:	b	4158d8 <sqrt@plt+0x13ac8>
  415888:	ldr	x0, [sp, #384]
  41588c:	bl	41b22c <sqrt@plt+0x1941c>
  415890:	str	x0, [sp, #24]
  415894:	b	415898 <sqrt@plt+0x13a88>
  415898:	ldr	x8, [sp, #24]
  41589c:	str	x8, [sp, #392]
  4158a0:	ldr	x1, [sp, #392]
  4158a4:	ldr	x0, [sp, #128]
  4158a8:	add	x2, sp, #0x150
  4158ac:	bl	414938 <sqrt@plt+0x12b28>
  4158b0:	b	4158b4 <sqrt@plt+0x13aa4>
  4158b4:	ldr	w0, [sp, #340]
  4158b8:	bl	41b1fc <sqrt@plt+0x193ec>
  4158bc:	str	x0, [sp, #16]
  4158c0:	b	4158c4 <sqrt@plt+0x13ab4>
  4158c4:	ldr	x2, [sp, #392]
  4158c8:	ldr	x0, [sp, #128]
  4158cc:	ldr	x1, [sp, #16]
  4158d0:	bl	414a6c <sqrt@plt+0x12c5c>
  4158d4:	b	4158d8 <sqrt@plt+0x13ac8>
  4158d8:	b	4153ec <sqrt@plt+0x135dc>
  4158dc:	ldr	x8, [sp, #392]
  4158e0:	cbnz	x8, 415914 <sqrt@plt+0x13b04>
  4158e4:	sub	x0, x29, #0x68
  4158e8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4158ec:	add	x1, x1, #0xb9e
  4158f0:	ldr	x2, [sp, #152]
  4158f4:	ldr	x3, [sp, #152]
  4158f8:	ldr	x4, [sp, #152]
  4158fc:	bl	412d68 <sqrt@plt+0x10f58>
  415900:	b	415904 <sqrt@plt+0x13af4>
  415904:	stur	wzr, [x29, #-4]
  415908:	mov	w8, #0x1                   	// #1
  41590c:	stur	w8, [x29, #-132]
  415910:	b	415a64 <sqrt@plt+0x13c54>
  415914:	b	415958 <sqrt@plt+0x13b48>
  415918:	ldur	x1, [x29, #-200]
  41591c:	add	x0, sp, #0xa8
  415920:	bl	412278 <sqrt@plt+0x10468>
  415924:	b	415928 <sqrt@plt+0x13b18>
  415928:	sub	x0, x29, #0x68
  41592c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415930:	add	x1, x1, #0xbc3
  415934:	add	x2, sp, #0xa8
  415938:	ldr	x3, [sp, #152]
  41593c:	ldr	x4, [sp, #152]
  415940:	bl	412d68 <sqrt@plt+0x10f58>
  415944:	b	415948 <sqrt@plt+0x13b38>
  415948:	stur	wzr, [x29, #-4]
  41594c:	mov	w8, #0x1                   	// #1
  415950:	stur	w8, [x29, #-132]
  415954:	b	415a64 <sqrt@plt+0x13c54>
  415958:	b	41521c <sqrt@plt+0x1340c>
  41595c:	ldr	x0, [sp, #128]
  415960:	bl	4147b4 <sqrt@plt+0x129a4>
  415964:	b	415968 <sqrt@plt+0x13b58>
  415968:	ldr	x8, [sp, #136]
  41596c:	ldr	w9, [x8]
  415970:	cbnz	w9, 4159ac <sqrt@plt+0x13b9c>
  415974:	ldur	w8, [x29, #-188]
  415978:	cbnz	w8, 4159ac <sqrt@plt+0x13b9c>
  41597c:	sub	x0, x29, #0x68
  415980:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415984:	add	x1, x1, #0xc04
  415988:	ldr	x2, [sp, #152]
  41598c:	ldr	x3, [sp, #152]
  415990:	ldr	x4, [sp, #152]
  415994:	bl	412d68 <sqrt@plt+0x10f58>
  415998:	b	41599c <sqrt@plt+0x13b8c>
  41599c:	stur	wzr, [x29, #-4]
  4159a0:	mov	w8, #0x1                   	// #1
  4159a4:	stur	w8, [x29, #-132]
  4159a8:	b	415a64 <sqrt@plt+0x13c54>
  4159ac:	ldr	x8, [sp, #128]
  4159b0:	ldr	w9, [x8, #24]
  4159b4:	cbnz	w9, 415a58 <sqrt@plt+0x13c48>
  4159b8:	ldr	x8, [sp, #128]
  4159bc:	ldr	w9, [x8, #56]
  4159c0:	cbz	w9, 415a14 <sqrt@plt+0x13c04>
  4159c4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4159c8:	add	x8, x8, #0x5c
  4159cc:	ldr	w0, [x8]
  4159d0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4159d4:	add	x8, x8, #0x58
  4159d8:	ldr	w1, [x8]
  4159dc:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  4159e0:	add	x8, x8, #0x6f8
  4159e4:	ldr	w9, [x8]
  4159e8:	mov	w10, #0xd8                  	// #216
  4159ec:	mul	w2, w10, w9
  4159f0:	ldr	x8, [sp, #128]
  4159f4:	ldr	w3, [x8, #56]
  4159f8:	bl	415df8 <sqrt@plt+0x13fe8>
  4159fc:	str	w0, [sp, #12]
  415a00:	b	415a04 <sqrt@plt+0x13bf4>
  415a04:	ldr	w8, [sp, #12]
  415a08:	ldr	x9, [sp, #128]
  415a0c:	str	w8, [x9, #24]
  415a10:	b	415a58 <sqrt@plt+0x13c48>
  415a14:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  415a18:	add	x8, x8, #0x5c
  415a1c:	ldr	w0, [x8]
  415a20:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  415a24:	add	x8, x8, #0x58
  415a28:	ldr	w1, [x8]
  415a2c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  415a30:	add	x8, x8, #0x6f8
  415a34:	ldr	w9, [x8]
  415a38:	mov	w10, #0xd8                  	// #216
  415a3c:	mul	w2, w10, w9
  415a40:	bl	415f38 <sqrt@plt+0x14128>
  415a44:	str	w0, [sp, #8]
  415a48:	b	415a4c <sqrt@plt+0x13c3c>
  415a4c:	ldr	w8, [sp, #8]
  415a50:	ldr	x9, [sp, #128]
  415a54:	str	w8, [x9, #24]
  415a58:	mov	w8, #0x1                   	// #1
  415a5c:	stur	w8, [x29, #-4]
  415a60:	stur	w8, [x29, #-132]
  415a64:	sub	x0, x29, #0x68
  415a68:	adrp	x8, 412000 <sqrt@plt+0x101f0>
  415a6c:	add	x8, x8, #0xae8
  415a70:	blr	x8
  415a74:	ldur	w0, [x29, #-4]
  415a78:	add	sp, sp, #0x290
  415a7c:	ldr	x28, [sp, #16]
  415a80:	ldp	x29, x30, [sp], #32
  415a84:	ret
  415a88:	ldur	x0, [x29, #-120]
  415a8c:	bl	401d70 <_Unwind_Resume@plt>
  415a90:	sub	sp, sp, #0x190
  415a94:	stp	x29, x30, [sp, #368]
  415a98:	str	x28, [sp, #384]
  415a9c:	add	x29, sp, #0x170
  415aa0:	mov	w8, #0x1                   	// #1
  415aa4:	adrp	x9, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  415aa8:	add	x9, x9, #0x180
  415aac:	stur	x0, [x29, #-16]
  415ab0:	stur	x1, [x29, #-24]
  415ab4:	stur	x2, [x29, #-32]
  415ab8:	stur	x3, [x29, #-40]
  415abc:	ldur	x10, [x29, #-16]
  415ac0:	stur	x10, [x29, #-72]
  415ac4:	stur	w8, [x29, #-76]
  415ac8:	str	x9, [sp, #8]
  415acc:	ldur	x8, [x29, #-72]
  415ad0:	ldrb	w1, [x8]
  415ad4:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  415ad8:	add	x0, x0, #0x829
  415adc:	bl	408ab8 <sqrt@plt+0x6ca8>
  415ae0:	cbz	w0, 415ba4 <sqrt@plt+0x13d94>
  415ae4:	ldur	x0, [x29, #-72]
  415ae8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  415aec:	add	x1, x1, #0x925
  415af0:	sub	x2, x29, #0x30
  415af4:	sub	x3, x29, #0x3a
  415af8:	sub	x4, x29, #0x38
  415afc:	sub	x5, x29, #0x3c
  415b00:	bl	401c00 <__isoc99_sscanf@plt>
  415b04:	cmp	w0, #0x4
  415b08:	b.ne	415ba0 <sqrt@plt+0x13d90>  // b.any
  415b0c:	ldur	d0, [x29, #-48]
  415b10:	fcmp	d0, #0.0
  415b14:	cset	w8, gt
  415b18:	tbnz	w8, #0, 415b20 <sqrt@plt+0x13d10>
  415b1c:	b	415ba0 <sqrt@plt+0x13d90>
  415b20:	ldur	d0, [x29, #-56]
  415b24:	fcmp	d0, #0.0
  415b28:	cset	w8, gt
  415b2c:	tbnz	w8, #0, 415b34 <sqrt@plt+0x13d24>
  415b30:	b	415ba0 <sqrt@plt+0x13d90>
  415b34:	ldurb	w1, [x29, #-58]
  415b38:	sub	x0, x29, #0x30
  415b3c:	bl	4132c8 <sqrt@plt+0x114b8>
  415b40:	cbz	w0, 415ba0 <sqrt@plt+0x13d90>
  415b44:	ldurb	w1, [x29, #-60]
  415b48:	sub	x0, x29, #0x38
  415b4c:	bl	4132c8 <sqrt@plt+0x114b8>
  415b50:	cbz	w0, 415ba0 <sqrt@plt+0x13d90>
  415b54:	ldur	x8, [x29, #-32]
  415b58:	cbz	x8, 415b68 <sqrt@plt+0x13d58>
  415b5c:	ldur	x8, [x29, #-48]
  415b60:	ldur	x9, [x29, #-32]
  415b64:	str	x8, [x9]
  415b68:	ldur	x8, [x29, #-40]
  415b6c:	cbz	x8, 415b7c <sqrt@plt+0x13d6c>
  415b70:	ldur	x8, [x29, #-56]
  415b74:	ldur	x9, [x29, #-40]
  415b78:	str	x8, [x9]
  415b7c:	ldur	x8, [x29, #-24]
  415b80:	cbz	x8, 415b94 <sqrt@plt+0x13d84>
  415b84:	ldur	x8, [x29, #-24]
  415b88:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  415b8c:	add	x9, x9, #0x93d
  415b90:	str	x9, [x8]
  415b94:	mov	w8, #0x1                   	// #1
  415b98:	stur	w8, [x29, #-4]
  415b9c:	b	415d08 <sqrt@plt+0x13ef8>
  415ba0:	b	415d04 <sqrt@plt+0x13ef4>
  415ba4:	str	wzr, [sp, #32]
  415ba8:	ldr	w8, [sp, #32]
  415bac:	cmp	w8, #0x29
  415bb0:	b.ge	415c6c <sqrt@plt+0x13e5c>  // b.tcont
  415bb4:	ldrsw	x8, [sp, #32]
  415bb8:	mov	x9, #0x18                  	// #24
  415bbc:	mul	x8, x9, x8
  415bc0:	ldr	x9, [sp, #8]
  415bc4:	add	x8, x9, x8
  415bc8:	ldr	x0, [x8]
  415bcc:	ldur	x1, [x29, #-72]
  415bd0:	bl	401d30 <strcasecmp@plt>
  415bd4:	cbnz	w0, 415c5c <sqrt@plt+0x13e4c>
  415bd8:	ldur	x8, [x29, #-32]
  415bdc:	cbz	x8, 415c00 <sqrt@plt+0x13df0>
  415be0:	ldrsw	x8, [sp, #32]
  415be4:	mov	x9, #0x18                  	// #24
  415be8:	mul	x8, x9, x8
  415bec:	ldr	x9, [sp, #8]
  415bf0:	add	x8, x9, x8
  415bf4:	ldr	x8, [x8, #8]
  415bf8:	ldur	x10, [x29, #-32]
  415bfc:	str	x8, [x10]
  415c00:	ldur	x8, [x29, #-40]
  415c04:	cbz	x8, 415c28 <sqrt@plt+0x13e18>
  415c08:	ldrsw	x8, [sp, #32]
  415c0c:	mov	x9, #0x18                  	// #24
  415c10:	mul	x8, x9, x8
  415c14:	ldr	x9, [sp, #8]
  415c18:	add	x8, x9, x8
  415c1c:	ldr	x8, [x8, #16]
  415c20:	ldur	x10, [x29, #-40]
  415c24:	str	x8, [x10]
  415c28:	ldur	x8, [x29, #-24]
  415c2c:	cbz	x8, 415c50 <sqrt@plt+0x13e40>
  415c30:	ldrsw	x8, [sp, #32]
  415c34:	mov	x9, #0x18                  	// #24
  415c38:	mul	x8, x9, x8
  415c3c:	ldr	x9, [sp, #8]
  415c40:	add	x8, x9, x8
  415c44:	ldr	x8, [x8]
  415c48:	ldur	x10, [x29, #-24]
  415c4c:	str	x8, [x10]
  415c50:	mov	w8, #0x1                   	// #1
  415c54:	stur	w8, [x29, #-4]
  415c58:	b	415d08 <sqrt@plt+0x13ef8>
  415c5c:	ldr	w8, [sp, #32]
  415c60:	add	w8, w8, #0x1
  415c64:	str	w8, [sp, #32]
  415c68:	b	415ba8 <sqrt@plt+0x13d98>
  415c6c:	ldur	w8, [x29, #-76]
  415c70:	cbz	w8, 415d04 <sqrt@plt+0x13ef4>
  415c74:	ldur	x0, [x29, #-16]
  415c78:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  415c7c:	add	x1, x1, #0x832
  415c80:	bl	401c90 <fopen@plt>
  415c84:	str	x0, [sp, #24]
  415c88:	ldr	x8, [sp, #24]
  415c8c:	cbz	x8, 415d04 <sqrt@plt+0x13ef4>
  415c90:	ldr	x2, [sp, #24]
  415c94:	add	x8, sp, #0x25
  415c98:	mov	x0, x8
  415c9c:	mov	w1, #0xfe                  	// #254
  415ca0:	str	x8, [sp]
  415ca4:	bl	401cb0 <fgets@plt>
  415ca8:	ldr	x8, [sp, #24]
  415cac:	mov	x0, x8
  415cb0:	bl	401a40 <fclose@plt>
  415cb4:	mov	w9, wzr
  415cb8:	stur	wzr, [x29, #-76]
  415cbc:	ldr	x8, [sp]
  415cc0:	mov	x0, x8
  415cc4:	mov	w1, w9
  415cc8:	bl	401a90 <strchr@plt>
  415ccc:	str	x0, [sp, #16]
  415cd0:	ldr	x8, [sp, #16]
  415cd4:	mov	x10, #0xffffffffffffffff    	// #-1
  415cd8:	add	x10, x8, x10
  415cdc:	str	x10, [sp, #16]
  415ce0:	ldurb	w9, [x8, #-1]
  415ce4:	cmp	w9, #0xa
  415ce8:	b.ne	415cf8 <sqrt@plt+0x13ee8>  // b.any
  415cec:	ldr	x8, [sp, #16]
  415cf0:	mov	w9, #0x0                   	// #0
  415cf4:	strb	w9, [x8]
  415cf8:	add	x8, sp, #0x25
  415cfc:	stur	x8, [x29, #-72]
  415d00:	b	415acc <sqrt@plt+0x13cbc>
  415d04:	stur	wzr, [x29, #-4]
  415d08:	ldur	w0, [x29, #-4]
  415d0c:	ldr	x28, [sp, #384]
  415d10:	ldp	x29, x30, [sp, #368]
  415d14:	add	sp, sp, #0x190
  415d18:	ret
  415d1c:	sub	sp, sp, #0x30
  415d20:	stp	x29, x30, [sp, #32]
  415d24:	add	x29, sp, #0x20
  415d28:	str	x0, [sp, #16]
  415d2c:	ldr	x8, [sp, #16]
  415d30:	cbnz	x8, 415d40 <sqrt@plt+0x13f30>
  415d34:	mov	x8, xzr
  415d38:	stur	x8, [x29, #-8]
  415d3c:	b	415de8 <sqrt@plt+0x13fd8>
  415d40:	ldr	x8, [sp, #16]
  415d44:	ldrb	w1, [x8]
  415d48:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  415d4c:	add	x0, x0, #0xa29
  415d50:	bl	408ab8 <sqrt@plt+0x6ca8>
  415d54:	cbz	w0, 415d68 <sqrt@plt+0x13f58>
  415d58:	ldr	x8, [sp, #16]
  415d5c:	add	x8, x8, #0x1
  415d60:	str	x8, [sp, #16]
  415d64:	b	415d40 <sqrt@plt+0x13f30>
  415d68:	ldr	x0, [sp, #16]
  415d6c:	mov	w8, wzr
  415d70:	mov	w1, w8
  415d74:	bl	401a90 <strchr@plt>
  415d78:	str	x0, [sp, #8]
  415d7c:	ldr	x8, [sp, #8]
  415d80:	ldr	x9, [sp, #16]
  415d84:	mov	w10, #0x0                   	// #0
  415d88:	cmp	x8, x9
  415d8c:	str	w10, [sp, #4]
  415d90:	b.ls	415db4 <sqrt@plt+0x13fa4>  // b.plast
  415d94:	ldr	x8, [sp, #8]
  415d98:	ldurb	w1, [x8, #-1]
  415d9c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  415da0:	add	x0, x0, #0xa29
  415da4:	bl	408ab8 <sqrt@plt+0x6ca8>
  415da8:	cmp	w0, #0x0
  415dac:	cset	w9, ne  // ne = any
  415db0:	str	w9, [sp, #4]
  415db4:	ldr	w8, [sp, #4]
  415db8:	tbnz	w8, #0, 415dc0 <sqrt@plt+0x13fb0>
  415dbc:	b	415dd4 <sqrt@plt+0x13fc4>
  415dc0:	ldr	x8, [sp, #8]
  415dc4:	mov	x9, #0xffffffffffffffff    	// #-1
  415dc8:	add	x8, x8, x9
  415dcc:	str	x8, [sp, #8]
  415dd0:	b	415d7c <sqrt@plt+0x13f6c>
  415dd4:	ldr	x8, [sp, #8]
  415dd8:	mov	w9, #0x0                   	// #0
  415ddc:	strb	w9, [x8]
  415de0:	ldr	x8, [sp, #16]
  415de4:	stur	x8, [x29, #-8]
  415de8:	ldur	x0, [x29, #-8]
  415dec:	ldp	x29, x30, [sp, #32]
  415df0:	add	sp, sp, #0x30
  415df4:	ret
  415df8:	sub	sp, sp, #0x30
  415dfc:	stp	x29, x30, [sp, #32]
  415e00:	add	x29, sp, #0x20
  415e04:	stur	w0, [x29, #-8]
  415e08:	stur	w1, [x29, #-12]
  415e0c:	str	w2, [sp, #16]
  415e10:	str	w3, [sp, #12]
  415e14:	ldur	w8, [x29, #-12]
  415e18:	cmp	w8, #0x0
  415e1c:	cset	w8, lt  // lt = tstop
  415e20:	mov	w9, #0x0                   	// #0
  415e24:	str	w9, [sp, #8]
  415e28:	tbnz	w8, #0, 415e54 <sqrt@plt+0x14044>
  415e2c:	ldr	w8, [sp, #16]
  415e30:	cmp	w8, #0x0
  415e34:	cset	w8, le
  415e38:	mov	w9, #0x0                   	// #0
  415e3c:	str	w9, [sp, #8]
  415e40:	tbnz	w8, #0, 415e54 <sqrt@plt+0x14044>
  415e44:	ldr	w8, [sp, #12]
  415e48:	cmp	w8, #0x0
  415e4c:	cset	w8, gt
  415e50:	str	w8, [sp, #8]
  415e54:	ldr	w8, [sp, #8]
  415e58:	and	w0, w8, #0x1
  415e5c:	mov	w1, #0xfc                  	// #252
  415e60:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  415e64:	add	x2, x2, #0x90a
  415e68:	bl	408a60 <sqrt@plt+0x6c50>
  415e6c:	ldur	w8, [x29, #-12]
  415e70:	cbnz	w8, 415e7c <sqrt@plt+0x1406c>
  415e74:	stur	wzr, [x29, #-4]
  415e78:	b	415f28 <sqrt@plt+0x14118>
  415e7c:	ldur	w8, [x29, #-8]
  415e80:	cmp	w8, #0x0
  415e84:	cset	w8, lt  // lt = tstop
  415e88:	tbnz	w8, #0, 415edc <sqrt@plt+0x140cc>
  415e8c:	ldur	w8, [x29, #-8]
  415e90:	scvtf	d0, w8
  415e94:	ldur	w8, [x29, #-12]
  415e98:	scvtf	d1, w8
  415e9c:	fmul	d0, d0, d1
  415ea0:	ldr	w8, [sp, #16]
  415ea4:	scvtf	d1, w8
  415ea8:	fdiv	d0, d0, d1
  415eac:	ldr	w8, [sp, #12]
  415eb0:	scvtf	d1, w8
  415eb4:	mov	x9, #0x400000000000        	// #70368744177664
  415eb8:	movk	x9, #0x408f, lsl #48
  415ebc:	fmov	d2, x9
  415ec0:	fdiv	d1, d1, d2
  415ec4:	fmul	d0, d0, d1
  415ec8:	fmov	d1, #5.000000000000000000e-01
  415ecc:	fadd	d0, d0, d1
  415ed0:	fcvtzs	w8, d0
  415ed4:	stur	w8, [x29, #-4]
  415ed8:	b	415f28 <sqrt@plt+0x14118>
  415edc:	ldur	w8, [x29, #-8]
  415ee0:	scvtf	d0, w8
  415ee4:	ldur	w8, [x29, #-12]
  415ee8:	scvtf	d1, w8
  415eec:	fmul	d0, d0, d1
  415ef0:	ldr	w8, [sp, #16]
  415ef4:	scvtf	d1, w8
  415ef8:	fdiv	d0, d0, d1
  415efc:	ldr	w8, [sp, #12]
  415f00:	scvtf	d1, w8
  415f04:	mov	x9, #0x400000000000        	// #70368744177664
  415f08:	movk	x9, #0x408f, lsl #48
  415f0c:	fmov	d2, x9
  415f10:	fdiv	d1, d1, d2
  415f14:	fmul	d0, d0, d1
  415f18:	fmov	d1, #5.000000000000000000e-01
  415f1c:	fsub	d0, d0, d1
  415f20:	fcvtzs	w8, d0
  415f24:	stur	w8, [x29, #-4]
  415f28:	ldur	w0, [x29, #-4]
  415f2c:	ldp	x29, x30, [sp, #32]
  415f30:	add	sp, sp, #0x30
  415f34:	ret
  415f38:	sub	sp, sp, #0x30
  415f3c:	stp	x29, x30, [sp, #32]
  415f40:	add	x29, sp, #0x20
  415f44:	stur	w0, [x29, #-8]
  415f48:	stur	w1, [x29, #-12]
  415f4c:	str	w2, [sp, #16]
  415f50:	ldur	w8, [x29, #-12]
  415f54:	cmp	w8, #0x0
  415f58:	cset	w8, lt  // lt = tstop
  415f5c:	mov	w9, #0x0                   	// #0
  415f60:	str	w9, [sp, #8]
  415f64:	tbnz	w8, #0, 415f78 <sqrt@plt+0x14168>
  415f68:	ldr	w8, [sp, #16]
  415f6c:	cmp	w8, #0x0
  415f70:	cset	w8, gt
  415f74:	str	w8, [sp, #8]
  415f78:	ldr	w8, [sp, #8]
  415f7c:	and	w0, w8, #0x1
  415f80:	mov	w1, #0xea                  	// #234
  415f84:	adrp	x2, 420000 <_ZdlPvm@@Base+0x496c>
  415f88:	add	x2, x2, #0x90a
  415f8c:	bl	408a60 <sqrt@plt+0x6c50>
  415f90:	ldr	w8, [sp, #16]
  415f94:	mov	w9, #0x2                   	// #2
  415f98:	sdiv	w8, w8, w9
  415f9c:	str	w8, [sp, #12]
  415fa0:	ldur	w8, [x29, #-12]
  415fa4:	cbnz	w8, 415fb0 <sqrt@plt+0x141a0>
  415fa8:	stur	wzr, [x29, #-4]
  415fac:	b	4160b4 <sqrt@plt+0x142a4>
  415fb0:	ldur	w8, [x29, #-8]
  415fb4:	cmp	w8, #0x0
  415fb8:	cset	w8, lt  // lt = tstop
  415fbc:	tbnz	w8, #0, 416038 <sqrt@plt+0x14228>
  415fc0:	ldur	w8, [x29, #-8]
  415fc4:	ldr	w9, [sp, #12]
  415fc8:	mov	w10, #0x7fffffff            	// #2147483647
  415fcc:	subs	w9, w10, w9
  415fd0:	ldur	w10, [x29, #-12]
  415fd4:	sdiv	w9, w9, w10
  415fd8:	cmp	w8, w9
  415fdc:	b.gt	416004 <sqrt@plt+0x141f4>
  415fe0:	ldur	w8, [x29, #-8]
  415fe4:	ldur	w9, [x29, #-12]
  415fe8:	mul	w8, w8, w9
  415fec:	ldr	w9, [sp, #12]
  415ff0:	add	w8, w8, w9
  415ff4:	ldr	w9, [sp, #16]
  415ff8:	sdiv	w8, w8, w9
  415ffc:	stur	w8, [x29, #-4]
  416000:	b	4160b4 <sqrt@plt+0x142a4>
  416004:	ldur	w8, [x29, #-8]
  416008:	scvtf	d0, w8
  41600c:	ldur	w8, [x29, #-12]
  416010:	scvtf	d1, w8
  416014:	fmul	d0, d0, d1
  416018:	ldr	w8, [sp, #16]
  41601c:	scvtf	d1, w8
  416020:	fdiv	d0, d0, d1
  416024:	fmov	d1, #5.000000000000000000e-01
  416028:	fadd	d0, d0, d1
  41602c:	fcvtzs	w8, d0
  416030:	stur	w8, [x29, #-4]
  416034:	b	4160b4 <sqrt@plt+0x142a4>
  416038:	ldur	w8, [x29, #-8]
  41603c:	mov	w9, wzr
  416040:	subs	w8, w9, w8
  416044:	ldr	w9, [sp, #12]
  416048:	mov	w10, #0x80000000            	// #-2147483648
  41604c:	subs	w9, w10, w9
  416050:	ldur	w10, [x29, #-12]
  416054:	udiv	w9, w9, w10
  416058:	cmp	w8, w9
  41605c:	b.hi	416084 <sqrt@plt+0x14274>  // b.pmore
  416060:	ldur	w8, [x29, #-8]
  416064:	ldur	w9, [x29, #-12]
  416068:	mul	w8, w8, w9
  41606c:	ldr	w9, [sp, #12]
  416070:	subs	w8, w8, w9
  416074:	ldr	w9, [sp, #16]
  416078:	sdiv	w8, w8, w9
  41607c:	stur	w8, [x29, #-4]
  416080:	b	4160b4 <sqrt@plt+0x142a4>
  416084:	ldur	w8, [x29, #-8]
  416088:	scvtf	d0, w8
  41608c:	ldur	w8, [x29, #-12]
  416090:	scvtf	d1, w8
  416094:	fmul	d0, d0, d1
  416098:	ldr	w8, [sp, #16]
  41609c:	scvtf	d1, w8
  4160a0:	fdiv	d0, d0, d1
  4160a4:	fmov	d1, #5.000000000000000000e-01
  4160a8:	fsub	d0, d0, d1
  4160ac:	fcvtzs	w8, d0
  4160b0:	stur	w8, [x29, #-4]
  4160b4:	ldur	w0, [x29, #-4]
  4160b8:	ldp	x29, x30, [sp, #32]
  4160bc:	add	sp, sp, #0x30
  4160c0:	ret
  4160c4:	stp	x29, x30, [sp, #-32]!
  4160c8:	str	x28, [sp, #16]
  4160cc:	mov	x29, sp
  4160d0:	sub	sp, sp, #0x1f0
  4160d4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  4160d8:	add	x0, x0, #0x944
  4160dc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4160e0:	add	x8, x8, #0x58
  4160e4:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x296c>
  4160e8:	add	x9, x9, #0xac4
  4160ec:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4160f0:	add	x10, x10, #0x98
  4160f4:	adrp	x11, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4160f8:	add	x11, x11, #0xa0
  4160fc:	adrp	x12, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416100:	add	x12, x12, #0x30
  416104:	adrp	x13, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416108:	add	x13, x13, #0xb0
  41610c:	sub	x1, x29, #0x18
  416110:	stur	wzr, [x29, #-8]
  416114:	str	x8, [sp, #192]
  416118:	str	x9, [sp, #184]
  41611c:	str	x10, [sp, #176]
  416120:	str	x11, [sp, #168]
  416124:	str	x12, [sp, #160]
  416128:	str	x13, [sp, #152]
  41612c:	bl	417234 <sqrt@plt+0x15424>
  416130:	stur	x0, [x29, #-16]
  416134:	cbnz	x0, 416158 <sqrt@plt+0x14348>
  416138:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  41613c:	add	x0, x0, #0xc1e
  416140:	ldr	x1, [sp, #160]
  416144:	ldr	x2, [sp, #160]
  416148:	ldr	x3, [sp, #160]
  41614c:	bl	412650 <sqrt@plt+0x10840>
  416150:	stur	wzr, [x29, #-4]
  416154:	b	416fe4 <sqrt@plt+0x151d4>
  416158:	ldur	x1, [x29, #-16]
  41615c:	ldur	x2, [x29, #-24]
  416160:	sub	x0, x29, #0x40
  416164:	adrp	x8, 412000 <sqrt@plt+0x101f0>
  416168:	add	x8, x8, #0xaa0
  41616c:	blr	x8
  416170:	mov	w9, #0x1                   	// #1
  416174:	stur	w9, [x29, #-40]
  416178:	ldr	x8, [sp, #192]
  41617c:	str	wzr, [x8]
  416180:	sub	x0, x29, #0x40
  416184:	bl	412b4c <sqrt@plt+0x10d3c>
  416188:	str	w0, [sp, #148]
  41618c:	b	416190 <sqrt@plt+0x14380>
  416190:	ldr	w8, [sp, #148]
  416194:	cbz	w8, 416e08 <sqrt@plt+0x14ff8>
  416198:	sub	x8, x29, #0x40
  41619c:	ldr	x0, [x8, #32]
  4161a0:	ldr	x1, [sp, #184]
  4161a4:	bl	401ae0 <strtok@plt>
  4161a8:	stur	x0, [x29, #-88]
  4161ac:	stur	wzr, [x29, #-92]
  4161b0:	stur	wzr, [x29, #-96]
  4161b4:	ldur	w8, [x29, #-92]
  4161b8:	mov	w9, #0x0                   	// #0
  4161bc:	str	w9, [sp, #144]
  4161c0:	cbnz	w8, 4161d8 <sqrt@plt+0x143c8>
  4161c4:	ldur	w8, [x29, #-96]
  4161c8:	mov	w9, w8
  4161cc:	cmp	x9, #0xa
  4161d0:	cset	w8, cc  // cc = lo, ul, last
  4161d4:	str	w8, [sp, #144]
  4161d8:	ldr	w8, [sp, #144]
  4161dc:	tbnz	w8, #0, 4161e4 <sqrt@plt+0x143d4>
  4161e0:	b	416248 <sqrt@plt+0x14438>
  4161e4:	ldur	w8, [x29, #-96]
  4161e8:	mov	w9, w8
  4161ec:	mov	x10, #0x10                  	// #16
  4161f0:	mul	x9, x10, x9
  4161f4:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  4161f8:	add	x10, x10, #0x650
  4161fc:	add	x9, x10, x9
  416200:	ldr	x0, [x9]
  416204:	ldur	x1, [x29, #-88]
  416208:	bl	401ca0 <strcmp@plt>
  41620c:	cbnz	w0, 416238 <sqrt@plt+0x14428>
  416210:	mov	w8, #0x1                   	// #1
  416214:	stur	w8, [x29, #-92]
  416218:	b	416238 <sqrt@plt+0x14428>
  41621c:	stur	x0, [x29, #-72]
  416220:	stur	w1, [x29, #-76]
  416224:	sub	x0, x29, #0x40
  416228:	adrp	x8, 412000 <sqrt@plt+0x101f0>
  41622c:	add	x8, x8, #0xae8
  416230:	blr	x8
  416234:	b	416ff8 <sqrt@plt+0x151e8>
  416238:	ldur	w8, [x29, #-96]
  41623c:	add	w8, w8, #0x1
  416240:	stur	w8, [x29, #-96]
  416244:	b	4161b4 <sqrt@plt+0x143a4>
  416248:	ldur	w8, [x29, #-92]
  41624c:	cbz	w8, 416338 <sqrt@plt+0x14528>
  416250:	mov	x8, xzr
  416254:	mov	x0, x8
  416258:	ldr	x1, [sp, #184]
  41625c:	bl	401ae0 <strtok@plt>
  416260:	stur	x0, [x29, #-104]
  416264:	ldur	x8, [x29, #-104]
  416268:	cbnz	x8, 4162ac <sqrt@plt+0x1449c>
  41626c:	ldur	x1, [x29, #-88]
  416270:	sub	x0, x29, #0x78
  416274:	bl	412278 <sqrt@plt+0x10468>
  416278:	b	41627c <sqrt@plt+0x1446c>
  41627c:	sub	x0, x29, #0x40
  416280:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416284:	add	x1, x1, #0xc35
  416288:	sub	x2, x29, #0x78
  41628c:	ldr	x3, [sp, #160]
  416290:	ldr	x4, [sp, #160]
  416294:	bl	412d68 <sqrt@plt+0x10f58>
  416298:	b	41629c <sqrt@plt+0x1448c>
  41629c:	stur	wzr, [x29, #-4]
  4162a0:	mov	w8, #0x1                   	// #1
  4162a4:	stur	w8, [x29, #-124]
  4162a8:	b	416fd4 <sqrt@plt+0x151c4>
  4162ac:	ldur	w8, [x29, #-96]
  4162b0:	subs	w8, w8, #0x1
  4162b4:	mov	w9, w8
  4162b8:	ubfx	x9, x9, #0, #32
  4162bc:	mov	x10, #0x10                  	// #16
  4162c0:	mul	x9, x10, x9
  4162c4:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  4162c8:	add	x10, x10, #0x650
  4162cc:	add	x9, x10, x9
  4162d0:	ldr	x9, [x9, #8]
  4162d4:	stur	x9, [x29, #-136]
  4162d8:	ldur	x0, [x29, #-104]
  4162dc:	ldur	x2, [x29, #-136]
  4162e0:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4162e4:	add	x1, x1, #0xaf4
  4162e8:	bl	401c00 <__isoc99_sscanf@plt>
  4162ec:	cmp	w0, #0x1
  4162f0:	b.eq	416334 <sqrt@plt+0x14524>  // b.none
  4162f4:	ldur	x1, [x29, #-104]
  4162f8:	sub	x0, x29, #0x98
  4162fc:	bl	412278 <sqrt@plt+0x10468>
  416300:	b	416304 <sqrt@plt+0x144f4>
  416304:	sub	x0, x29, #0x40
  416308:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41630c:	add	x1, x1, #0xc54
  416310:	sub	x2, x29, #0x98
  416314:	ldr	x3, [sp, #160]
  416318:	ldr	x4, [sp, #160]
  41631c:	bl	412d68 <sqrt@plt+0x10f58>
  416320:	b	416324 <sqrt@plt+0x14514>
  416324:	stur	wzr, [x29, #-4]
  416328:	mov	w8, #0x1                   	// #1
  41632c:	stur	w8, [x29, #-124]
  416330:	b	416fd4 <sqrt@plt+0x151c4>
  416334:	b	416e04 <sqrt@plt+0x14ff4>
  416338:	ldur	x1, [x29, #-88]
  41633c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416340:	add	x0, x0, #0xc64
  416344:	bl	401ca0 <strcmp@plt>
  416348:	cbnz	w0, 4163d8 <sqrt@plt+0x145c8>
  41634c:	mov	x8, xzr
  416350:	mov	x0, x8
  416354:	ldr	x1, [sp, #184]
  416358:	bl	401ae0 <strtok@plt>
  41635c:	stur	x0, [x29, #-88]
  416360:	ldur	x8, [x29, #-88]
  416364:	cbnz	x8, 416398 <sqrt@plt+0x14588>
  416368:	sub	x0, x29, #0x40
  41636c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416370:	add	x1, x1, #0xc6b
  416374:	ldr	x2, [sp, #160]
  416378:	ldr	x3, [sp, #160]
  41637c:	ldr	x4, [sp, #160]
  416380:	bl	412d68 <sqrt@plt+0x10f58>
  416384:	b	416388 <sqrt@plt+0x14578>
  416388:	stur	wzr, [x29, #-4]
  41638c:	mov	w8, #0x1                   	// #1
  416390:	stur	w8, [x29, #-124]
  416394:	b	416fd4 <sqrt@plt+0x151c4>
  416398:	ldur	x0, [x29, #-88]
  41639c:	bl	4019e0 <strlen@plt>
  4163a0:	add	x0, x0, #0x1
  4163a4:	bl	401980 <_Znam@plt>
  4163a8:	str	x0, [sp, #136]
  4163ac:	b	4163b0 <sqrt@plt+0x145a0>
  4163b0:	ldr	x8, [sp, #136]
  4163b4:	stur	x8, [x29, #-160]
  4163b8:	ldur	x0, [x29, #-160]
  4163bc:	ldur	x1, [x29, #-88]
  4163c0:	bl	401ad0 <strcpy@plt>
  4163c4:	ldur	x8, [x29, #-160]
  4163c8:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4163cc:	add	x9, x9, #0xa8
  4163d0:	str	x8, [x9]
  4163d4:	b	416e04 <sqrt@plt+0x14ff4>
  4163d8:	ldur	x1, [x29, #-88]
  4163dc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  4163e0:	add	x0, x0, #0xcf4
  4163e4:	bl	401ca0 <strcmp@plt>
  4163e8:	cbnz	w0, 416614 <sqrt@plt+0x14804>
  4163ec:	mov	x8, xzr
  4163f0:	mov	x0, x8
  4163f4:	ldr	x1, [sp, #184]
  4163f8:	bl	401ae0 <strtok@plt>
  4163fc:	stur	x0, [x29, #-88]
  416400:	ldur	x8, [x29, #-88]
  416404:	cbz	x8, 416434 <sqrt@plt+0x14624>
  416408:	ldur	x0, [x29, #-88]
  41640c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416410:	add	x1, x1, #0xaf4
  416414:	sub	x2, x29, #0x8
  416418:	bl	401c00 <__isoc99_sscanf@plt>
  41641c:	cmp	w0, #0x1
  416420:	b.ne	416434 <sqrt@plt+0x14624>  // b.any
  416424:	ldur	w8, [x29, #-8]
  416428:	cmp	w8, #0x0
  41642c:	cset	w8, gt
  416430:	tbnz	w8, #0, 416474 <sqrt@plt+0x14664>
  416434:	ldur	x1, [x29, #-88]
  416438:	sub	x0, x29, #0xb0
  41643c:	bl	412278 <sqrt@plt+0x10468>
  416440:	b	416444 <sqrt@plt+0x14634>
  416444:	sub	x0, x29, #0x40
  416448:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41644c:	add	x1, x1, #0xc8f
  416450:	sub	x2, x29, #0xb0
  416454:	ldr	x3, [sp, #160]
  416458:	ldr	x4, [sp, #160]
  41645c:	bl	412d68 <sqrt@plt+0x10f58>
  416460:	b	416464 <sqrt@plt+0x14654>
  416464:	stur	wzr, [x29, #-4]
  416468:	mov	w8, #0x1                   	// #1
  41646c:	stur	w8, [x29, #-124]
  416470:	b	416fd4 <sqrt@plt+0x151c4>
  416474:	ldur	w8, [x29, #-8]
  416478:	add	w8, w8, #0x1
  41647c:	mov	w0, w8
  416480:	sxtw	x9, w0
  416484:	mov	x10, #0x8                   	// #8
  416488:	mov	w11, #0x8                   	// #8
  41648c:	smull	x12, w8, w11
  416490:	umulh	x9, x9, x10
  416494:	mov	x10, #0xffffffffffffffff    	// #-1
  416498:	cmp	x9, #0x0
  41649c:	csel	x0, x10, x12, ne  // ne = any
  4164a0:	bl	401980 <_Znam@plt>
  4164a4:	str	x0, [sp, #128]
  4164a8:	b	4164ac <sqrt@plt+0x1469c>
  4164ac:	ldr	x8, [sp, #128]
  4164b0:	ldr	x9, [sp, #176]
  4164b4:	str	x8, [x9]
  4164b8:	stur	wzr, [x29, #-180]
  4164bc:	ldur	w8, [x29, #-180]
  4164c0:	ldur	w9, [x29, #-8]
  4164c4:	cmp	w8, w9
  4164c8:	b.ge	4165a4 <sqrt@plt+0x14794>  // b.tcont
  4164cc:	mov	x8, xzr
  4164d0:	mov	x0, x8
  4164d4:	ldr	x1, [sp, #184]
  4164d8:	bl	401ae0 <strtok@plt>
  4164dc:	stur	x0, [x29, #-88]
  4164e0:	ldur	x8, [x29, #-88]
  4164e4:	cbnz	x8, 416548 <sqrt@plt+0x14738>
  4164e8:	sub	x0, x29, #0x40
  4164ec:	bl	412b4c <sqrt@plt+0x10d3c>
  4164f0:	str	w0, [sp, #124]
  4164f4:	b	4164f8 <sqrt@plt+0x146e8>
  4164f8:	ldr	w8, [sp, #124]
  4164fc:	cbnz	w8, 416530 <sqrt@plt+0x14720>
  416500:	sub	x0, x29, #0x40
  416504:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416508:	add	x1, x1, #0xca8
  41650c:	ldr	x2, [sp, #160]
  416510:	ldr	x3, [sp, #160]
  416514:	ldr	x4, [sp, #160]
  416518:	bl	412d68 <sqrt@plt+0x10f58>
  41651c:	b	416520 <sqrt@plt+0x14710>
  416520:	stur	wzr, [x29, #-4]
  416524:	mov	w8, #0x1                   	// #1
  416528:	stur	w8, [x29, #-124]
  41652c:	b	416fd4 <sqrt@plt+0x151c4>
  416530:	sub	x8, x29, #0x40
  416534:	ldr	x0, [x8, #32]
  416538:	ldr	x1, [sp, #184]
  41653c:	bl	401ae0 <strtok@plt>
  416540:	stur	x0, [x29, #-88]
  416544:	b	4164e0 <sqrt@plt+0x146d0>
  416548:	ldur	x0, [x29, #-88]
  41654c:	bl	4019e0 <strlen@plt>
  416550:	add	x0, x0, #0x1
  416554:	bl	401980 <_Znam@plt>
  416558:	str	x0, [sp, #112]
  41655c:	b	416560 <sqrt@plt+0x14750>
  416560:	ldr	x8, [sp, #112]
  416564:	stur	x8, [x29, #-192]
  416568:	ldur	x0, [x29, #-192]
  41656c:	ldur	x1, [x29, #-88]
  416570:	bl	401ad0 <strcpy@plt>
  416574:	ldur	x8, [x29, #-192]
  416578:	ldr	x9, [sp, #176]
  41657c:	ldr	x10, [x9]
  416580:	ldursw	x11, [x29, #-180]
  416584:	mov	x12, #0x8                   	// #8
  416588:	mul	x11, x12, x11
  41658c:	add	x10, x10, x11
  416590:	str	x8, [x10]
  416594:	ldur	w8, [x29, #-180]
  416598:	add	w8, w8, #0x1
  41659c:	stur	w8, [x29, #-180]
  4165a0:	b	4164bc <sqrt@plt+0x146ac>
  4165a4:	mov	x8, xzr
  4165a8:	mov	x0, x8
  4165ac:	ldr	x1, [sp, #184]
  4165b0:	bl	401ae0 <strtok@plt>
  4165b4:	stur	x0, [x29, #-88]
  4165b8:	ldur	x8, [x29, #-88]
  4165bc:	cbz	x8, 4165f0 <sqrt@plt+0x147e0>
  4165c0:	sub	x0, x29, #0x40
  4165c4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4165c8:	add	x1, x1, #0xcd0
  4165cc:	ldr	x2, [sp, #160]
  4165d0:	ldr	x3, [sp, #160]
  4165d4:	ldr	x4, [sp, #160]
  4165d8:	bl	412d68 <sqrt@plt+0x10f58>
  4165dc:	b	4165e0 <sqrt@plt+0x147d0>
  4165e0:	stur	wzr, [x29, #-4]
  4165e4:	mov	w8, #0x1                   	// #1
  4165e8:	stur	w8, [x29, #-124]
  4165ec:	b	416fd4 <sqrt@plt+0x151c4>
  4165f0:	ldr	x8, [sp, #176]
  4165f4:	ldr	x9, [x8]
  4165f8:	ldursw	x10, [x29, #-8]
  4165fc:	mov	x11, #0x8                   	// #8
  416600:	mul	x10, x11, x10
  416604:	add	x9, x9, x10
  416608:	mov	x10, xzr
  41660c:	str	x10, [x9]
  416610:	b	416e04 <sqrt@plt+0x14ff4>
  416614:	ldur	x1, [x29, #-88]
  416618:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  41661c:	add	x0, x0, #0xcfa
  416620:	bl	401ca0 <strcmp@plt>
  416624:	cbnz	w0, 416758 <sqrt@plt+0x14948>
  416628:	mov	x8, xzr
  41662c:	mov	x0, x8
  416630:	ldr	x1, [sp, #184]
  416634:	bl	401ae0 <strtok@plt>
  416638:	stur	x0, [x29, #-88]
  41663c:	ldur	x8, [x29, #-88]
  416640:	cbnz	x8, 416674 <sqrt@plt+0x14864>
  416644:	sub	x0, x29, #0x40
  416648:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41664c:	add	x1, x1, #0xd04
  416650:	ldr	x2, [sp, #160]
  416654:	ldr	x3, [sp, #160]
  416658:	ldr	x4, [sp, #160]
  41665c:	bl	412d68 <sqrt@plt+0x10f58>
  416660:	b	416664 <sqrt@plt+0x14854>
  416664:	stur	wzr, [x29, #-4]
  416668:	mov	w8, #0x1                   	// #1
  41666c:	stur	w8, [x29, #-124]
  416670:	b	416fd4 <sqrt@plt+0x151c4>
  416674:	stur	wzr, [x29, #-196]
  416678:	ldur	x8, [x29, #-88]
  41667c:	cbz	x8, 41671c <sqrt@plt+0x1490c>
  416680:	ldur	x0, [x29, #-88]
  416684:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416688:	add	x1, x1, #0x68
  41668c:	sub	x2, x29, #0xd8
  416690:	sub	x3, x29, #0xd0
  416694:	bl	415a90 <sqrt@plt+0x13c80>
  416698:	str	w0, [sp, #108]
  41669c:	b	4166a0 <sqrt@plt+0x14890>
  4166a0:	ldr	w8, [sp, #108]
  4166a4:	cbz	w8, 416704 <sqrt@plt+0x148f4>
  4166a8:	ldur	d0, [x29, #-208]
  4166ac:	ldr	x8, [sp, #192]
  4166b0:	ldr	w9, [x8]
  4166b4:	scvtf	d1, w9
  4166b8:	fmul	d0, d0, d1
  4166bc:	fmov	d1, #5.000000000000000000e-01
  4166c0:	fadd	d0, d0, d1
  4166c4:	fcvtzs	w9, d0
  4166c8:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4166cc:	add	x10, x10, #0x60
  4166d0:	str	w9, [x10]
  4166d4:	ldur	d0, [x29, #-216]
  4166d8:	ldr	w9, [x8]
  4166dc:	scvtf	d2, w9
  4166e0:	fmul	d0, d0, d2
  4166e4:	fadd	d0, d0, d1
  4166e8:	fcvtzs	w9, d0
  4166ec:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4166f0:	add	x10, x10, #0x64
  4166f4:	str	w9, [x10]
  4166f8:	mov	w9, #0x1                   	// #1
  4166fc:	stur	w9, [x29, #-196]
  416700:	b	41671c <sqrt@plt+0x1490c>
  416704:	mov	x8, xzr
  416708:	mov	x0, x8
  41670c:	ldr	x1, [sp, #184]
  416710:	bl	401ae0 <strtok@plt>
  416714:	stur	x0, [x29, #-88]
  416718:	b	416678 <sqrt@plt+0x14868>
  41671c:	ldur	w8, [x29, #-196]
  416720:	cbnz	w8, 416754 <sqrt@plt+0x14944>
  416724:	sub	x0, x29, #0x40
  416728:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41672c:	add	x1, x1, #0xd2b
  416730:	ldr	x2, [sp, #160]
  416734:	ldr	x3, [sp, #160]
  416738:	ldr	x4, [sp, #160]
  41673c:	bl	412d68 <sqrt@plt+0x10f58>
  416740:	b	416744 <sqrt@plt+0x14934>
  416744:	stur	wzr, [x29, #-4]
  416748:	mov	w8, #0x1                   	// #1
  41674c:	stur	w8, [x29, #-124]
  416750:	b	416fd4 <sqrt@plt+0x151c4>
  416754:	b	416e04 <sqrt@plt+0x14ff4>
  416758:	ldur	x1, [x29, #-88]
  41675c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416760:	add	x0, x0, #0xd3a
  416764:	bl	401ca0 <strcmp@plt>
  416768:	cbnz	w0, 416780 <sqrt@plt+0x14970>
  41676c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416770:	add	x8, x8, #0x80
  416774:	mov	w9, #0x1                   	// #1
  416778:	str	w9, [x8]
  41677c:	b	416e04 <sqrt@plt+0x14ff4>
  416780:	ldur	x1, [x29, #-88]
  416784:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416788:	add	x0, x0, #0xd4e
  41678c:	bl	401ca0 <strcmp@plt>
  416790:	cbnz	w0, 4167a8 <sqrt@plt+0x14998>
  416794:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416798:	add	x8, x8, #0x7c
  41679c:	mov	w9, #0x1                   	// #1
  4167a0:	str	w9, [x8]
  4167a4:	b	416e04 <sqrt@plt+0x14ff4>
  4167a8:	ldur	x1, [x29, #-88]
  4167ac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  4167b0:	add	x0, x0, #0xdae
  4167b4:	bl	401ca0 <strcmp@plt>
  4167b8:	cbnz	w0, 416a50 <sqrt@plt+0x14c40>
  4167bc:	mov	w8, #0x10                  	// #16
  4167c0:	stur	w8, [x29, #-220]
  4167c4:	ldursw	x9, [x29, #-220]
  4167c8:	mov	x10, #0x4                   	// #4
  4167cc:	mul	x11, x9, x10
  4167d0:	umulh	x9, x9, x10
  4167d4:	mov	x10, #0xffffffffffffffff    	// #-1
  4167d8:	cmp	x9, #0x0
  4167dc:	csel	x0, x10, x11, ne  // ne = any
  4167e0:	bl	401980 <_Znam@plt>
  4167e4:	str	x0, [sp, #96]
  4167e8:	b	4167ec <sqrt@plt+0x149dc>
  4167ec:	ldr	x8, [sp, #96]
  4167f0:	ldr	x9, [sp, #168]
  4167f4:	str	x8, [x9]
  4167f8:	stur	wzr, [x29, #-224]
  4167fc:	mov	x8, xzr
  416800:	mov	x0, x8
  416804:	ldr	x1, [sp, #184]
  416808:	bl	401ae0 <strtok@plt>
  41680c:	stur	x0, [x29, #-88]
  416810:	ldur	x8, [x29, #-88]
  416814:	cbnz	x8, 416878 <sqrt@plt+0x14a68>
  416818:	sub	x0, x29, #0x40
  41681c:	bl	412b4c <sqrt@plt+0x10d3c>
  416820:	str	w0, [sp, #92]
  416824:	b	416828 <sqrt@plt+0x14a18>
  416828:	ldr	w8, [sp, #92]
  41682c:	cbnz	w8, 416860 <sqrt@plt+0x14a50>
  416830:	sub	x0, x29, #0x40
  416834:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416838:	add	x1, x1, #0xd5d
  41683c:	ldr	x2, [sp, #160]
  416840:	ldr	x3, [sp, #160]
  416844:	ldr	x4, [sp, #160]
  416848:	bl	412d68 <sqrt@plt+0x10f58>
  41684c:	b	416850 <sqrt@plt+0x14a40>
  416850:	stur	wzr, [x29, #-4]
  416854:	mov	w8, #0x1                   	// #1
  416858:	stur	w8, [x29, #-124]
  41685c:	b	416fd4 <sqrt@plt+0x151c4>
  416860:	sub	x8, x29, #0x40
  416864:	ldr	x0, [x8, #32]
  416868:	ldr	x1, [sp, #184]
  41686c:	bl	401ae0 <strtok@plt>
  416870:	stur	x0, [x29, #-88]
  416874:	b	416810 <sqrt@plt+0x14a00>
  416878:	ldur	x0, [x29, #-88]
  41687c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416880:	add	x1, x1, #0xd85
  416884:	sub	x2, x29, #0xe4
  416888:	sub	x3, x29, #0xe8
  41688c:	bl	401c00 <__isoc99_sscanf@plt>
  416890:	cmp	w0, #0x1
  416894:	str	w0, [sp, #88]
  416898:	b.eq	4168b0 <sqrt@plt+0x14aa0>  // b.none
  41689c:	b	4168a0 <sqrt@plt+0x14a90>
  4168a0:	ldr	w8, [sp, #88]
  4168a4:	cmp	w8, #0x2
  4168a8:	b.eq	4168b8 <sqrt@plt+0x14aa8>  // b.none
  4168ac:	b	4168dc <sqrt@plt+0x14acc>
  4168b0:	ldur	w8, [x29, #-228]
  4168b4:	stur	w8, [x29, #-232]
  4168b8:	ldur	w8, [x29, #-228]
  4168bc:	ldur	w9, [x29, #-232]
  4168c0:	cmp	w8, w9
  4168c4:	b.gt	4168dc <sqrt@plt+0x14acc>
  4168c8:	ldur	w8, [x29, #-228]
  4168cc:	cmp	w8, #0x0
  4168d0:	cset	w8, lt  // lt = tstop
  4168d4:	tbnz	w8, #0, 4168dc <sqrt@plt+0x14acc>
  4168d8:	b	41691c <sqrt@plt+0x14b0c>
  4168dc:	ldur	x1, [x29, #-88]
  4168e0:	add	x0, sp, #0xf8
  4168e4:	bl	412278 <sqrt@plt+0x10468>
  4168e8:	b	4168ec <sqrt@plt+0x14adc>
  4168ec:	sub	x0, x29, #0x40
  4168f0:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4168f4:	add	x1, x1, #0xd8b
  4168f8:	add	x2, sp, #0xf8
  4168fc:	ldr	x3, [sp, #160]
  416900:	ldr	x4, [sp, #160]
  416904:	bl	412d68 <sqrt@plt+0x10f58>
  416908:	b	41690c <sqrt@plt+0x14afc>
  41690c:	stur	wzr, [x29, #-4]
  416910:	mov	w8, #0x1                   	// #1
  416914:	stur	w8, [x29, #-124]
  416918:	b	416fd4 <sqrt@plt+0x151c4>
  41691c:	ldur	w8, [x29, #-224]
  416920:	add	w8, w8, #0x2
  416924:	ldur	w9, [x29, #-220]
  416928:	cmp	w8, w9
  41692c:	b.le	4169c0 <sqrt@plt+0x14bb0>
  416930:	ldr	x8, [sp, #168]
  416934:	ldr	x9, [x8]
  416938:	str	x9, [sp, #240]
  41693c:	ldur	w10, [x29, #-220]
  416940:	mov	w11, #0x2                   	// #2
  416944:	mul	w10, w10, w11
  416948:	mov	w0, w10
  41694c:	sxtw	x9, w0
  416950:	mov	x12, #0x4                   	// #4
  416954:	mov	w11, #0x4                   	// #4
  416958:	smull	x13, w10, w11
  41695c:	umulh	x9, x9, x12
  416960:	mov	x12, #0xffffffffffffffff    	// #-1
  416964:	cmp	x9, #0x0
  416968:	csel	x0, x12, x13, ne  // ne = any
  41696c:	bl	401980 <_Znam@plt>
  416970:	str	x0, [sp, #80]
  416974:	b	416978 <sqrt@plt+0x14b68>
  416978:	ldr	x8, [sp, #80]
  41697c:	ldr	x9, [sp, #168]
  416980:	str	x8, [x9]
  416984:	ldr	x0, [x9]
  416988:	ldr	x1, [sp, #240]
  41698c:	ldursw	x10, [x29, #-220]
  416990:	mov	x11, #0x4                   	// #4
  416994:	mul	x2, x10, x11
  416998:	bl	4019a0 <memcpy@plt>
  41699c:	ldur	w12, [x29, #-220]
  4169a0:	mov	w13, #0x2                   	// #2
  4169a4:	mul	w12, w12, w13
  4169a8:	stur	w12, [x29, #-220]
  4169ac:	ldr	x8, [sp, #240]
  4169b0:	str	x8, [sp, #72]
  4169b4:	cbz	x8, 4169c0 <sqrt@plt+0x14bb0>
  4169b8:	ldr	x0, [sp, #72]
  4169bc:	bl	401c60 <_ZdaPv@plt>
  4169c0:	ldur	w8, [x29, #-228]
  4169c4:	ldr	x9, [sp, #168]
  4169c8:	ldr	x10, [x9]
  4169cc:	ldursw	x11, [x29, #-224]
  4169d0:	mov	w12, w11
  4169d4:	add	w12, w12, #0x1
  4169d8:	stur	w12, [x29, #-224]
  4169dc:	str	w8, [x10, x11, lsl #2]
  4169e0:	ldur	w8, [x29, #-228]
  4169e4:	cbnz	w8, 4169ec <sqrt@plt+0x14bdc>
  4169e8:	b	416a10 <sqrt@plt+0x14c00>
  4169ec:	ldur	w8, [x29, #-232]
  4169f0:	ldr	x9, [sp, #168]
  4169f4:	ldr	x10, [x9]
  4169f8:	ldursw	x11, [x29, #-224]
  4169fc:	mov	w12, w11
  416a00:	add	w12, w12, #0x1
  416a04:	stur	w12, [x29, #-224]
  416a08:	str	w8, [x10, x11, lsl #2]
  416a0c:	b	4167fc <sqrt@plt+0x149ec>
  416a10:	ldur	w8, [x29, #-224]
  416a14:	cmp	w8, #0x1
  416a18:	b.ne	416a4c <sqrt@plt+0x14c3c>  // b.any
  416a1c:	sub	x0, x29, #0x40
  416a20:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416a24:	add	x1, x1, #0xd9f
  416a28:	ldr	x2, [sp, #160]
  416a2c:	ldr	x3, [sp, #160]
  416a30:	ldr	x4, [sp, #160]
  416a34:	bl	412d68 <sqrt@plt+0x10f58>
  416a38:	b	416a3c <sqrt@plt+0x14c2c>
  416a3c:	stur	wzr, [x29, #-4]
  416a40:	mov	w8, #0x1                   	// #1
  416a44:	stur	w8, [x29, #-124]
  416a48:	b	416fd4 <sqrt@plt+0x151c4>
  416a4c:	b	416e04 <sqrt@plt+0x14ff4>
  416a50:	ldur	x1, [x29, #-88]
  416a54:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416a58:	add	x0, x0, #0xdb4
  416a5c:	bl	401ca0 <strcmp@plt>
  416a60:	cbnz	w0, 416c74 <sqrt@plt+0x14e64>
  416a64:	mov	w8, #0x5                   	// #5
  416a68:	str	w8, [sp, #236]
  416a6c:	ldrsw	x9, [sp, #236]
  416a70:	mov	x10, #0x8                   	// #8
  416a74:	mul	x11, x9, x10
  416a78:	umulh	x9, x9, x10
  416a7c:	mov	x10, #0xffffffffffffffff    	// #-1
  416a80:	cmp	x9, #0x0
  416a84:	csel	x0, x10, x11, ne  // ne = any
  416a88:	bl	401980 <_Znam@plt>
  416a8c:	str	x0, [sp, #64]
  416a90:	b	416a94 <sqrt@plt+0x14c84>
  416a94:	ldr	x8, [sp, #64]
  416a98:	ldr	x9, [sp, #152]
  416a9c:	str	x8, [x9]
  416aa0:	str	wzr, [sp, #232]
  416aa4:	ldr	w8, [sp, #232]
  416aa8:	ldr	w9, [sp, #236]
  416aac:	cmp	w8, w9
  416ab0:	b.ge	416ae4 <sqrt@plt+0x14cd4>  // b.tcont
  416ab4:	ldr	x8, [sp, #152]
  416ab8:	ldr	x9, [x8]
  416abc:	ldrsw	x10, [sp, #232]
  416ac0:	mov	x11, #0x8                   	// #8
  416ac4:	mul	x10, x11, x10
  416ac8:	add	x9, x9, x10
  416acc:	mov	x10, xzr
  416ad0:	str	x10, [x9]
  416ad4:	ldr	w8, [sp, #232]
  416ad8:	add	w8, w8, #0x1
  416adc:	str	w8, [sp, #232]
  416ae0:	b	416aa4 <sqrt@plt+0x14c94>
  416ae4:	str	wzr, [sp, #228]
  416ae8:	mov	x8, xzr
  416aec:	mov	x0, x8
  416af0:	ldr	x1, [sp, #184]
  416af4:	bl	401ae0 <strtok@plt>
  416af8:	stur	x0, [x29, #-88]
  416afc:	ldur	x8, [x29, #-88]
  416b00:	cbnz	x8, 416b08 <sqrt@plt+0x14cf8>
  416b04:	b	416c70 <sqrt@plt+0x14e60>
  416b08:	ldr	w8, [sp, #228]
  416b0c:	add	w8, w8, #0x1
  416b10:	ldr	w9, [sp, #236]
  416b14:	cmp	w8, w9
  416b18:	b.lt	416c14 <sqrt@plt+0x14e04>  // b.tstop
  416b1c:	ldr	x8, [sp, #152]
  416b20:	ldr	x9, [x8]
  416b24:	str	x9, [sp, #216]
  416b28:	ldr	w10, [sp, #236]
  416b2c:	mov	w11, #0x2                   	// #2
  416b30:	mul	w10, w10, w11
  416b34:	str	w10, [sp, #236]
  416b38:	ldrsw	x9, [sp, #236]
  416b3c:	mov	x12, #0x8                   	// #8
  416b40:	mul	x13, x9, x12
  416b44:	umulh	x9, x9, x12
  416b48:	mov	x12, #0xffffffffffffffff    	// #-1
  416b4c:	cmp	x9, #0x0
  416b50:	csel	x0, x12, x13, ne  // ne = any
  416b54:	bl	401980 <_Znam@plt>
  416b58:	str	x0, [sp, #56]
  416b5c:	b	416b60 <sqrt@plt+0x14d50>
  416b60:	ldr	x8, [sp, #56]
  416b64:	ldr	x9, [sp, #152]
  416b68:	str	x8, [x9]
  416b6c:	str	wzr, [sp, #232]
  416b70:	ldr	w8, [sp, #232]
  416b74:	ldr	w9, [sp, #228]
  416b78:	cmp	w8, w9
  416b7c:	b.ge	416bc0 <sqrt@plt+0x14db0>  // b.tcont
  416b80:	ldr	x8, [sp, #216]
  416b84:	ldrsw	x9, [sp, #232]
  416b88:	mov	x10, #0x8                   	// #8
  416b8c:	mul	x9, x10, x9
  416b90:	add	x8, x8, x9
  416b94:	ldr	x8, [x8]
  416b98:	ldr	x9, [sp, #152]
  416b9c:	ldr	x11, [x9]
  416ba0:	ldrsw	x12, [sp, #232]
  416ba4:	mul	x10, x10, x12
  416ba8:	add	x10, x11, x10
  416bac:	str	x8, [x10]
  416bb0:	ldr	w8, [sp, #232]
  416bb4:	add	w8, w8, #0x1
  416bb8:	str	w8, [sp, #232]
  416bbc:	b	416b70 <sqrt@plt+0x14d60>
  416bc0:	ldr	w8, [sp, #232]
  416bc4:	ldr	w9, [sp, #236]
  416bc8:	cmp	w8, w9
  416bcc:	b.ge	416c00 <sqrt@plt+0x14df0>  // b.tcont
  416bd0:	ldr	x8, [sp, #152]
  416bd4:	ldr	x9, [x8]
  416bd8:	ldrsw	x10, [sp, #232]
  416bdc:	mov	x11, #0x8                   	// #8
  416be0:	mul	x10, x11, x10
  416be4:	add	x9, x9, x10
  416be8:	mov	x10, xzr
  416bec:	str	x10, [x9]
  416bf0:	ldr	w8, [sp, #232]
  416bf4:	add	w8, w8, #0x1
  416bf8:	str	w8, [sp, #232]
  416bfc:	b	416bc0 <sqrt@plt+0x14db0>
  416c00:	ldr	x8, [sp, #216]
  416c04:	str	x8, [sp, #48]
  416c08:	cbz	x8, 416c14 <sqrt@plt+0x14e04>
  416c0c:	ldr	x0, [sp, #48]
  416c10:	bl	401c60 <_ZdaPv@plt>
  416c14:	ldur	x0, [x29, #-88]
  416c18:	bl	4019e0 <strlen@plt>
  416c1c:	add	x0, x0, #0x1
  416c20:	bl	401980 <_Znam@plt>
  416c24:	str	x0, [sp, #40]
  416c28:	b	416c2c <sqrt@plt+0x14e1c>
  416c2c:	ldr	x8, [sp, #40]
  416c30:	str	x8, [sp, #208]
  416c34:	ldr	x0, [sp, #208]
  416c38:	ldur	x1, [x29, #-88]
  416c3c:	bl	401ad0 <strcpy@plt>
  416c40:	ldr	x8, [sp, #208]
  416c44:	ldr	x9, [sp, #152]
  416c48:	ldr	x10, [x9]
  416c4c:	ldrsw	x11, [sp, #228]
  416c50:	mov	w12, w11
  416c54:	add	w12, w12, #0x1
  416c58:	str	w12, [sp, #228]
  416c5c:	mov	x13, #0x8                   	// #8
  416c60:	mul	x11, x13, x11
  416c64:	add	x10, x10, x11
  416c68:	str	x8, [x10]
  416c6c:	b	416ae8 <sqrt@plt+0x14cd8>
  416c70:	b	416e04 <sqrt@plt+0x14ff4>
  416c74:	ldur	x1, [x29, #-88]
  416c78:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416c7c:	add	x0, x0, #0xdbb
  416c80:	bl	401ca0 <strcmp@plt>
  416c84:	cbnz	w0, 416c9c <sqrt@plt+0x14e8c>
  416c88:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416c8c:	add	x8, x8, #0x78
  416c90:	mov	w9, #0x1                   	// #1
  416c94:	str	w9, [x8]
  416c98:	b	416e04 <sqrt@plt+0x14ff4>
  416c9c:	ldur	x1, [x29, #-88]
  416ca0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416ca4:	add	x0, x0, #0xdc4
  416ca8:	bl	401ca0 <strcmp@plt>
  416cac:	cbnz	w0, 416cc4 <sqrt@plt+0x14eb4>
  416cb0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416cb4:	add	x8, x8, #0x84
  416cb8:	mov	w9, #0x1                   	// #1
  416cbc:	str	w9, [x8]
  416cc0:	b	416e04 <sqrt@plt+0x14ff4>
  416cc4:	ldur	x1, [x29, #-88]
  416cc8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416ccc:	add	x0, x0, #0xddd
  416cd0:	bl	401ca0 <strcmp@plt>
  416cd4:	cbnz	w0, 416cec <sqrt@plt+0x14edc>
  416cd8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416cdc:	add	x8, x8, #0x88
  416ce0:	mov	w9, #0x1                   	// #1
  416ce4:	str	w9, [x8]
  416ce8:	b	416e04 <sqrt@plt+0x14ff4>
  416cec:	ldur	x1, [x29, #-88]
  416cf0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416cf4:	add	x0, x0, #0xde5
  416cf8:	bl	401ca0 <strcmp@plt>
  416cfc:	cbnz	w0, 416d70 <sqrt@plt+0x14f60>
  416d00:	mov	x8, xzr
  416d04:	mov	x0, x8
  416d08:	ldr	x1, [sp, #184]
  416d0c:	bl	401ae0 <strtok@plt>
  416d10:	stur	x0, [x29, #-88]
  416d14:	ldur	x8, [x29, #-88]
  416d18:	cbnz	x8, 416d4c <sqrt@plt+0x14f3c>
  416d1c:	sub	x0, x29, #0x40
  416d20:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416d24:	add	x1, x1, #0xdf5
  416d28:	ldr	x2, [sp, #160]
  416d2c:	ldr	x3, [sp, #160]
  416d30:	ldr	x4, [sp, #160]
  416d34:	bl	412d68 <sqrt@plt+0x10f58>
  416d38:	b	416d3c <sqrt@plt+0x14f2c>
  416d3c:	stur	wzr, [x29, #-4]
  416d40:	mov	w8, #0x1                   	// #1
  416d44:	stur	w8, [x29, #-124]
  416d48:	b	416fd4 <sqrt@plt+0x151c4>
  416d4c:	ldur	x0, [x29, #-88]
  416d50:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  416d54:	str	x0, [sp, #32]
  416d58:	b	416d5c <sqrt@plt+0x14f4c>
  416d5c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416d60:	add	x8, x8, #0x90
  416d64:	ldr	x9, [sp, #32]
  416d68:	str	x9, [x8]
  416d6c:	b	416e04 <sqrt@plt+0x14ff4>
  416d70:	ldur	x1, [x29, #-88]
  416d74:	adrp	x0, 420000 <_ZdlPvm@@Base+0x496c>
  416d78:	add	x0, x0, #0xa51
  416d7c:	bl	401ca0 <strcmp@plt>
  416d80:	cbnz	w0, 416d88 <sqrt@plt+0x14f78>
  416d84:	b	416e08 <sqrt@plt+0x14ff8>
  416d88:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416d8c:	add	x8, x8, #0xb8
  416d90:	ldr	x8, [x8]
  416d94:	cbz	x8, 416e04 <sqrt@plt+0x14ff4>
  416d98:	ldur	x8, [x29, #-88]
  416d9c:	str	x8, [sp, #200]
  416da0:	mov	x8, xzr
  416da4:	mov	x0, x8
  416da8:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x396c>
  416dac:	add	x1, x1, #0xa1e
  416db0:	bl	401ae0 <strtok@plt>
  416db4:	stur	x0, [x29, #-88]
  416db8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416dbc:	add	x8, x8, #0xb8
  416dc0:	ldr	x8, [x8]
  416dc4:	ldr	x0, [sp, #200]
  416dc8:	ldur	x9, [x29, #-88]
  416dcc:	str	x0, [sp, #24]
  416dd0:	mov	x0, x9
  416dd4:	str	x8, [sp, #16]
  416dd8:	bl	415d1c <sqrt@plt+0x13f0c>
  416ddc:	str	x0, [sp, #8]
  416de0:	b	416de4 <sqrt@plt+0x14fd4>
  416de4:	sub	x8, x29, #0x40
  416de8:	ldr	x2, [x8, #8]
  416dec:	ldur	w3, [x29, #-48]
  416df0:	ldr	x0, [sp, #24]
  416df4:	ldr	x1, [sp, #8]
  416df8:	ldr	x8, [sp, #16]
  416dfc:	blr	x8
  416e00:	b	416e04 <sqrt@plt+0x14ff4>
  416e04:	b	416180 <sqrt@plt+0x14370>
  416e08:	ldr	x8, [sp, #192]
  416e0c:	ldr	w9, [x8]
  416e10:	cbnz	w9, 416e44 <sqrt@plt+0x15034>
  416e14:	sub	x0, x29, #0x40
  416e18:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416e1c:	add	x1, x1, #0xe22
  416e20:	ldr	x2, [sp, #160]
  416e24:	ldr	x3, [sp, #160]
  416e28:	ldr	x4, [sp, #160]
  416e2c:	bl	412d68 <sqrt@plt+0x10f58>
  416e30:	b	416e34 <sqrt@plt+0x15024>
  416e34:	stur	wzr, [x29, #-4]
  416e38:	mov	w8, #0x1                   	// #1
  416e3c:	stur	w8, [x29, #-124]
  416e40:	b	416fd4 <sqrt@plt+0x151c4>
  416e44:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  416e48:	add	x8, x8, #0x5c
  416e4c:	ldr	w9, [x8]
  416e50:	cbnz	w9, 416e84 <sqrt@plt+0x15074>
  416e54:	sub	x0, x29, #0x40
  416e58:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416e5c:	add	x1, x1, #0xe38
  416e60:	ldr	x2, [sp, #160]
  416e64:	ldr	x3, [sp, #160]
  416e68:	ldr	x4, [sp, #160]
  416e6c:	bl	412d68 <sqrt@plt+0x10f58>
  416e70:	b	416e74 <sqrt@plt+0x15064>
  416e74:	stur	wzr, [x29, #-4]
  416e78:	mov	w8, #0x1                   	// #1
  416e7c:	stur	w8, [x29, #-124]
  416e80:	b	416fd4 <sqrt@plt+0x151c4>
  416e84:	ldr	x8, [sp, #176]
  416e88:	ldr	x9, [x8]
  416e8c:	cbnz	x9, 416ec0 <sqrt@plt+0x150b0>
  416e90:	sub	x0, x29, #0x40
  416e94:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416e98:	add	x1, x1, #0xe54
  416e9c:	ldr	x2, [sp, #160]
  416ea0:	ldr	x3, [sp, #160]
  416ea4:	ldr	x4, [sp, #160]
  416ea8:	bl	412d68 <sqrt@plt+0x10f58>
  416eac:	b	416eb0 <sqrt@plt+0x150a0>
  416eb0:	stur	wzr, [x29, #-4]
  416eb4:	mov	w8, #0x1                   	// #1
  416eb8:	stur	w8, [x29, #-124]
  416ebc:	b	416fd4 <sqrt@plt+0x151c4>
  416ec0:	ldr	x8, [sp, #168]
  416ec4:	ldr	x9, [x8]
  416ec8:	cbnz	x9, 416efc <sqrt@plt+0x150ec>
  416ecc:	sub	x0, x29, #0x40
  416ed0:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416ed4:	add	x1, x1, #0xe6c
  416ed8:	ldr	x2, [sp, #160]
  416edc:	ldr	x3, [sp, #160]
  416ee0:	ldr	x4, [sp, #160]
  416ee4:	bl	412d68 <sqrt@plt+0x10f58>
  416ee8:	b	416eec <sqrt@plt+0x150dc>
  416eec:	stur	wzr, [x29, #-4]
  416ef0:	mov	w8, #0x1                   	// #1
  416ef4:	stur	w8, [x29, #-124]
  416ef8:	b	416fd4 <sqrt@plt+0x151c4>
  416efc:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  416f00:	add	x8, x8, #0x6f8
  416f04:	ldr	w9, [x8]
  416f08:	cmp	w9, #0x1
  416f0c:	b.ge	416f40 <sqrt@plt+0x15130>  // b.tcont
  416f10:	sub	x0, x29, #0x40
  416f14:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416f18:	add	x1, x1, #0xe84
  416f1c:	ldr	x2, [sp, #160]
  416f20:	ldr	x3, [sp, #160]
  416f24:	ldr	x4, [sp, #160]
  416f28:	bl	412d68 <sqrt@plt+0x10f58>
  416f2c:	b	416f30 <sqrt@plt+0x15120>
  416f30:	stur	wzr, [x29, #-4]
  416f34:	mov	w8, #0x1                   	// #1
  416f38:	stur	w8, [x29, #-124]
  416f3c:	b	416fd4 <sqrt@plt+0x151c4>
  416f40:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  416f44:	add	x8, x8, #0x6f0
  416f48:	ldr	w9, [x8]
  416f4c:	cmp	w9, #0x1
  416f50:	b.ge	416f84 <sqrt@plt+0x15174>  // b.tcont
  416f54:	sub	x0, x29, #0x40
  416f58:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416f5c:	add	x1, x1, #0xe9a
  416f60:	ldr	x2, [sp, #160]
  416f64:	ldr	x3, [sp, #160]
  416f68:	ldr	x4, [sp, #160]
  416f6c:	bl	412d68 <sqrt@plt+0x10f58>
  416f70:	b	416f74 <sqrt@plt+0x15164>
  416f74:	stur	wzr, [x29, #-4]
  416f78:	mov	w8, #0x1                   	// #1
  416f7c:	stur	w8, [x29, #-124]
  416f80:	b	416fd4 <sqrt@plt+0x151c4>
  416f84:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  416f88:	add	x8, x8, #0x6f4
  416f8c:	ldr	w9, [x8]
  416f90:	cmp	w9, #0x1
  416f94:	b.ge	416fc8 <sqrt@plt+0x151b8>  // b.tcont
  416f98:	sub	x0, x29, #0x40
  416f9c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  416fa0:	add	x1, x1, #0xeaa
  416fa4:	ldr	x2, [sp, #160]
  416fa8:	ldr	x3, [sp, #160]
  416fac:	ldr	x4, [sp, #160]
  416fb0:	bl	412d68 <sqrt@plt+0x10f58>
  416fb4:	b	416fb8 <sqrt@plt+0x151a8>
  416fb8:	stur	wzr, [x29, #-4]
  416fbc:	mov	w8, #0x1                   	// #1
  416fc0:	stur	w8, [x29, #-124]
  416fc4:	b	416fd4 <sqrt@plt+0x151c4>
  416fc8:	mov	w8, #0x1                   	// #1
  416fcc:	stur	w8, [x29, #-4]
  416fd0:	stur	w8, [x29, #-124]
  416fd4:	sub	x0, x29, #0x40
  416fd8:	adrp	x8, 412000 <sqrt@plt+0x101f0>
  416fdc:	add	x8, x8, #0xae8
  416fe0:	blr	x8
  416fe4:	ldur	w0, [x29, #-4]
  416fe8:	add	sp, sp, #0x1f0
  416fec:	ldr	x28, [sp, #16]
  416ff0:	ldp	x29, x30, [sp], #32
  416ff4:	ret
  416ff8:	ldur	x0, [x29, #-72]
  416ffc:	bl	401d70 <_Unwind_Resume@plt>
  417000:	sub	sp, sp, #0x30
  417004:	str	x0, [sp, #40]
  417008:	str	x1, [sp, #32]
  41700c:	str	x2, [sp, #24]
  417010:	str	x3, [sp, #16]
  417014:	str	w4, [sp, #12]
  417018:	add	sp, sp, #0x30
  41701c:	ret
  417020:	sub	sp, sp, #0x10
  417024:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  417028:	add	x8, x8, #0xb8
  41702c:	str	x0, [sp, #8]
  417030:	ldr	x9, [x8]
  417034:	str	x9, [sp]
  417038:	ldr	x9, [sp, #8]
  41703c:	str	x9, [x8]
  417040:	ldr	x0, [sp]
  417044:	add	sp, sp, #0x10
  417048:	ret
  41704c:	sub	sp, sp, #0x10
  417050:	str	w0, [sp, #12]
  417054:	ldr	w8, [sp, #12]
  417058:	cmp	w8, #0x0
  41705c:	cset	w8, lt  // lt = tstop
  417060:	mov	w9, #0x0                   	// #0
  417064:	str	w9, [sp, #8]
  417068:	tbnz	w8, #0, 41708c <sqrt@plt+0x1527c>
  41706c:	ldrsw	x8, [sp, #12]
  417070:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  417074:	add	x9, x9, #0x208
  417078:	add	x8, x9, x8
  41707c:	ldrb	w10, [x8]
  417080:	cmp	w10, #0x0
  417084:	cset	w10, ne  // ne = any
  417088:	str	w10, [sp, #8]
  41708c:	ldr	w8, [sp, #8]
  417090:	and	w0, w8, #0x1
  417094:	add	sp, sp, #0x10
  417098:	ret
  41709c:	sub	sp, sp, #0x10
  4170a0:	str	x0, [sp, #8]
  4170a4:	ldr	x8, [sp, #8]
  4170a8:	ldr	w0, [x8]
  4170ac:	add	sp, sp, #0x10
  4170b0:	ret
  4170b4:	sub	sp, sp, #0x10
  4170b8:	str	x0, [sp, #8]
  4170bc:	ldr	x8, [sp, #8]
  4170c0:	ldr	w0, [x8, #4]
  4170c4:	add	sp, sp, #0x10
  4170c8:	ret
  4170cc:	sub	sp, sp, #0x40
  4170d0:	stp	x29, x30, [sp, #48]
  4170d4:	add	x29, sp, #0x30
  4170d8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4170dc:	add	x8, x8, #0x5c
  4170e0:	stur	x0, [x29, #-16]
  4170e4:	stur	w1, [x29, #-20]
  4170e8:	str	w2, [sp, #24]
  4170ec:	ldur	x9, [x29, #-16]
  4170f0:	ldr	w10, [x9, #56]
  4170f4:	str	x8, [sp, #16]
  4170f8:	str	x9, [sp, #8]
  4170fc:	cbz	w10, 417124 <sqrt@plt+0x15314>
  417100:	ldur	w0, [x29, #-20]
  417104:	ldr	w1, [sp, #24]
  417108:	ldr	x8, [sp, #16]
  41710c:	ldr	w2, [x8]
  417110:	ldr	x9, [sp, #8]
  417114:	ldr	w3, [x9, #56]
  417118:	bl	415df8 <sqrt@plt+0x13fe8>
  41711c:	stur	w0, [x29, #-4]
  417120:	b	417164 <sqrt@plt+0x15354>
  417124:	ldr	w8, [sp, #24]
  417128:	ldr	x9, [sp, #16]
  41712c:	ldr	w10, [x9]
  417130:	cmp	w8, w10
  417134:	b.ne	417144 <sqrt@plt+0x15334>  // b.any
  417138:	ldur	w8, [x29, #-20]
  41713c:	str	w8, [sp, #4]
  417140:	b	41715c <sqrt@plt+0x1534c>
  417144:	ldur	w0, [x29, #-20]
  417148:	ldr	w1, [sp, #24]
  41714c:	ldr	x8, [sp, #16]
  417150:	ldr	w2, [x8]
  417154:	bl	415f38 <sqrt@plt+0x14128>
  417158:	str	w0, [sp, #4]
  41715c:	ldr	w8, [sp, #4]
  417160:	stur	w8, [x29, #-4]
  417164:	ldur	w0, [x29, #-4]
  417168:	ldp	x29, x30, [sp, #48]
  41716c:	add	sp, sp, #0x40
  417170:	ret
  417174:	sub	sp, sp, #0x30
  417178:	stp	x29, x30, [sp, #32]
  41717c:	add	x29, sp, #0x20
  417180:	mov	w8, #0x1f7                 	// #503
  417184:	stur	x0, [x29, #-8]
  417188:	str	x1, [sp, #16]
  41718c:	ldur	x0, [x29, #-8]
  417190:	str	w8, [sp, #8]
  417194:	bl	41709c <sqrt@plt+0x1528c>
  417198:	ldr	x9, [sp, #16]
  41719c:	str	w0, [sp, #4]
  4171a0:	mov	x0, x9
  4171a4:	bl	41709c <sqrt@plt+0x1528c>
  4171a8:	ldr	w8, [sp, #4]
  4171ac:	add	w10, w0, w8, lsl #10
  4171b0:	ldr	w11, [sp, #8]
  4171b4:	sdiv	w12, w10, w11
  4171b8:	mul	w12, w12, w11
  4171bc:	subs	w10, w10, w12
  4171c0:	str	w10, [sp, #12]
  4171c4:	ldr	w10, [sp, #12]
  4171c8:	cmp	w10, #0x0
  4171cc:	cset	w10, ge  // ge = tcont
  4171d0:	tbnz	w10, #0, 4171e8 <sqrt@plt+0x153d8>
  4171d4:	ldr	w8, [sp, #12]
  4171d8:	mov	w9, wzr
  4171dc:	subs	w8, w9, w8
  4171e0:	str	w8, [sp]
  4171e4:	b	4171f0 <sqrt@plt+0x153e0>
  4171e8:	ldr	w8, [sp, #12]
  4171ec:	str	w8, [sp]
  4171f0:	ldr	w8, [sp]
  4171f4:	mov	w0, w8
  4171f8:	ldp	x29, x30, [sp, #32]
  4171fc:	add	sp, sp, #0x30
  417200:	ret
  417204:	sub	sp, sp, #0x20
  417208:	stp	x29, x30, [sp, #16]
  41720c:	add	x29, sp, #0x10
  417210:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  417214:	add	x8, x8, #0x48
  417218:	str	x0, [sp, #8]
  41721c:	ldr	x1, [sp, #8]
  417220:	mov	x0, x8
  417224:	bl	41bde8 <_ZdlPvm@@Base+0x754>
  417228:	ldp	x29, x30, [sp, #16]
  41722c:	add	sp, sp, #0x20
  417230:	ret
  417234:	sub	sp, sp, #0x60
  417238:	stp	x29, x30, [sp, #80]
  41723c:	add	x29, sp, #0x50
  417240:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  417244:	add	x8, x8, #0x4d0
  417248:	adrp	x9, 420000 <_ZdlPvm@@Base+0x496c>
  41724c:	add	x9, x9, #0xf55
  417250:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  417254:	add	x10, x10, #0x48
  417258:	stur	x0, [x29, #-8]
  41725c:	stur	x1, [x29, #-16]
  417260:	ldur	x0, [x29, #-8]
  417264:	str	x8, [sp, #40]
  417268:	str	x9, [sp, #32]
  41726c:	str	x10, [sp, #24]
  417270:	bl	4019e0 <strlen@plt>
  417274:	ldr	x8, [sp, #40]
  417278:	ldr	x9, [x8]
  41727c:	str	x0, [sp, #16]
  417280:	mov	x0, x9
  417284:	bl	4019e0 <strlen@plt>
  417288:	ldr	x8, [sp, #16]
  41728c:	add	x9, x8, x0
  417290:	add	x0, x9, #0x5
  417294:	bl	401980 <_Znam@plt>
  417298:	stur	x0, [x29, #-24]
  41729c:	ldur	x0, [x29, #-24]
  4172a0:	ldr	x8, [sp, #40]
  4172a4:	ldr	x2, [x8]
  4172a8:	ldur	x3, [x29, #-8]
  4172ac:	ldr	x1, [sp, #32]
  4172b0:	bl	401af0 <sprintf@plt>
  4172b4:	ldur	x1, [x29, #-24]
  4172b8:	ldur	x2, [x29, #-16]
  4172bc:	ldr	x8, [sp, #24]
  4172c0:	mov	x0, x8
  4172c4:	bl	41bf88 <_ZdlPvm@@Base+0x8f4>
  4172c8:	stur	x0, [x29, #-32]
  4172cc:	ldur	x8, [x29, #-24]
  4172d0:	str	x8, [sp, #8]
  4172d4:	cbz	x8, 4172e0 <sqrt@plt+0x154d0>
  4172d8:	ldr	x0, [sp, #8]
  4172dc:	bl	401c60 <_ZdaPv@plt>
  4172e0:	ldur	x0, [x29, #-32]
  4172e4:	ldp	x29, x30, [sp, #80]
  4172e8:	add	sp, sp, #0x60
  4172ec:	ret
  4172f0:	sub	sp, sp, #0x40
  4172f4:	str	x0, [sp, #48]
  4172f8:	str	x1, [sp, #40]
  4172fc:	ldr	x8, [sp, #48]
  417300:	ldr	w9, [x8]
  417304:	ldr	x8, [sp, #48]
  417308:	ldr	w10, [x8, #8]
  41730c:	add	w9, w9, w10
  417310:	scvtf	d0, w9
  417314:	str	d0, [sp, #32]
  417318:	ldr	x8, [sp, #48]
  41731c:	ldr	w9, [x8, #4]
  417320:	ldr	x8, [sp, #48]
  417324:	ldr	w10, [x8, #12]
  417328:	add	w9, w9, w10
  41732c:	scvtf	d0, w9
  417330:	str	d0, [sp, #24]
  417334:	ldr	d0, [sp, #32]
  417338:	ldr	d1, [sp, #32]
  41733c:	fmul	d0, d0, d1
  417340:	ldr	d1, [sp, #24]
  417344:	ldr	d2, [sp, #24]
  417348:	fmul	d1, d1, d2
  41734c:	fadd	d0, d0, d1
  417350:	str	d0, [sp, #16]
  417354:	ldr	d0, [sp, #16]
  417358:	fcmp	d0, #0.0
  41735c:	cset	w9, ne  // ne = any
  417360:	tbnz	w9, #0, 417368 <sqrt@plt+0x15558>
  417364:	b	41740c <sqrt@plt+0x155fc>
  417368:	ldr	x8, [sp, #48]
  41736c:	ldr	w9, [x8]
  417370:	scvtf	d0, w9
  417374:	ldr	x8, [sp, #40]
  417378:	str	d0, [x8]
  41737c:	ldr	x8, [sp, #48]
  417380:	ldr	w9, [x8, #4]
  417384:	scvtf	d0, w9
  417388:	ldr	x8, [sp, #40]
  41738c:	str	d0, [x8, #8]
  417390:	ldr	x8, [sp, #40]
  417394:	ldr	d0, [x8]
  417398:	ldr	d1, [sp, #32]
  41739c:	fmul	d0, d0, d1
  4173a0:	ldr	x8, [sp, #40]
  4173a4:	ldr	d1, [x8, #8]
  4173a8:	ldr	d2, [sp, #24]
  4173ac:	fmul	d1, d1, d2
  4173b0:	fadd	d0, d0, d1
  4173b4:	ldr	d1, [sp, #16]
  4173b8:	fdiv	d0, d0, d1
  4173bc:	fmov	d1, #5.000000000000000000e-01
  4173c0:	fsub	d0, d1, d0
  4173c4:	str	d0, [sp, #8]
  4173c8:	ldr	d0, [sp, #8]
  4173cc:	ldr	d1, [sp, #32]
  4173d0:	fmul	d0, d0, d1
  4173d4:	ldr	x8, [sp, #40]
  4173d8:	ldr	d1, [x8]
  4173dc:	fadd	d0, d1, d0
  4173e0:	str	d0, [x8]
  4173e4:	ldr	d0, [sp, #8]
  4173e8:	ldr	d1, [sp, #24]
  4173ec:	fmul	d0, d0, d1
  4173f0:	ldr	x8, [sp, #40]
  4173f4:	ldr	d1, [x8, #8]
  4173f8:	fadd	d0, d1, d0
  4173fc:	str	d0, [x8, #8]
  417400:	mov	w9, #0x1                   	// #1
  417404:	str	w9, [sp, #60]
  417408:	b	417410 <sqrt@plt+0x15600>
  41740c:	str	wzr, [sp, #60]
  417410:	ldr	w0, [sp, #60]
  417414:	add	sp, sp, #0x40
  417418:	ret
  41741c:	sub	sp, sp, #0x90
  417420:	stp	x29, x30, [sp, #128]
  417424:	add	x29, sp, #0x80
  417428:	ldr	x8, [x29, #16]
  41742c:	ldr	x9, [x29, #24]
  417430:	stur	w0, [x29, #-4]
  417434:	stur	w1, [x29, #-8]
  417438:	stur	w2, [x29, #-12]
  41743c:	stur	w3, [x29, #-16]
  417440:	stur	w4, [x29, #-20]
  417444:	stur	w5, [x29, #-24]
  417448:	stur	d0, [x29, #-32]
  41744c:	stur	d1, [x29, #-40]
  417450:	stur	x6, [x29, #-48]
  417454:	stur	x7, [x29, #-56]
  417458:	str	x8, [sp, #64]
  41745c:	str	x9, [sp, #56]
  417460:	ldur	d0, [x29, #-32]
  417464:	ldur	d1, [x29, #-32]
  417468:	fmul	d0, d0, d1
  41746c:	ldur	d1, [x29, #-40]
  417470:	ldur	d2, [x29, #-40]
  417474:	fmul	d1, d1, d2
  417478:	fadd	d0, d0, d1
  41747c:	bl	401e10 <sqrt@plt>
  417480:	fcvtzs	w10, d0
  417484:	str	w10, [sp, #52]
  417488:	ldur	w10, [x29, #-4]
  41748c:	ldur	w11, [x29, #-12]
  417490:	add	w10, w10, w11
  417494:	str	w10, [sp, #48]
  417498:	ldur	w10, [x29, #-8]
  41749c:	ldur	w11, [x29, #-16]
  4174a0:	add	w10, w10, w11
  4174a4:	str	w10, [sp, #44]
  4174a8:	ldr	w10, [sp, #48]
  4174ac:	ldur	w11, [x29, #-20]
  4174b0:	add	w10, w10, w11
  4174b4:	str	w10, [sp, #40]
  4174b8:	ldr	w10, [sp, #44]
  4174bc:	ldur	w11, [x29, #-24]
  4174c0:	add	w10, w10, w11
  4174c4:	str	w10, [sp, #36]
  4174c8:	ldr	w10, [sp, #40]
  4174cc:	ldr	w11, [sp, #48]
  4174d0:	subs	w10, w10, w11
  4174d4:	str	w10, [sp, #32]
  4174d8:	ldr	w10, [sp, #36]
  4174dc:	ldr	w11, [sp, #44]
  4174e0:	subs	w10, w10, w11
  4174e4:	str	w10, [sp, #28]
  4174e8:	ldur	w10, [x29, #-4]
  4174ec:	ldr	w11, [sp, #48]
  4174f0:	subs	w10, w10, w11
  4174f4:	str	w10, [sp, #24]
  4174f8:	ldur	w10, [x29, #-8]
  4174fc:	ldr	w11, [sp, #44]
  417500:	subs	w10, w10, w11
  417504:	str	w10, [sp, #20]
  417508:	ldr	w10, [sp, #32]
  41750c:	ldur	x8, [x29, #-56]
  417510:	str	w10, [x8]
  417514:	ldur	x8, [x29, #-48]
  417518:	str	w10, [x8]
  41751c:	ldr	w10, [sp, #28]
  417520:	ldr	x8, [sp, #56]
  417524:	str	w10, [x8]
  417528:	ldr	x8, [sp, #64]
  41752c:	str	w10, [x8]
  417530:	ldr	w10, [sp, #24]
  417534:	ldur	x8, [x29, #-56]
  417538:	ldr	w11, [x8]
  41753c:	cmp	w10, w11
  417540:	b.le	417554 <sqrt@plt+0x15744>
  417544:	ldr	w8, [sp, #24]
  417548:	ldur	x9, [x29, #-56]
  41754c:	str	w8, [x9]
  417550:	b	417574 <sqrt@plt+0x15764>
  417554:	ldr	w8, [sp, #24]
  417558:	ldur	x9, [x29, #-48]
  41755c:	ldr	w10, [x9]
  417560:	cmp	w8, w10
  417564:	b.ge	417574 <sqrt@plt+0x15764>  // b.tcont
  417568:	ldr	w8, [sp, #24]
  41756c:	ldur	x9, [x29, #-48]
  417570:	str	w8, [x9]
  417574:	ldr	w8, [sp, #20]
  417578:	ldr	x9, [sp, #56]
  41757c:	ldr	w10, [x9]
  417580:	cmp	w8, w10
  417584:	b.le	417598 <sqrt@plt+0x15788>
  417588:	ldr	w8, [sp, #20]
  41758c:	ldr	x9, [sp, #56]
  417590:	str	w8, [x9]
  417594:	b	4175b8 <sqrt@plt+0x157a8>
  417598:	ldr	w8, [sp, #20]
  41759c:	ldr	x9, [sp, #64]
  4175a0:	ldr	w10, [x9]
  4175a4:	cmp	w8, w10
  4175a8:	b.ge	4175b8 <sqrt@plt+0x157a8>  // b.tcont
  4175ac:	ldr	w8, [sp, #20]
  4175b0:	ldr	x9, [sp, #64]
  4175b4:	str	w8, [x9]
  4175b8:	ldr	w8, [sp, #32]
  4175bc:	cmp	w8, #0x0
  4175c0:	cset	w8, lt  // lt = tstop
  4175c4:	tbnz	w8, #0, 4175e4 <sqrt@plt+0x157d4>
  4175c8:	ldr	w8, [sp, #28]
  4175cc:	mov	w9, wzr
  4175d0:	mov	w10, #0x3                   	// #3
  4175d4:	cmp	w8, #0x0
  4175d8:	csel	w8, w9, w10, ge  // ge = tcont
  4175dc:	str	w8, [sp, #16]
  4175e0:	b	4175fc <sqrt@plt+0x157ec>
  4175e4:	ldr	w8, [sp, #28]
  4175e8:	mov	w9, #0x2                   	// #2
  4175ec:	mov	w10, #0x1                   	// #1
  4175f0:	cmp	w8, #0x0
  4175f4:	csel	w8, w10, w9, ge  // ge = tcont
  4175f8:	str	w8, [sp, #16]
  4175fc:	ldr	w8, [sp, #24]
  417600:	cmp	w8, #0x0
  417604:	cset	w8, lt  // lt = tstop
  417608:	tbnz	w8, #0, 417628 <sqrt@plt+0x15818>
  41760c:	ldr	w8, [sp, #20]
  417610:	mov	w9, wzr
  417614:	mov	w10, #0x3                   	// #3
  417618:	cmp	w8, #0x0
  41761c:	csel	w8, w9, w10, ge  // ge = tcont
  417620:	str	w8, [sp, #12]
  417624:	b	417640 <sqrt@plt+0x15830>
  417628:	ldr	w8, [sp, #20]
  41762c:	mov	w9, #0x2                   	// #2
  417630:	mov	w10, #0x1                   	// #1
  417634:	cmp	w8, #0x0
  417638:	csel	w8, w10, w9, ge  // ge = tcont
  41763c:	str	w8, [sp, #12]
  417640:	ldr	w8, [sp, #16]
  417644:	ldr	w9, [sp, #12]
  417648:	cmp	w8, w9
  41764c:	b.gt	417698 <sqrt@plt+0x15888>
  417650:	ldr	w8, [sp, #16]
  417654:	ldr	w9, [sp, #12]
  417658:	cmp	w8, w9
  41765c:	b.ne	4176a4 <sqrt@plt+0x15894>  // b.any
  417660:	ldr	w8, [sp, #32]
  417664:	scvtf	d0, w8
  417668:	ldr	w8, [sp, #20]
  41766c:	scvtf	d1, w8
  417670:	fmul	d0, d0, d1
  417674:	ldr	w8, [sp, #24]
  417678:	scvtf	d1, w8
  41767c:	ldr	w8, [sp, #28]
  417680:	scvtf	d2, w8
  417684:	fmul	d1, d1, d2
  417688:	fcmp	d0, d1
  41768c:	cset	w8, mi  // mi = first
  417690:	tbnz	w8, #0, 417698 <sqrt@plt+0x15888>
  417694:	b	4176a4 <sqrt@plt+0x15894>
  417698:	ldr	w8, [sp, #12]
  41769c:	add	w8, w8, #0x4
  4176a0:	str	w8, [sp, #12]
  4176a4:	ldr	w8, [sp, #16]
  4176a8:	str	w8, [sp, #8]
  4176ac:	ldr	w8, [sp, #8]
  4176b0:	ldr	w9, [sp, #12]
  4176b4:	cmp	w8, w9
  4176b8:	b.ge	41775c <sqrt@plt+0x1594c>  // b.tcont
  4176bc:	ldr	w8, [sp, #8]
  4176c0:	mov	w9, #0x4                   	// #4
  4176c4:	sdiv	w10, w8, w9
  4176c8:	mul	w9, w10, w9
  4176cc:	subs	w8, w8, w9
  4176d0:	subs	w8, w8, #0x0
  4176d4:	mov	w11, w8
  4176d8:	ubfx	x11, x11, #0, #32
  4176dc:	cmp	x11, #0x3
  4176e0:	str	x11, [sp]
  4176e4:	b.hi	41774c <sqrt@plt+0x1593c>  // b.pmore
  4176e8:	adrp	x8, 420000 <_ZdlPvm@@Base+0x496c>
  4176ec:	add	x8, x8, #0xf60
  4176f0:	ldr	x11, [sp]
  4176f4:	ldrsw	x10, [x8, x11, lsl #2]
  4176f8:	add	x9, x8, x10
  4176fc:	br	x9
  417700:	ldr	w8, [sp, #52]
  417704:	ldr	x9, [sp, #56]
  417708:	str	w8, [x9]
  41770c:	b	41774c <sqrt@plt+0x1593c>
  417710:	ldr	w8, [sp, #52]
  417714:	mov	w9, wzr
  417718:	subs	w8, w9, w8
  41771c:	ldur	x10, [x29, #-48]
  417720:	str	w8, [x10]
  417724:	b	41774c <sqrt@plt+0x1593c>
  417728:	ldr	w8, [sp, #52]
  41772c:	mov	w9, wzr
  417730:	subs	w8, w9, w8
  417734:	ldr	x10, [sp, #64]
  417738:	str	w8, [x10]
  41773c:	b	41774c <sqrt@plt+0x1593c>
  417740:	ldr	w8, [sp, #52]
  417744:	ldur	x9, [x29, #-56]
  417748:	str	w8, [x9]
  41774c:	ldr	w8, [sp, #8]
  417750:	add	w8, w8, #0x1
  417754:	str	w8, [sp, #8]
  417758:	b	4176ac <sqrt@plt+0x1589c>
  41775c:	ldr	w8, [sp, #48]
  417760:	ldur	x9, [x29, #-48]
  417764:	ldr	w10, [x9]
  417768:	add	w8, w10, w8
  41776c:	str	w8, [x9]
  417770:	ldr	w8, [sp, #48]
  417774:	ldur	x9, [x29, #-56]
  417778:	ldr	w10, [x9]
  41777c:	add	w8, w10, w8
  417780:	str	w8, [x9]
  417784:	ldr	w8, [sp, #44]
  417788:	ldr	x9, [sp, #64]
  41778c:	ldr	w10, [x9]
  417790:	add	w8, w10, w8
  417794:	str	w8, [x9]
  417798:	ldr	w8, [sp, #44]
  41779c:	ldr	x9, [sp, #56]
  4177a0:	ldr	w10, [x9]
  4177a4:	add	w8, w10, w8
  4177a8:	str	w8, [x9]
  4177ac:	ldp	x29, x30, [sp, #128]
  4177b0:	add	sp, sp, #0x90
  4177b4:	ret
  4177b8:	sub	sp, sp, #0xe0
  4177bc:	stp	x29, x30, [sp, #208]
  4177c0:	add	x29, sp, #0xd0
  4177c4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4177c8:	add	x8, x8, #0x330
  4177cc:	stur	w0, [x29, #-8]
  4177d0:	stur	x1, [x29, #-16]
  4177d4:	stur	x2, [x29, #-24]
  4177d8:	stur	x3, [x29, #-32]
  4177dc:	stur	x4, [x29, #-40]
  4177e0:	stur	w5, [x29, #-44]
  4177e4:	stur	w6, [x29, #-48]
  4177e8:	stur	x7, [x29, #-56]
  4177ec:	ldur	x9, [x29, #-56]
  4177f0:	ldr	w10, [x9, #4]
  4177f4:	stur	w10, [x29, #-60]
  4177f8:	ldur	x9, [x29, #-24]
  4177fc:	ldrb	w10, [x9]
  417800:	cmp	w10, #0x3a
  417804:	str	x8, [sp, #40]
  417808:	b.ne	417810 <sqrt@plt+0x15a00>  // b.any
  41780c:	stur	wzr, [x29, #-60]
  417810:	ldur	w8, [x29, #-8]
  417814:	cmp	w8, #0x1
  417818:	b.ge	417828 <sqrt@plt+0x15a18>  // b.tcont
  41781c:	mov	w8, #0xffffffff            	// #-1
  417820:	stur	w8, [x29, #-4]
  417824:	b	418970 <sqrt@plt+0x16b60>
  417828:	ldur	x8, [x29, #-56]
  41782c:	mov	x9, xzr
  417830:	str	x9, [x8, #16]
  417834:	ldur	x8, [x29, #-56]
  417838:	ldr	w10, [x8]
  41783c:	cbz	w10, 41784c <sqrt@plt+0x15a3c>
  417840:	ldur	x8, [x29, #-56]
  417844:	ldr	w9, [x8, #24]
  417848:	cbnz	w9, 41788c <sqrt@plt+0x15a7c>
  41784c:	ldur	x8, [x29, #-56]
  417850:	ldr	w9, [x8]
  417854:	cbnz	w9, 417864 <sqrt@plt+0x15a54>
  417858:	ldur	x8, [x29, #-56]
  41785c:	mov	w9, #0x1                   	// #1
  417860:	str	w9, [x8]
  417864:	ldur	w0, [x29, #-8]
  417868:	ldur	x1, [x29, #-16]
  41786c:	ldur	x2, [x29, #-24]
  417870:	ldur	w3, [x29, #-48]
  417874:	ldur	x4, [x29, #-56]
  417878:	bl	418980 <sqrt@plt+0x16b70>
  41787c:	stur	x0, [x29, #-24]
  417880:	ldur	x8, [x29, #-56]
  417884:	mov	w9, #0x1                   	// #1
  417888:	str	w9, [x8, #24]
  41788c:	ldur	x8, [x29, #-56]
  417890:	ldr	x8, [x8, #32]
  417894:	cbz	x8, 4178a8 <sqrt@plt+0x15a98>
  417898:	ldur	x8, [x29, #-56]
  41789c:	ldr	x8, [x8, #32]
  4178a0:	ldrb	w9, [x8]
  4178a4:	cbnz	w9, 417c58 <sqrt@plt+0x15e48>
  4178a8:	ldur	x8, [x29, #-56]
  4178ac:	ldr	w9, [x8, #52]
  4178b0:	ldur	x8, [x29, #-56]
  4178b4:	ldr	w10, [x8]
  4178b8:	cmp	w9, w10
  4178bc:	b.le	4178d0 <sqrt@plt+0x15ac0>
  4178c0:	ldur	x8, [x29, #-56]
  4178c4:	ldr	w9, [x8]
  4178c8:	ldur	x8, [x29, #-56]
  4178cc:	str	w9, [x8, #52]
  4178d0:	ldur	x8, [x29, #-56]
  4178d4:	ldr	w9, [x8, #48]
  4178d8:	ldur	x8, [x29, #-56]
  4178dc:	ldr	w10, [x8]
  4178e0:	cmp	w9, w10
  4178e4:	b.le	4178f8 <sqrt@plt+0x15ae8>
  4178e8:	ldur	x8, [x29, #-56]
  4178ec:	ldr	w9, [x8]
  4178f0:	ldur	x8, [x29, #-56]
  4178f4:	str	w9, [x8, #48]
  4178f8:	ldur	x8, [x29, #-56]
  4178fc:	ldr	w9, [x8, #40]
  417900:	cmp	w9, #0x1
  417904:	b.ne	417a20 <sqrt@plt+0x15c10>  // b.any
  417908:	ldur	x8, [x29, #-56]
  41790c:	ldr	w9, [x8, #48]
  417910:	ldur	x8, [x29, #-56]
  417914:	ldr	w10, [x8, #52]
  417918:	cmp	w9, w10
  41791c:	b.eq	417948 <sqrt@plt+0x15b38>  // b.none
  417920:	ldur	x8, [x29, #-56]
  417924:	ldr	w9, [x8, #52]
  417928:	ldur	x8, [x29, #-56]
  41792c:	ldr	w10, [x8]
  417930:	cmp	w9, w10
  417934:	b.eq	417948 <sqrt@plt+0x15b38>  // b.none
  417938:	ldur	x0, [x29, #-16]
  41793c:	ldur	x1, [x29, #-56]
  417940:	bl	418a90 <sqrt@plt+0x16c80>
  417944:	b	417970 <sqrt@plt+0x15b60>
  417948:	ldur	x8, [x29, #-56]
  41794c:	ldr	w9, [x8, #52]
  417950:	ldur	x8, [x29, #-56]
  417954:	ldr	w10, [x8]
  417958:	cmp	w9, w10
  41795c:	b.eq	417970 <sqrt@plt+0x15b60>  // b.none
  417960:	ldur	x8, [x29, #-56]
  417964:	ldr	w9, [x8]
  417968:	ldur	x8, [x29, #-56]
  41796c:	str	w9, [x8, #48]
  417970:	ldur	x8, [x29, #-56]
  417974:	ldr	w9, [x8]
  417978:	ldur	w10, [x29, #-8]
  41797c:	mov	w11, #0x0                   	// #0
  417980:	cmp	w9, w10
  417984:	str	w11, [sp, #36]
  417988:	b.ge	4179f0 <sqrt@plt+0x15be0>  // b.tcont
  41798c:	ldur	x8, [x29, #-16]
  417990:	ldur	x9, [x29, #-56]
  417994:	ldrsw	x9, [x9]
  417998:	mov	x10, #0x8                   	// #8
  41799c:	mul	x9, x10, x9
  4179a0:	add	x8, x8, x9
  4179a4:	ldr	x8, [x8]
  4179a8:	ldrb	w11, [x8]
  4179ac:	mov	w12, #0x1                   	// #1
  4179b0:	cmp	w11, #0x2d
  4179b4:	str	w12, [sp, #32]
  4179b8:	b.ne	4179e8 <sqrt@plt+0x15bd8>  // b.any
  4179bc:	ldur	x8, [x29, #-16]
  4179c0:	ldur	x9, [x29, #-56]
  4179c4:	ldrsw	x9, [x9]
  4179c8:	mov	x10, #0x8                   	// #8
  4179cc:	mul	x9, x10, x9
  4179d0:	add	x8, x8, x9
  4179d4:	ldr	x8, [x8]
  4179d8:	ldrb	w11, [x8, #1]
  4179dc:	cmp	w11, #0x0
  4179e0:	cset	w11, eq  // eq = none
  4179e4:	str	w11, [sp, #32]
  4179e8:	ldr	w8, [sp, #32]
  4179ec:	str	w8, [sp, #36]
  4179f0:	ldr	w8, [sp, #36]
  4179f4:	tbnz	w8, #0, 4179fc <sqrt@plt+0x15bec>
  4179f8:	b	417a10 <sqrt@plt+0x15c00>
  4179fc:	ldur	x8, [x29, #-56]
  417a00:	ldr	w9, [x8]
  417a04:	add	w9, w9, #0x1
  417a08:	str	w9, [x8]
  417a0c:	b	417970 <sqrt@plt+0x15b60>
  417a10:	ldur	x8, [x29, #-56]
  417a14:	ldr	w9, [x8]
  417a18:	ldur	x8, [x29, #-56]
  417a1c:	str	w9, [x8, #52]
  417a20:	ldur	x8, [x29, #-56]
  417a24:	ldr	w9, [x8]
  417a28:	ldur	w10, [x29, #-8]
  417a2c:	cmp	w9, w10
  417a30:	b.eq	417af0 <sqrt@plt+0x15ce0>  // b.none
  417a34:	ldur	x8, [x29, #-16]
  417a38:	ldur	x9, [x29, #-56]
  417a3c:	ldrsw	x9, [x9]
  417a40:	mov	x10, #0x8                   	// #8
  417a44:	mul	x9, x10, x9
  417a48:	add	x8, x8, x9
  417a4c:	ldr	x0, [x8]
  417a50:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  417a54:	add	x1, x1, #0xabc
  417a58:	bl	401ca0 <strcmp@plt>
  417a5c:	cbnz	w0, 417af0 <sqrt@plt+0x15ce0>
  417a60:	ldur	x8, [x29, #-56]
  417a64:	ldr	w9, [x8]
  417a68:	add	w9, w9, #0x1
  417a6c:	str	w9, [x8]
  417a70:	ldur	x8, [x29, #-56]
  417a74:	ldr	w9, [x8, #48]
  417a78:	ldur	x8, [x29, #-56]
  417a7c:	ldr	w10, [x8, #52]
  417a80:	cmp	w9, w10
  417a84:	b.eq	417ab0 <sqrt@plt+0x15ca0>  // b.none
  417a88:	ldur	x8, [x29, #-56]
  417a8c:	ldr	w9, [x8, #52]
  417a90:	ldur	x8, [x29, #-56]
  417a94:	ldr	w10, [x8]
  417a98:	cmp	w9, w10
  417a9c:	b.eq	417ab0 <sqrt@plt+0x15ca0>  // b.none
  417aa0:	ldur	x0, [x29, #-16]
  417aa4:	ldur	x1, [x29, #-56]
  417aa8:	bl	418a90 <sqrt@plt+0x16c80>
  417aac:	b	417ad8 <sqrt@plt+0x15cc8>
  417ab0:	ldur	x8, [x29, #-56]
  417ab4:	ldr	w9, [x8, #48]
  417ab8:	ldur	x8, [x29, #-56]
  417abc:	ldr	w10, [x8, #52]
  417ac0:	cmp	w9, w10
  417ac4:	b.ne	417ad8 <sqrt@plt+0x15cc8>  // b.any
  417ac8:	ldur	x8, [x29, #-56]
  417acc:	ldr	w9, [x8]
  417ad0:	ldur	x8, [x29, #-56]
  417ad4:	str	w9, [x8, #48]
  417ad8:	ldur	w8, [x29, #-8]
  417adc:	ldur	x9, [x29, #-56]
  417ae0:	str	w8, [x9, #52]
  417ae4:	ldur	w8, [x29, #-8]
  417ae8:	ldur	x9, [x29, #-56]
  417aec:	str	w8, [x9]
  417af0:	ldur	x8, [x29, #-56]
  417af4:	ldr	w9, [x8]
  417af8:	ldur	w10, [x29, #-8]
  417afc:	cmp	w9, w10
  417b00:	b.ne	417b38 <sqrt@plt+0x15d28>  // b.any
  417b04:	ldur	x8, [x29, #-56]
  417b08:	ldr	w9, [x8, #48]
  417b0c:	ldur	x8, [x29, #-56]
  417b10:	ldr	w10, [x8, #52]
  417b14:	cmp	w9, w10
  417b18:	b.eq	417b2c <sqrt@plt+0x15d1c>  // b.none
  417b1c:	ldur	x8, [x29, #-56]
  417b20:	ldr	w9, [x8, #48]
  417b24:	ldur	x8, [x29, #-56]
  417b28:	str	w9, [x8]
  417b2c:	mov	w8, #0xffffffff            	// #-1
  417b30:	stur	w8, [x29, #-4]
  417b34:	b	418970 <sqrt@plt+0x16b60>
  417b38:	ldur	x8, [x29, #-16]
  417b3c:	ldur	x9, [x29, #-56]
  417b40:	ldrsw	x9, [x9]
  417b44:	mov	x10, #0x8                   	// #8
  417b48:	mul	x9, x10, x9
  417b4c:	add	x8, x8, x9
  417b50:	ldr	x8, [x8]
  417b54:	ldrb	w11, [x8]
  417b58:	cmp	w11, #0x2d
  417b5c:	b.ne	417b84 <sqrt@plt+0x15d74>  // b.any
  417b60:	ldur	x8, [x29, #-16]
  417b64:	ldur	x9, [x29, #-56]
  417b68:	ldrsw	x9, [x9]
  417b6c:	mov	x10, #0x8                   	// #8
  417b70:	mul	x9, x10, x9
  417b74:	add	x8, x8, x9
  417b78:	ldr	x8, [x8]
  417b7c:	ldrb	w11, [x8, #1]
  417b80:	cbnz	w11, 417bd8 <sqrt@plt+0x15dc8>
  417b84:	ldur	x8, [x29, #-56]
  417b88:	ldr	w9, [x8, #40]
  417b8c:	cbnz	w9, 417b9c <sqrt@plt+0x15d8c>
  417b90:	mov	w8, #0xffffffff            	// #-1
  417b94:	stur	w8, [x29, #-4]
  417b98:	b	418970 <sqrt@plt+0x16b60>
  417b9c:	ldur	x8, [x29, #-16]
  417ba0:	ldur	x9, [x29, #-56]
  417ba4:	ldrsw	x10, [x9]
  417ba8:	mov	w11, w10
  417bac:	mov	w12, #0x1                   	// #1
  417bb0:	add	w11, w11, #0x1
  417bb4:	str	w11, [x9]
  417bb8:	mov	x9, #0x8                   	// #8
  417bbc:	mul	x9, x9, x10
  417bc0:	add	x8, x8, x9
  417bc4:	ldr	x8, [x8]
  417bc8:	ldur	x9, [x29, #-56]
  417bcc:	str	x8, [x9, #16]
  417bd0:	stur	w12, [x29, #-4]
  417bd4:	b	418970 <sqrt@plt+0x16b60>
  417bd8:	ldur	x8, [x29, #-16]
  417bdc:	ldur	x9, [x29, #-56]
  417be0:	ldrsw	x9, [x9]
  417be4:	mov	x10, #0x8                   	// #8
  417be8:	mul	x9, x10, x9
  417bec:	add	x8, x8, x9
  417bf0:	ldr	x8, [x8]
  417bf4:	add	x8, x8, #0x1
  417bf8:	ldur	x9, [x29, #-32]
  417bfc:	mov	w11, #0x0                   	// #0
  417c00:	str	x8, [sp, #24]
  417c04:	str	w11, [sp, #20]
  417c08:	cbz	x9, 417c38 <sqrt@plt+0x15e28>
  417c0c:	ldur	x8, [x29, #-16]
  417c10:	ldur	x9, [x29, #-56]
  417c14:	ldrsw	x9, [x9]
  417c18:	mov	x10, #0x8                   	// #8
  417c1c:	mul	x9, x10, x9
  417c20:	add	x8, x8, x9
  417c24:	ldr	x8, [x8]
  417c28:	ldrb	w11, [x8, #1]
  417c2c:	cmp	w11, #0x2d
  417c30:	cset	w11, eq  // eq = none
  417c34:	str	w11, [sp, #20]
  417c38:	ldr	w8, [sp, #20]
  417c3c:	and	w8, w8, #0x1
  417c40:	mov	w0, w8
  417c44:	sxtw	x9, w0
  417c48:	ldr	x10, [sp, #24]
  417c4c:	add	x9, x10, x9
  417c50:	ldur	x11, [x29, #-56]
  417c54:	str	x9, [x11, #32]
  417c58:	ldur	x8, [x29, #-32]
  417c5c:	cbz	x8, 41829c <sqrt@plt+0x1648c>
  417c60:	ldur	x8, [x29, #-16]
  417c64:	ldur	x9, [x29, #-56]
  417c68:	ldrsw	x9, [x9]
  417c6c:	mov	x10, #0x8                   	// #8
  417c70:	mul	x9, x10, x9
  417c74:	add	x8, x8, x9
  417c78:	ldr	x8, [x8]
  417c7c:	ldrb	w11, [x8, #1]
  417c80:	cmp	w11, #0x2d
  417c84:	b.eq	417ce0 <sqrt@plt+0x15ed0>  // b.none
  417c88:	ldur	w8, [x29, #-44]
  417c8c:	cbz	w8, 41829c <sqrt@plt+0x1648c>
  417c90:	ldur	x8, [x29, #-16]
  417c94:	ldur	x9, [x29, #-56]
  417c98:	ldrsw	x9, [x9]
  417c9c:	mov	x10, #0x8                   	// #8
  417ca0:	mul	x9, x10, x9
  417ca4:	add	x8, x8, x9
  417ca8:	ldr	x8, [x8]
  417cac:	ldrb	w11, [x8, #2]
  417cb0:	cbnz	w11, 417ce0 <sqrt@plt+0x15ed0>
  417cb4:	ldur	x0, [x29, #-24]
  417cb8:	ldur	x8, [x29, #-16]
  417cbc:	ldur	x9, [x29, #-56]
  417cc0:	ldrsw	x9, [x9]
  417cc4:	mov	x10, #0x8                   	// #8
  417cc8:	mul	x9, x10, x9
  417ccc:	add	x8, x8, x9
  417cd0:	ldr	x8, [x8]
  417cd4:	ldrb	w1, [x8, #1]
  417cd8:	bl	401a90 <strchr@plt>
  417cdc:	cbnz	x0, 41829c <sqrt@plt+0x1648c>
  417ce0:	mov	x8, xzr
  417ce4:	stur	x8, [x29, #-88]
  417ce8:	stur	wzr, [x29, #-92]
  417cec:	stur	wzr, [x29, #-96]
  417cf0:	mov	w9, #0xffffffff            	// #-1
  417cf4:	stur	w9, [x29, #-100]
  417cf8:	ldur	x8, [x29, #-56]
  417cfc:	ldr	x8, [x8, #32]
  417d00:	stur	x8, [x29, #-72]
  417d04:	ldur	x8, [x29, #-72]
  417d08:	ldrb	w9, [x8]
  417d0c:	mov	w10, #0x0                   	// #0
  417d10:	str	w10, [sp, #16]
  417d14:	cbz	w9, 417d2c <sqrt@plt+0x15f1c>
  417d18:	ldur	x8, [x29, #-72]
  417d1c:	ldrb	w9, [x8]
  417d20:	cmp	w9, #0x3d
  417d24:	cset	w9, ne  // ne = any
  417d28:	str	w9, [sp, #16]
  417d2c:	ldr	w8, [sp, #16]
  417d30:	tbnz	w8, #0, 417d38 <sqrt@plt+0x15f28>
  417d34:	b	417d48 <sqrt@plt+0x15f38>
  417d38:	ldur	x8, [x29, #-72]
  417d3c:	add	x8, x8, #0x1
  417d40:	stur	x8, [x29, #-72]
  417d44:	b	417d04 <sqrt@plt+0x15ef4>
  417d48:	ldur	x8, [x29, #-32]
  417d4c:	stur	x8, [x29, #-80]
  417d50:	str	wzr, [sp, #104]
  417d54:	ldur	x8, [x29, #-80]
  417d58:	ldr	x8, [x8]
  417d5c:	cbz	x8, 417e60 <sqrt@plt+0x16050>
  417d60:	ldur	x8, [x29, #-80]
  417d64:	ldr	x0, [x8]
  417d68:	ldur	x8, [x29, #-56]
  417d6c:	ldr	x1, [x8, #32]
  417d70:	ldur	x8, [x29, #-72]
  417d74:	ldur	x9, [x29, #-56]
  417d78:	ldr	x9, [x9, #32]
  417d7c:	subs	x2, x8, x9
  417d80:	bl	401bb0 <strncmp@plt>
  417d84:	cbnz	w0, 417e44 <sqrt@plt+0x16034>
  417d88:	ldur	x8, [x29, #-72]
  417d8c:	ldur	x9, [x29, #-56]
  417d90:	ldr	x9, [x9, #32]
  417d94:	subs	x8, x8, x9
  417d98:	ldur	x9, [x29, #-80]
  417d9c:	ldr	x0, [x9]
  417da0:	str	w8, [sp, #12]
  417da4:	bl	4019e0 <strlen@plt>
  417da8:	ldr	w8, [sp, #12]
  417dac:	cmp	w8, w0
  417db0:	b.ne	417dd0 <sqrt@plt+0x15fc0>  // b.any
  417db4:	ldur	x8, [x29, #-80]
  417db8:	stur	x8, [x29, #-88]
  417dbc:	ldr	w9, [sp, #104]
  417dc0:	stur	w9, [x29, #-100]
  417dc4:	mov	w9, #0x1                   	// #1
  417dc8:	stur	w9, [x29, #-92]
  417dcc:	b	417e60 <sqrt@plt+0x16050>
  417dd0:	ldur	x8, [x29, #-88]
  417dd4:	cbnz	x8, 417dec <sqrt@plt+0x15fdc>
  417dd8:	ldur	x8, [x29, #-80]
  417ddc:	stur	x8, [x29, #-88]
  417de0:	ldr	w9, [sp, #104]
  417de4:	stur	w9, [x29, #-100]
  417de8:	b	417e44 <sqrt@plt+0x16034>
  417dec:	ldur	w8, [x29, #-44]
  417df0:	cbnz	w8, 417e3c <sqrt@plt+0x1602c>
  417df4:	ldur	x8, [x29, #-88]
  417df8:	ldr	w9, [x8, #8]
  417dfc:	ldur	x8, [x29, #-80]
  417e00:	ldr	w10, [x8, #8]
  417e04:	cmp	w9, w10
  417e08:	b.ne	417e3c <sqrt@plt+0x1602c>  // b.any
  417e0c:	ldur	x8, [x29, #-88]
  417e10:	ldr	x8, [x8, #16]
  417e14:	ldur	x9, [x29, #-80]
  417e18:	ldr	x9, [x9, #16]
  417e1c:	cmp	x8, x9
  417e20:	b.ne	417e3c <sqrt@plt+0x1602c>  // b.any
  417e24:	ldur	x8, [x29, #-88]
  417e28:	ldr	w9, [x8, #24]
  417e2c:	ldur	x8, [x29, #-80]
  417e30:	ldr	w10, [x8, #24]
  417e34:	cmp	w9, w10
  417e38:	b.eq	417e44 <sqrt@plt+0x16034>  // b.none
  417e3c:	mov	w8, #0x1                   	// #1
  417e40:	stur	w8, [x29, #-96]
  417e44:	ldur	x8, [x29, #-80]
  417e48:	add	x8, x8, #0x20
  417e4c:	stur	x8, [x29, #-80]
  417e50:	ldr	w9, [sp, #104]
  417e54:	add	w9, w9, #0x1
  417e58:	str	w9, [sp, #104]
  417e5c:	b	417d54 <sqrt@plt+0x15f44>
  417e60:	ldur	w8, [x29, #-96]
  417e64:	cbz	w8, 417ef0 <sqrt@plt+0x160e0>
  417e68:	ldur	w8, [x29, #-92]
  417e6c:	cbnz	w8, 417ef0 <sqrt@plt+0x160e0>
  417e70:	ldur	w8, [x29, #-60]
  417e74:	cbz	w8, 417eb0 <sqrt@plt+0x160a0>
  417e78:	ldr	x8, [sp, #40]
  417e7c:	ldr	x0, [x8]
  417e80:	ldur	x9, [x29, #-16]
  417e84:	ldr	x2, [x9]
  417e88:	ldur	x9, [x29, #-16]
  417e8c:	ldur	x10, [x29, #-56]
  417e90:	ldrsw	x10, [x10]
  417e94:	mov	x11, #0x8                   	// #8
  417e98:	mul	x10, x11, x10
  417e9c:	add	x9, x9, x10
  417ea0:	ldr	x3, [x9]
  417ea4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  417ea8:	add	x1, x1, #0xf70
  417eac:	bl	4019f0 <fprintf@plt>
  417eb0:	ldur	x8, [x29, #-56]
  417eb4:	ldr	x0, [x8, #32]
  417eb8:	bl	4019e0 <strlen@plt>
  417ebc:	ldur	x8, [x29, #-56]
  417ec0:	ldr	x9, [x8, #32]
  417ec4:	add	x9, x9, x0
  417ec8:	str	x9, [x8, #32]
  417ecc:	ldur	x8, [x29, #-56]
  417ed0:	ldr	w10, [x8]
  417ed4:	add	w10, w10, #0x1
  417ed8:	str	w10, [x8]
  417edc:	ldur	x8, [x29, #-56]
  417ee0:	str	wzr, [x8, #8]
  417ee4:	mov	w10, #0x3f                  	// #63
  417ee8:	stur	w10, [x29, #-4]
  417eec:	b	418970 <sqrt@plt+0x16b60>
  417ef0:	ldur	x8, [x29, #-88]
  417ef4:	cbz	x8, 418184 <sqrt@plt+0x16374>
  417ef8:	ldur	w8, [x29, #-100]
  417efc:	str	w8, [sp, #104]
  417f00:	ldur	x9, [x29, #-56]
  417f04:	ldr	w8, [x9]
  417f08:	add	w8, w8, #0x1
  417f0c:	str	w8, [x9]
  417f10:	ldur	x9, [x29, #-72]
  417f14:	ldrb	w8, [x9]
  417f18:	cbz	w8, 41802c <sqrt@plt+0x1621c>
  417f1c:	ldur	x8, [x29, #-88]
  417f20:	ldr	w9, [x8, #8]
  417f24:	cbz	w9, 417f3c <sqrt@plt+0x1612c>
  417f28:	ldur	x8, [x29, #-72]
  417f2c:	add	x8, x8, #0x1
  417f30:	ldur	x9, [x29, #-56]
  417f34:	str	x8, [x9, #16]
  417f38:	b	418028 <sqrt@plt+0x16218>
  417f3c:	ldur	w8, [x29, #-60]
  417f40:	cbz	w8, 417ff0 <sqrt@plt+0x161e0>
  417f44:	ldur	x8, [x29, #-16]
  417f48:	ldur	x9, [x29, #-56]
  417f4c:	ldr	w10, [x9]
  417f50:	subs	w10, w10, #0x1
  417f54:	mov	w0, w10
  417f58:	sxtw	x9, w0
  417f5c:	mov	x11, #0x8                   	// #8
  417f60:	mul	x9, x11, x9
  417f64:	add	x8, x8, x9
  417f68:	ldr	x8, [x8]
  417f6c:	ldrb	w10, [x8, #1]
  417f70:	cmp	w10, #0x2d
  417f74:	b.ne	417fa0 <sqrt@plt+0x16190>  // b.any
  417f78:	ldr	x8, [sp, #40]
  417f7c:	ldr	x0, [x8]
  417f80:	ldur	x9, [x29, #-16]
  417f84:	ldr	x2, [x9]
  417f88:	ldur	x9, [x29, #-88]
  417f8c:	ldr	x3, [x9]
  417f90:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  417f94:	add	x1, x1, #0xf8e
  417f98:	bl	4019f0 <fprintf@plt>
  417f9c:	b	417ff0 <sqrt@plt+0x161e0>
  417fa0:	ldr	x8, [sp, #40]
  417fa4:	ldr	x0, [x8]
  417fa8:	ldur	x9, [x29, #-16]
  417fac:	ldr	x2, [x9]
  417fb0:	ldur	x9, [x29, #-16]
  417fb4:	ldur	x10, [x29, #-56]
  417fb8:	ldr	w11, [x10]
  417fbc:	subs	w11, w11, #0x1
  417fc0:	mov	w1, w11
  417fc4:	sxtw	x10, w1
  417fc8:	mov	x12, #0x8                   	// #8
  417fcc:	mul	x10, x12, x10
  417fd0:	add	x9, x9, x10
  417fd4:	ldr	x9, [x9]
  417fd8:	ldrb	w3, [x9]
  417fdc:	ldur	x9, [x29, #-88]
  417fe0:	ldr	x4, [x9]
  417fe4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  417fe8:	add	x1, x1, #0xfbb
  417fec:	bl	4019f0 <fprintf@plt>
  417ff0:	ldur	x8, [x29, #-56]
  417ff4:	ldr	x0, [x8, #32]
  417ff8:	bl	4019e0 <strlen@plt>
  417ffc:	ldur	x8, [x29, #-56]
  418000:	ldr	x9, [x8, #32]
  418004:	add	x9, x9, x0
  418008:	str	x9, [x8, #32]
  41800c:	ldur	x8, [x29, #-88]
  418010:	ldr	w10, [x8, #24]
  418014:	ldur	x8, [x29, #-56]
  418018:	str	w10, [x8, #8]
  41801c:	mov	w10, #0x3f                  	// #63
  418020:	stur	w10, [x29, #-4]
  418024:	b	418970 <sqrt@plt+0x16b60>
  418028:	b	41811c <sqrt@plt+0x1630c>
  41802c:	ldur	x8, [x29, #-88]
  418030:	ldr	w9, [x8, #8]
  418034:	cmp	w9, #0x1
  418038:	b.ne	41811c <sqrt@plt+0x1630c>  // b.any
  41803c:	ldur	x8, [x29, #-56]
  418040:	ldr	w9, [x8]
  418044:	ldur	w10, [x29, #-8]
  418048:	cmp	w9, w10
  41804c:	b.ge	418084 <sqrt@plt+0x16274>  // b.tcont
  418050:	ldur	x8, [x29, #-16]
  418054:	ldur	x9, [x29, #-56]
  418058:	ldrsw	x10, [x9]
  41805c:	mov	w11, w10
  418060:	add	w11, w11, #0x1
  418064:	str	w11, [x9]
  418068:	mov	x9, #0x8                   	// #8
  41806c:	mul	x9, x9, x10
  418070:	add	x8, x8, x9
  418074:	ldr	x8, [x8]
  418078:	ldur	x9, [x29, #-56]
  41807c:	str	x8, [x9, #16]
  418080:	b	41811c <sqrt@plt+0x1630c>
  418084:	ldur	w8, [x29, #-60]
  418088:	cbz	w8, 4180d0 <sqrt@plt+0x162c0>
  41808c:	ldr	x8, [sp, #40]
  418090:	ldr	x0, [x8]
  418094:	ldur	x9, [x29, #-16]
  418098:	ldr	x2, [x9]
  41809c:	ldur	x9, [x29, #-16]
  4180a0:	ldur	x10, [x29, #-56]
  4180a4:	ldr	w11, [x10]
  4180a8:	subs	w11, w11, #0x1
  4180ac:	mov	w1, w11
  4180b0:	sxtw	x10, w1
  4180b4:	mov	x12, #0x8                   	// #8
  4180b8:	mul	x10, x12, x10
  4180bc:	add	x9, x9, x10
  4180c0:	ldr	x3, [x9]
  4180c4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  4180c8:	add	x1, x1, #0xfe8
  4180cc:	bl	4019f0 <fprintf@plt>
  4180d0:	ldur	x8, [x29, #-56]
  4180d4:	ldr	x0, [x8, #32]
  4180d8:	bl	4019e0 <strlen@plt>
  4180dc:	ldur	x8, [x29, #-56]
  4180e0:	ldr	x9, [x8, #32]
  4180e4:	add	x9, x9, x0
  4180e8:	str	x9, [x8, #32]
  4180ec:	ldur	x8, [x29, #-88]
  4180f0:	ldr	w10, [x8, #24]
  4180f4:	ldur	x8, [x29, #-56]
  4180f8:	str	w10, [x8, #8]
  4180fc:	ldur	x8, [x29, #-24]
  418100:	ldrb	w10, [x8]
  418104:	mov	w11, #0x3a                  	// #58
  418108:	mov	w12, #0x3f                  	// #63
  41810c:	cmp	w10, #0x3a
  418110:	csel	w10, w11, w12, eq  // eq = none
  418114:	stur	w10, [x29, #-4]
  418118:	b	418970 <sqrt@plt+0x16b60>
  41811c:	ldur	x8, [x29, #-56]
  418120:	ldr	x0, [x8, #32]
  418124:	bl	4019e0 <strlen@plt>
  418128:	ldur	x8, [x29, #-56]
  41812c:	ldr	x9, [x8, #32]
  418130:	add	x9, x9, x0
  418134:	str	x9, [x8, #32]
  418138:	ldur	x8, [x29, #-40]
  41813c:	cbz	x8, 41814c <sqrt@plt+0x1633c>
  418140:	ldr	w8, [sp, #104]
  418144:	ldur	x9, [x29, #-40]
  418148:	str	w8, [x9]
  41814c:	ldur	x8, [x29, #-88]
  418150:	ldr	x8, [x8, #16]
  418154:	cbz	x8, 418174 <sqrt@plt+0x16364>
  418158:	ldur	x8, [x29, #-88]
  41815c:	ldr	w9, [x8, #24]
  418160:	ldur	x8, [x29, #-88]
  418164:	ldr	x8, [x8, #16]
  418168:	str	w9, [x8]
  41816c:	stur	wzr, [x29, #-4]
  418170:	b	418970 <sqrt@plt+0x16b60>
  418174:	ldur	x8, [x29, #-88]
  418178:	ldr	w9, [x8, #24]
  41817c:	stur	w9, [x29, #-4]
  418180:	b	418970 <sqrt@plt+0x16b60>
  418184:	ldur	w8, [x29, #-44]
  418188:	cbz	w8, 4181cc <sqrt@plt+0x163bc>
  41818c:	ldur	x8, [x29, #-16]
  418190:	ldur	x9, [x29, #-56]
  418194:	ldrsw	x9, [x9]
  418198:	mov	x10, #0x8                   	// #8
  41819c:	mul	x9, x10, x9
  4181a0:	add	x8, x8, x9
  4181a4:	ldr	x8, [x8]
  4181a8:	ldrb	w11, [x8, #1]
  4181ac:	cmp	w11, #0x2d
  4181b0:	b.eq	4181cc <sqrt@plt+0x163bc>  // b.none
  4181b4:	ldur	x0, [x29, #-24]
  4181b8:	ldur	x8, [x29, #-56]
  4181bc:	ldr	x8, [x8, #32]
  4181c0:	ldrb	w1, [x8]
  4181c4:	bl	401a90 <strchr@plt>
  4181c8:	cbnz	x0, 41829c <sqrt@plt+0x1648c>
  4181cc:	ldur	w8, [x29, #-60]
  4181d0:	cbz	w8, 418268 <sqrt@plt+0x16458>
  4181d4:	ldur	x8, [x29, #-16]
  4181d8:	ldur	x9, [x29, #-56]
  4181dc:	ldrsw	x9, [x9]
  4181e0:	mov	x10, #0x8                   	// #8
  4181e4:	mul	x9, x10, x9
  4181e8:	add	x8, x8, x9
  4181ec:	ldr	x8, [x8]
  4181f0:	ldrb	w11, [x8, #1]
  4181f4:	cmp	w11, #0x2d
  4181f8:	b.ne	418224 <sqrt@plt+0x16414>  // b.any
  4181fc:	ldr	x8, [sp, #40]
  418200:	ldr	x0, [x8]
  418204:	ldur	x9, [x29, #-16]
  418208:	ldr	x2, [x9]
  41820c:	ldur	x9, [x29, #-56]
  418210:	ldr	x3, [x9, #32]
  418214:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  418218:	add	x1, x1, #0xe
  41821c:	bl	4019f0 <fprintf@plt>
  418220:	b	418268 <sqrt@plt+0x16458>
  418224:	ldr	x8, [sp, #40]
  418228:	ldr	x0, [x8]
  41822c:	ldur	x9, [x29, #-16]
  418230:	ldr	x2, [x9]
  418234:	ldur	x9, [x29, #-16]
  418238:	ldur	x10, [x29, #-56]
  41823c:	ldrsw	x10, [x10]
  418240:	mov	x11, #0x8                   	// #8
  418244:	mul	x10, x11, x10
  418248:	add	x9, x9, x10
  41824c:	ldr	x9, [x9]
  418250:	ldrb	w3, [x9]
  418254:	ldur	x9, [x29, #-56]
  418258:	ldr	x4, [x9, #32]
  41825c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  418260:	add	x1, x1, #0x2e
  418264:	bl	4019f0 <fprintf@plt>
  418268:	ldur	x8, [x29, #-56]
  41826c:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x396c>
  418270:	add	x9, x9, #0xa1f
  418274:	str	x9, [x8, #32]
  418278:	ldur	x8, [x29, #-56]
  41827c:	ldr	w10, [x8]
  418280:	add	w10, w10, #0x1
  418284:	str	w10, [x8]
  418288:	ldur	x8, [x29, #-56]
  41828c:	str	wzr, [x8, #8]
  418290:	mov	w10, #0x3f                  	// #63
  418294:	stur	w10, [x29, #-4]
  418298:	b	418970 <sqrt@plt+0x16b60>
  41829c:	ldur	x8, [x29, #-56]
  4182a0:	ldr	x9, [x8, #32]
  4182a4:	add	x10, x9, #0x1
  4182a8:	str	x10, [x8, #32]
  4182ac:	ldrb	w11, [x9]
  4182b0:	strb	w11, [sp, #103]
  4182b4:	ldur	x0, [x29, #-24]
  4182b8:	ldrb	w1, [sp, #103]
  4182bc:	bl	401a90 <strchr@plt>
  4182c0:	str	x0, [sp, #88]
  4182c4:	ldur	x8, [x29, #-56]
  4182c8:	ldr	x8, [x8, #32]
  4182cc:	ldrb	w11, [x8]
  4182d0:	cbnz	w11, 4182e4 <sqrt@plt+0x164d4>
  4182d4:	ldur	x8, [x29, #-56]
  4182d8:	ldr	w9, [x8]
  4182dc:	add	w9, w9, #0x1
  4182e0:	str	w9, [x8]
  4182e4:	ldr	x8, [sp, #88]
  4182e8:	cbz	x8, 4182f8 <sqrt@plt+0x164e8>
  4182ec:	ldrb	w8, [sp, #103]
  4182f0:	cmp	w8, #0x3a
  4182f4:	b.ne	418368 <sqrt@plt+0x16558>  // b.any
  4182f8:	ldur	w8, [x29, #-60]
  4182fc:	cbz	w8, 418350 <sqrt@plt+0x16540>
  418300:	ldur	x8, [x29, #-56]
  418304:	ldr	w9, [x8, #44]
  418308:	cbz	w9, 418330 <sqrt@plt+0x16520>
  41830c:	ldr	x8, [sp, #40]
  418310:	ldr	x0, [x8]
  418314:	ldur	x9, [x29, #-16]
  418318:	ldr	x2, [x9]
  41831c:	ldrb	w3, [sp, #103]
  418320:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  418324:	add	x1, x1, #0x4e
  418328:	bl	4019f0 <fprintf@plt>
  41832c:	b	418350 <sqrt@plt+0x16540>
  418330:	ldr	x8, [sp, #40]
  418334:	ldr	x0, [x8]
  418338:	ldur	x9, [x29, #-16]
  41833c:	ldr	x2, [x9]
  418340:	ldrb	w3, [sp, #103]
  418344:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  418348:	add	x1, x1, #0x68
  41834c:	bl	4019f0 <fprintf@plt>
  418350:	ldrb	w8, [sp, #103]
  418354:	ldur	x9, [x29, #-56]
  418358:	str	w8, [x9, #8]
  41835c:	mov	w8, #0x3f                  	// #63
  418360:	stur	w8, [x29, #-4]
  418364:	b	418970 <sqrt@plt+0x16b60>
  418368:	ldr	x8, [sp, #88]
  41836c:	ldrb	w9, [x8]
  418370:	cmp	w9, #0x57
  418374:	b.ne	418818 <sqrt@plt+0x16a08>  // b.any
  418378:	ldr	x8, [sp, #88]
  41837c:	ldrb	w9, [x8, #1]
  418380:	cmp	w9, #0x3b
  418384:	b.ne	418818 <sqrt@plt+0x16a08>  // b.any
  418388:	mov	x8, xzr
  41838c:	str	x8, [sp, #64]
  418390:	str	wzr, [sp, #60]
  418394:	str	wzr, [sp, #56]
  418398:	str	wzr, [sp, #52]
  41839c:	ldur	x8, [x29, #-56]
  4183a0:	ldr	x8, [x8, #32]
  4183a4:	ldrb	w9, [x8]
  4183a8:	cbz	w9, 4183d0 <sqrt@plt+0x165c0>
  4183ac:	ldur	x8, [x29, #-56]
  4183b0:	ldr	x8, [x8, #32]
  4183b4:	ldur	x9, [x29, #-56]
  4183b8:	str	x8, [x9, #16]
  4183bc:	ldur	x8, [x29, #-56]
  4183c0:	ldr	w10, [x8]
  4183c4:	add	w10, w10, #0x1
  4183c8:	str	w10, [x8]
  4183cc:	b	418478 <sqrt@plt+0x16668>
  4183d0:	ldur	x8, [x29, #-56]
  4183d4:	ldr	w9, [x8]
  4183d8:	ldur	w10, [x29, #-8]
  4183dc:	cmp	w9, w10
  4183e0:	b.ne	418448 <sqrt@plt+0x16638>  // b.any
  4183e4:	ldur	w8, [x29, #-60]
  4183e8:	cbz	w8, 41840c <sqrt@plt+0x165fc>
  4183ec:	ldr	x8, [sp, #40]
  4183f0:	ldr	x0, [x8]
  4183f4:	ldur	x9, [x29, #-16]
  4183f8:	ldr	x2, [x9]
  4183fc:	ldrb	w3, [sp, #103]
  418400:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  418404:	add	x1, x1, #0x82
  418408:	bl	4019f0 <fprintf@plt>
  41840c:	ldrb	w8, [sp, #103]
  418410:	ldur	x9, [x29, #-56]
  418414:	str	w8, [x9, #8]
  418418:	ldur	x9, [x29, #-24]
  41841c:	ldrb	w8, [x9]
  418420:	cmp	w8, #0x3a
  418424:	b.ne	418434 <sqrt@plt+0x16624>  // b.any
  418428:	mov	w8, #0x3a                  	// #58
  41842c:	strb	w8, [sp, #103]
  418430:	b	41843c <sqrt@plt+0x1662c>
  418434:	mov	w8, #0x3f                  	// #63
  418438:	strb	w8, [sp, #103]
  41843c:	ldrb	w8, [sp, #103]
  418440:	stur	w8, [x29, #-4]
  418444:	b	418970 <sqrt@plt+0x16b60>
  418448:	ldur	x8, [x29, #-16]
  41844c:	ldur	x9, [x29, #-56]
  418450:	ldrsw	x10, [x9]
  418454:	mov	w11, w10
  418458:	add	w11, w11, #0x1
  41845c:	str	w11, [x9]
  418460:	mov	x9, #0x8                   	// #8
  418464:	mul	x9, x9, x10
  418468:	add	x8, x8, x9
  41846c:	ldr	x8, [x8]
  418470:	ldur	x9, [x29, #-56]
  418474:	str	x8, [x9, #16]
  418478:	ldur	x8, [x29, #-56]
  41847c:	ldr	x8, [x8, #16]
  418480:	str	x8, [sp, #80]
  418484:	ldur	x9, [x29, #-56]
  418488:	str	x8, [x9, #32]
  41848c:	ldr	x8, [sp, #80]
  418490:	ldrb	w9, [x8]
  418494:	mov	w10, #0x0                   	// #0
  418498:	str	w10, [sp, #8]
  41849c:	cbz	w9, 4184b4 <sqrt@plt+0x166a4>
  4184a0:	ldr	x8, [sp, #80]
  4184a4:	ldrb	w9, [x8]
  4184a8:	cmp	w9, #0x3d
  4184ac:	cset	w9, ne  // ne = any
  4184b0:	str	w9, [sp, #8]
  4184b4:	ldr	w8, [sp, #8]
  4184b8:	tbnz	w8, #0, 4184c0 <sqrt@plt+0x166b0>
  4184bc:	b	4184d0 <sqrt@plt+0x166c0>
  4184c0:	ldr	x8, [sp, #80]
  4184c4:	add	x8, x8, #0x1
  4184c8:	str	x8, [sp, #80]
  4184cc:	b	41848c <sqrt@plt+0x1667c>
  4184d0:	ldur	x8, [x29, #-32]
  4184d4:	str	x8, [sp, #72]
  4184d8:	str	wzr, [sp, #48]
  4184dc:	ldr	x8, [sp, #72]
  4184e0:	ldr	x8, [x8]
  4184e4:	cbz	x8, 41859c <sqrt@plt+0x1678c>
  4184e8:	ldr	x8, [sp, #72]
  4184ec:	ldr	x0, [x8]
  4184f0:	ldur	x8, [x29, #-56]
  4184f4:	ldr	x1, [x8, #32]
  4184f8:	ldr	x8, [sp, #80]
  4184fc:	ldur	x9, [x29, #-56]
  418500:	ldr	x9, [x9, #32]
  418504:	subs	x2, x8, x9
  418508:	bl	401bb0 <strncmp@plt>
  41850c:	cbnz	w0, 418580 <sqrt@plt+0x16770>
  418510:	ldr	x8, [sp, #80]
  418514:	ldur	x9, [x29, #-56]
  418518:	ldr	x9, [x9, #32]
  41851c:	subs	x8, x8, x9
  418520:	and	x8, x8, #0xffffffff
  418524:	ldr	x9, [sp, #72]
  418528:	ldr	x0, [x9]
  41852c:	str	x8, [sp]
  418530:	bl	4019e0 <strlen@plt>
  418534:	ldr	x8, [sp]
  418538:	cmp	x8, x0
  41853c:	b.ne	41855c <sqrt@plt+0x1674c>  // b.any
  418540:	ldr	x8, [sp, #72]
  418544:	str	x8, [sp, #64]
  418548:	ldr	w9, [sp, #48]
  41854c:	str	w9, [sp, #52]
  418550:	mov	w9, #0x1                   	// #1
  418554:	str	w9, [sp, #60]
  418558:	b	41859c <sqrt@plt+0x1678c>
  41855c:	ldr	x8, [sp, #64]
  418560:	cbnz	x8, 418578 <sqrt@plt+0x16768>
  418564:	ldr	x8, [sp, #72]
  418568:	str	x8, [sp, #64]
  41856c:	ldr	w9, [sp, #48]
  418570:	str	w9, [sp, #52]
  418574:	b	418580 <sqrt@plt+0x16770>
  418578:	mov	w8, #0x1                   	// #1
  41857c:	str	w8, [sp, #56]
  418580:	ldr	x8, [sp, #72]
  418584:	add	x8, x8, #0x20
  418588:	str	x8, [sp, #72]
  41858c:	ldr	w9, [sp, #48]
  418590:	add	w9, w9, #0x1
  418594:	str	w9, [sp, #48]
  418598:	b	4184dc <sqrt@plt+0x166cc>
  41859c:	ldr	w8, [sp, #56]
  4185a0:	cbz	w8, 418624 <sqrt@plt+0x16814>
  4185a4:	ldr	w8, [sp, #60]
  4185a8:	cbnz	w8, 418624 <sqrt@plt+0x16814>
  4185ac:	ldur	w8, [x29, #-60]
  4185b0:	cbz	w8, 4185ec <sqrt@plt+0x167dc>
  4185b4:	ldr	x8, [sp, #40]
  4185b8:	ldr	x0, [x8]
  4185bc:	ldur	x9, [x29, #-16]
  4185c0:	ldr	x2, [x9]
  4185c4:	ldur	x9, [x29, #-16]
  4185c8:	ldur	x10, [x29, #-56]
  4185cc:	ldrsw	x10, [x10]
  4185d0:	mov	x11, #0x8                   	// #8
  4185d4:	mul	x10, x11, x10
  4185d8:	add	x9, x9, x10
  4185dc:	ldr	x3, [x9]
  4185e0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  4185e4:	add	x1, x1, #0xa9
  4185e8:	bl	4019f0 <fprintf@plt>
  4185ec:	ldur	x8, [x29, #-56]
  4185f0:	ldr	x0, [x8, #32]
  4185f4:	bl	4019e0 <strlen@plt>
  4185f8:	ldur	x8, [x29, #-56]
  4185fc:	ldr	x9, [x8, #32]
  418600:	add	x9, x9, x0
  418604:	str	x9, [x8, #32]
  418608:	ldur	x8, [x29, #-56]
  41860c:	ldr	w10, [x8]
  418610:	add	w10, w10, #0x1
  418614:	str	w10, [x8]
  418618:	mov	w10, #0x3f                  	// #63
  41861c:	stur	w10, [x29, #-4]
  418620:	b	418970 <sqrt@plt+0x16b60>
  418624:	ldr	x8, [sp, #64]
  418628:	cbz	x8, 418800 <sqrt@plt+0x169f0>
  41862c:	ldr	w8, [sp, #52]
  418630:	str	w8, [sp, #48]
  418634:	ldr	x9, [sp, #80]
  418638:	ldrb	w8, [x9]
  41863c:	cbz	w8, 4186b8 <sqrt@plt+0x168a8>
  418640:	ldr	x8, [sp, #64]
  418644:	ldr	w9, [x8, #8]
  418648:	cbz	w9, 418660 <sqrt@plt+0x16850>
  41864c:	ldr	x8, [sp, #80]
  418650:	add	x8, x8, #0x1
  418654:	ldur	x9, [x29, #-56]
  418658:	str	x8, [x9, #16]
  41865c:	b	4186b4 <sqrt@plt+0x168a4>
  418660:	ldur	w8, [x29, #-60]
  418664:	cbz	w8, 41868c <sqrt@plt+0x1687c>
  418668:	ldr	x8, [sp, #40]
  41866c:	ldr	x0, [x8]
  418670:	ldur	x9, [x29, #-16]
  418674:	ldr	x2, [x9]
  418678:	ldr	x9, [sp, #64]
  41867c:	ldr	x3, [x9]
  418680:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  418684:	add	x1, x1, #0xca
  418688:	bl	4019f0 <fprintf@plt>
  41868c:	ldur	x8, [x29, #-56]
  418690:	ldr	x0, [x8, #32]
  418694:	bl	4019e0 <strlen@plt>
  418698:	ldur	x8, [x29, #-56]
  41869c:	ldr	x9, [x8, #32]
  4186a0:	add	x9, x9, x0
  4186a4:	str	x9, [x8, #32]
  4186a8:	mov	w10, #0x3f                  	// #63
  4186ac:	stur	w10, [x29, #-4]
  4186b0:	b	418970 <sqrt@plt+0x16b60>
  4186b4:	b	418798 <sqrt@plt+0x16988>
  4186b8:	ldr	x8, [sp, #64]
  4186bc:	ldr	w9, [x8, #8]
  4186c0:	cmp	w9, #0x1
  4186c4:	b.ne	418798 <sqrt@plt+0x16988>  // b.any
  4186c8:	ldur	x8, [x29, #-56]
  4186cc:	ldr	w9, [x8]
  4186d0:	ldur	w10, [x29, #-8]
  4186d4:	cmp	w9, w10
  4186d8:	b.ge	418710 <sqrt@plt+0x16900>  // b.tcont
  4186dc:	ldur	x8, [x29, #-16]
  4186e0:	ldur	x9, [x29, #-56]
  4186e4:	ldrsw	x10, [x9]
  4186e8:	mov	w11, w10
  4186ec:	add	w11, w11, #0x1
  4186f0:	str	w11, [x9]
  4186f4:	mov	x9, #0x8                   	// #8
  4186f8:	mul	x9, x9, x10
  4186fc:	add	x8, x8, x9
  418700:	ldr	x8, [x8]
  418704:	ldur	x9, [x29, #-56]
  418708:	str	x8, [x9, #16]
  41870c:	b	418798 <sqrt@plt+0x16988>
  418710:	ldur	w8, [x29, #-60]
  418714:	cbz	w8, 41875c <sqrt@plt+0x1694c>
  418718:	ldr	x8, [sp, #40]
  41871c:	ldr	x0, [x8]
  418720:	ldur	x9, [x29, #-16]
  418724:	ldr	x2, [x9]
  418728:	ldur	x9, [x29, #-16]
  41872c:	ldur	x10, [x29, #-56]
  418730:	ldr	w11, [x10]
  418734:	subs	w11, w11, #0x1
  418738:	mov	w1, w11
  41873c:	sxtw	x10, w1
  418740:	mov	x12, #0x8                   	// #8
  418744:	mul	x10, x12, x10
  418748:	add	x9, x9, x10
  41874c:	ldr	x3, [x9]
  418750:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  418754:	add	x1, x1, #0xfe8
  418758:	bl	4019f0 <fprintf@plt>
  41875c:	ldur	x8, [x29, #-56]
  418760:	ldr	x0, [x8, #32]
  418764:	bl	4019e0 <strlen@plt>
  418768:	ldur	x8, [x29, #-56]
  41876c:	ldr	x9, [x8, #32]
  418770:	add	x9, x9, x0
  418774:	str	x9, [x8, #32]
  418778:	ldur	x8, [x29, #-24]
  41877c:	ldrb	w10, [x8]
  418780:	mov	w11, #0x3a                  	// #58
  418784:	mov	w12, #0x3f                  	// #63
  418788:	cmp	w10, #0x3a
  41878c:	csel	w10, w11, w12, eq  // eq = none
  418790:	stur	w10, [x29, #-4]
  418794:	b	418970 <sqrt@plt+0x16b60>
  418798:	ldur	x8, [x29, #-56]
  41879c:	ldr	x0, [x8, #32]
  4187a0:	bl	4019e0 <strlen@plt>
  4187a4:	ldur	x8, [x29, #-56]
  4187a8:	ldr	x9, [x8, #32]
  4187ac:	add	x9, x9, x0
  4187b0:	str	x9, [x8, #32]
  4187b4:	ldur	x8, [x29, #-40]
  4187b8:	cbz	x8, 4187c8 <sqrt@plt+0x169b8>
  4187bc:	ldr	w8, [sp, #48]
  4187c0:	ldur	x9, [x29, #-40]
  4187c4:	str	w8, [x9]
  4187c8:	ldr	x8, [sp, #64]
  4187cc:	ldr	x8, [x8, #16]
  4187d0:	cbz	x8, 4187f0 <sqrt@plt+0x169e0>
  4187d4:	ldr	x8, [sp, #64]
  4187d8:	ldr	w9, [x8, #24]
  4187dc:	ldr	x8, [sp, #64]
  4187e0:	ldr	x8, [x8, #16]
  4187e4:	str	w9, [x8]
  4187e8:	stur	wzr, [x29, #-4]
  4187ec:	b	418970 <sqrt@plt+0x16b60>
  4187f0:	ldr	x8, [sp, #64]
  4187f4:	ldr	w9, [x8, #24]
  4187f8:	stur	w9, [x29, #-4]
  4187fc:	b	418970 <sqrt@plt+0x16b60>
  418800:	ldur	x8, [x29, #-56]
  418804:	mov	x9, xzr
  418808:	str	x9, [x8, #32]
  41880c:	mov	w10, #0x57                  	// #87
  418810:	stur	w10, [x29, #-4]
  418814:	b	418970 <sqrt@plt+0x16b60>
  418818:	ldr	x8, [sp, #88]
  41881c:	ldrb	w9, [x8, #1]
  418820:	cmp	w9, #0x3a
  418824:	b.ne	418968 <sqrt@plt+0x16b58>  // b.any
  418828:	ldr	x8, [sp, #88]
  41882c:	ldrb	w9, [x8, #2]
  418830:	cmp	w9, #0x3a
  418834:	b.ne	418888 <sqrt@plt+0x16a78>  // b.any
  418838:	ldur	x8, [x29, #-56]
  41883c:	ldr	x8, [x8, #32]
  418840:	ldrb	w9, [x8]
  418844:	cbz	w9, 41886c <sqrt@plt+0x16a5c>
  418848:	ldur	x8, [x29, #-56]
  41884c:	ldr	x8, [x8, #32]
  418850:	ldur	x9, [x29, #-56]
  418854:	str	x8, [x9, #16]
  418858:	ldur	x8, [x29, #-56]
  41885c:	ldr	w10, [x8]
  418860:	add	w10, w10, #0x1
  418864:	str	w10, [x8]
  418868:	b	418878 <sqrt@plt+0x16a68>
  41886c:	ldur	x8, [x29, #-56]
  418870:	mov	x9, xzr
  418874:	str	x9, [x8, #16]
  418878:	ldur	x8, [x29, #-56]
  41887c:	mov	x9, xzr
  418880:	str	x9, [x8, #32]
  418884:	b	418968 <sqrt@plt+0x16b58>
  418888:	ldur	x8, [x29, #-56]
  41888c:	ldr	x8, [x8, #32]
  418890:	ldrb	w9, [x8]
  418894:	cbz	w9, 4188bc <sqrt@plt+0x16aac>
  418898:	ldur	x8, [x29, #-56]
  41889c:	ldr	x8, [x8, #32]
  4188a0:	ldur	x9, [x29, #-56]
  4188a4:	str	x8, [x9, #16]
  4188a8:	ldur	x8, [x29, #-56]
  4188ac:	ldr	w10, [x8]
  4188b0:	add	w10, w10, #0x1
  4188b4:	str	w10, [x8]
  4188b8:	b	41895c <sqrt@plt+0x16b4c>
  4188bc:	ldur	x8, [x29, #-56]
  4188c0:	ldr	w9, [x8]
  4188c4:	ldur	w10, [x29, #-8]
  4188c8:	cmp	w9, w10
  4188cc:	b.ne	41892c <sqrt@plt+0x16b1c>  // b.any
  4188d0:	ldur	w8, [x29, #-60]
  4188d4:	cbz	w8, 4188f8 <sqrt@plt+0x16ae8>
  4188d8:	ldr	x8, [sp, #40]
  4188dc:	ldr	x0, [x8]
  4188e0:	ldur	x9, [x29, #-16]
  4188e4:	ldr	x2, [x9]
  4188e8:	ldrb	w3, [sp, #103]
  4188ec:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  4188f0:	add	x1, x1, #0x82
  4188f4:	bl	4019f0 <fprintf@plt>
  4188f8:	ldrb	w8, [sp, #103]
  4188fc:	ldur	x9, [x29, #-56]
  418900:	str	w8, [x9, #8]
  418904:	ldur	x9, [x29, #-24]
  418908:	ldrb	w8, [x9]
  41890c:	cmp	w8, #0x3a
  418910:	b.ne	418920 <sqrt@plt+0x16b10>  // b.any
  418914:	mov	w8, #0x3a                  	// #58
  418918:	strb	w8, [sp, #103]
  41891c:	b	418928 <sqrt@plt+0x16b18>
  418920:	mov	w8, #0x3f                  	// #63
  418924:	strb	w8, [sp, #103]
  418928:	b	41895c <sqrt@plt+0x16b4c>
  41892c:	ldur	x8, [x29, #-16]
  418930:	ldur	x9, [x29, #-56]
  418934:	ldrsw	x10, [x9]
  418938:	mov	w11, w10
  41893c:	add	w11, w11, #0x1
  418940:	str	w11, [x9]
  418944:	mov	x9, #0x8                   	// #8
  418948:	mul	x9, x9, x10
  41894c:	add	x8, x8, x9
  418950:	ldr	x8, [x8]
  418954:	ldur	x9, [x29, #-56]
  418958:	str	x8, [x9, #16]
  41895c:	ldur	x8, [x29, #-56]
  418960:	mov	x9, xzr
  418964:	str	x9, [x8, #32]
  418968:	ldrb	w8, [sp, #103]
  41896c:	stur	w8, [x29, #-4]
  418970:	ldur	w0, [x29, #-4]
  418974:	ldp	x29, x30, [sp, #208]
  418978:	add	sp, sp, #0xe0
  41897c:	ret
  418980:	sub	sp, sp, #0x40
  418984:	stp	x29, x30, [sp, #48]
  418988:	add	x29, sp, #0x30
  41898c:	mov	x8, xzr
  418990:	stur	w0, [x29, #-4]
  418994:	stur	x1, [x29, #-16]
  418998:	str	x2, [sp, #24]
  41899c:	str	w3, [sp, #20]
  4189a0:	str	x4, [sp, #8]
  4189a4:	ldr	x9, [sp, #8]
  4189a8:	ldr	w10, [x9]
  4189ac:	ldr	x9, [sp, #8]
  4189b0:	str	w10, [x9, #52]
  4189b4:	ldr	x9, [sp, #8]
  4189b8:	str	w10, [x9, #48]
  4189bc:	ldr	x9, [sp, #8]
  4189c0:	str	x8, [x9, #32]
  4189c4:	ldr	w10, [sp, #20]
  4189c8:	mov	w11, #0x1                   	// #1
  4189cc:	str	w11, [sp, #4]
  4189d0:	cbnz	w10, 4189f8 <sqrt@plt+0x16be8>
  4189d4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  4189d8:	add	x0, x0, #0xf8
  4189dc:	bl	401d20 <getenv@plt>
  4189e0:	cmp	x0, #0x0
  4189e4:	cset	w8, ne  // ne = any
  4189e8:	mov	w9, #0x1                   	// #1
  4189ec:	eor	w8, w8, #0x1
  4189f0:	eor	w8, w8, w9
  4189f4:	str	w8, [sp, #4]
  4189f8:	ldr	w8, [sp, #4]
  4189fc:	and	w8, w8, #0x1
  418a00:	ldr	x9, [sp, #8]
  418a04:	str	w8, [x9, #44]
  418a08:	ldr	x9, [sp, #24]
  418a0c:	ldrb	w8, [x9]
  418a10:	cmp	w8, #0x2d
  418a14:	b.ne	418a34 <sqrt@plt+0x16c24>  // b.any
  418a18:	ldr	x8, [sp, #8]
  418a1c:	mov	w9, #0x2                   	// #2
  418a20:	str	w9, [x8, #40]
  418a24:	ldr	x8, [sp, #24]
  418a28:	add	x8, x8, #0x1
  418a2c:	str	x8, [sp, #24]
  418a30:	b	418a80 <sqrt@plt+0x16c70>
  418a34:	ldr	x8, [sp, #24]
  418a38:	ldrb	w9, [x8]
  418a3c:	cmp	w9, #0x2b
  418a40:	b.ne	418a5c <sqrt@plt+0x16c4c>  // b.any
  418a44:	ldr	x8, [sp, #8]
  418a48:	str	wzr, [x8, #40]
  418a4c:	ldr	x8, [sp, #24]
  418a50:	add	x8, x8, #0x1
  418a54:	str	x8, [sp, #24]
  418a58:	b	418a80 <sqrt@plt+0x16c70>
  418a5c:	ldr	x8, [sp, #8]
  418a60:	ldr	w9, [x8, #44]
  418a64:	cbz	w9, 418a74 <sqrt@plt+0x16c64>
  418a68:	ldr	x8, [sp, #8]
  418a6c:	str	wzr, [x8, #40]
  418a70:	b	418a80 <sqrt@plt+0x16c70>
  418a74:	ldr	x8, [sp, #8]
  418a78:	mov	w9, #0x1                   	// #1
  418a7c:	str	w9, [x8, #40]
  418a80:	ldr	x0, [sp, #24]
  418a84:	ldp	x29, x30, [sp, #48]
  418a88:	add	sp, sp, #0x40
  418a8c:	ret
  418a90:	sub	sp, sp, #0x40
  418a94:	str	x0, [sp, #56]
  418a98:	str	x1, [sp, #48]
  418a9c:	ldr	x8, [sp, #48]
  418aa0:	ldr	w9, [x8, #48]
  418aa4:	str	w9, [sp, #44]
  418aa8:	ldr	x8, [sp, #48]
  418aac:	ldr	w9, [x8, #52]
  418ab0:	str	w9, [sp, #40]
  418ab4:	ldr	x8, [sp, #48]
  418ab8:	ldr	w9, [x8]
  418abc:	str	w9, [sp, #36]
  418ac0:	ldr	w8, [sp, #36]
  418ac4:	ldr	w9, [sp, #40]
  418ac8:	mov	w10, #0x0                   	// #0
  418acc:	cmp	w8, w9
  418ad0:	str	w10, [sp, #4]
  418ad4:	b.le	418aec <sqrt@plt+0x16cdc>
  418ad8:	ldr	w8, [sp, #40]
  418adc:	ldr	w9, [sp, #44]
  418ae0:	cmp	w8, w9
  418ae4:	cset	w8, gt
  418ae8:	str	w8, [sp, #4]
  418aec:	ldr	w8, [sp, #4]
  418af0:	tbnz	w8, #0, 418af8 <sqrt@plt+0x16ce8>
  418af4:	b	418d00 <sqrt@plt+0x16ef0>
  418af8:	ldr	w8, [sp, #36]
  418afc:	ldr	w9, [sp, #40]
  418b00:	subs	w8, w8, w9
  418b04:	ldr	w9, [sp, #40]
  418b08:	ldr	w10, [sp, #44]
  418b0c:	subs	w9, w9, w10
  418b10:	cmp	w8, w9
  418b14:	b.le	418c1c <sqrt@plt+0x16e0c>
  418b18:	ldr	w8, [sp, #40]
  418b1c:	ldr	w9, [sp, #44]
  418b20:	subs	w8, w8, w9
  418b24:	str	w8, [sp, #20]
  418b28:	str	wzr, [sp, #16]
  418b2c:	ldr	w8, [sp, #16]
  418b30:	ldr	w9, [sp, #20]
  418b34:	cmp	w8, w9
  418b38:	b.ge	418c08 <sqrt@plt+0x16df8>  // b.tcont
  418b3c:	ldr	x8, [sp, #56]
  418b40:	ldr	w9, [sp, #44]
  418b44:	ldr	w10, [sp, #16]
  418b48:	add	w9, w9, w10
  418b4c:	mov	w0, w9
  418b50:	sxtw	x11, w0
  418b54:	mov	x12, #0x8                   	// #8
  418b58:	mul	x11, x12, x11
  418b5c:	add	x8, x8, x11
  418b60:	ldr	x8, [x8]
  418b64:	str	x8, [sp, #24]
  418b68:	ldr	x8, [sp, #56]
  418b6c:	ldr	w9, [sp, #36]
  418b70:	ldr	w10, [sp, #40]
  418b74:	ldr	w13, [sp, #44]
  418b78:	subs	w10, w10, w13
  418b7c:	subs	w9, w9, w10
  418b80:	ldr	w10, [sp, #16]
  418b84:	add	w9, w9, w10
  418b88:	mov	w0, w9
  418b8c:	sxtw	x11, w0
  418b90:	mul	x11, x12, x11
  418b94:	add	x8, x8, x11
  418b98:	ldr	x8, [x8]
  418b9c:	ldr	x11, [sp, #56]
  418ba0:	ldr	w9, [sp, #44]
  418ba4:	ldr	w10, [sp, #16]
  418ba8:	add	w9, w9, w10
  418bac:	mov	w0, w9
  418bb0:	sxtw	x14, w0
  418bb4:	mul	x14, x12, x14
  418bb8:	add	x11, x11, x14
  418bbc:	str	x8, [x11]
  418bc0:	ldr	x8, [sp, #24]
  418bc4:	ldr	x11, [sp, #56]
  418bc8:	ldr	w9, [sp, #36]
  418bcc:	ldr	w10, [sp, #40]
  418bd0:	ldr	w13, [sp, #44]
  418bd4:	subs	w10, w10, w13
  418bd8:	subs	w9, w9, w10
  418bdc:	ldr	w10, [sp, #16]
  418be0:	add	w9, w9, w10
  418be4:	mov	w0, w9
  418be8:	sxtw	x14, w0
  418bec:	mul	x12, x12, x14
  418bf0:	add	x11, x11, x12
  418bf4:	str	x8, [x11]
  418bf8:	ldr	w8, [sp, #16]
  418bfc:	add	w8, w8, #0x1
  418c00:	str	w8, [sp, #16]
  418c04:	b	418b2c <sqrt@plt+0x16d1c>
  418c08:	ldr	w8, [sp, #20]
  418c0c:	ldr	w9, [sp, #36]
  418c10:	subs	w8, w9, w8
  418c14:	str	w8, [sp, #36]
  418c18:	b	418cfc <sqrt@plt+0x16eec>
  418c1c:	ldr	w8, [sp, #36]
  418c20:	ldr	w9, [sp, #40]
  418c24:	subs	w8, w8, w9
  418c28:	str	w8, [sp, #12]
  418c2c:	str	wzr, [sp, #8]
  418c30:	ldr	w8, [sp, #8]
  418c34:	ldr	w9, [sp, #12]
  418c38:	cmp	w8, w9
  418c3c:	b.ge	418cec <sqrt@plt+0x16edc>  // b.tcont
  418c40:	ldr	x8, [sp, #56]
  418c44:	ldr	w9, [sp, #44]
  418c48:	ldr	w10, [sp, #8]
  418c4c:	add	w9, w9, w10
  418c50:	mov	w0, w9
  418c54:	sxtw	x11, w0
  418c58:	mov	x12, #0x8                   	// #8
  418c5c:	mul	x11, x12, x11
  418c60:	add	x8, x8, x11
  418c64:	ldr	x8, [x8]
  418c68:	str	x8, [sp, #24]
  418c6c:	ldr	x8, [sp, #56]
  418c70:	ldr	w9, [sp, #40]
  418c74:	ldr	w10, [sp, #8]
  418c78:	add	w9, w9, w10
  418c7c:	mov	w0, w9
  418c80:	sxtw	x11, w0
  418c84:	mul	x11, x12, x11
  418c88:	add	x8, x8, x11
  418c8c:	ldr	x8, [x8]
  418c90:	ldr	x11, [sp, #56]
  418c94:	ldr	w9, [sp, #44]
  418c98:	ldr	w10, [sp, #8]
  418c9c:	add	w9, w9, w10
  418ca0:	mov	w0, w9
  418ca4:	sxtw	x13, w0
  418ca8:	mul	x13, x12, x13
  418cac:	add	x11, x11, x13
  418cb0:	str	x8, [x11]
  418cb4:	ldr	x8, [sp, #24]
  418cb8:	ldr	x11, [sp, #56]
  418cbc:	ldr	w9, [sp, #40]
  418cc0:	ldr	w10, [sp, #8]
  418cc4:	add	w9, w9, w10
  418cc8:	mov	w0, w9
  418ccc:	sxtw	x13, w0
  418cd0:	mul	x12, x12, x13
  418cd4:	add	x11, x11, x12
  418cd8:	str	x8, [x11]
  418cdc:	ldr	w8, [sp, #8]
  418ce0:	add	w8, w8, #0x1
  418ce4:	str	w8, [sp, #8]
  418ce8:	b	418c30 <sqrt@plt+0x16e20>
  418cec:	ldr	w8, [sp, #12]
  418cf0:	ldr	w9, [sp, #44]
  418cf4:	add	w8, w9, w8
  418cf8:	str	w8, [sp, #44]
  418cfc:	b	418ac0 <sqrt@plt+0x16cb0>
  418d00:	ldr	x8, [sp, #48]
  418d04:	ldr	w9, [x8]
  418d08:	ldr	x8, [sp, #48]
  418d0c:	ldr	w10, [x8, #52]
  418d10:	subs	w9, w9, w10
  418d14:	ldr	x8, [sp, #48]
  418d18:	ldr	w10, [x8, #48]
  418d1c:	add	w9, w10, w9
  418d20:	str	w9, [x8, #48]
  418d24:	ldr	x8, [sp, #48]
  418d28:	ldr	w9, [x8]
  418d2c:	ldr	x8, [sp, #48]
  418d30:	str	w9, [x8, #52]
  418d34:	add	sp, sp, #0x40
  418d38:	ret
  418d3c:	sub	sp, sp, #0x70
  418d40:	stp	x29, x30, [sp, #96]
  418d44:	add	x29, sp, #0x60
  418d48:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  418d4c:	add	x8, x8, #0x6fc
  418d50:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  418d54:	add	x9, x9, #0xc0
  418d58:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  418d5c:	add	x10, x10, #0x700
  418d60:	adrp	x11, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  418d64:	add	x11, x11, #0x5d8
  418d68:	adrp	x12, 436000 <_Znam@GLIBCXX_3.4>
  418d6c:	add	x12, x12, #0x704
  418d70:	stur	w0, [x29, #-4]
  418d74:	stur	x1, [x29, #-16]
  418d78:	stur	x2, [x29, #-24]
  418d7c:	stur	x3, [x29, #-32]
  418d80:	stur	x4, [x29, #-40]
  418d84:	stur	w5, [x29, #-44]
  418d88:	str	w6, [sp, #48]
  418d8c:	ldr	w13, [x8]
  418d90:	str	w13, [x9]
  418d94:	ldr	w13, [x10]
  418d98:	str	w13, [x9, #4]
  418d9c:	ldur	w0, [x29, #-4]
  418da0:	ldur	x1, [x29, #-16]
  418da4:	ldur	x2, [x29, #-24]
  418da8:	ldur	x3, [x29, #-32]
  418dac:	ldur	x4, [x29, #-40]
  418db0:	ldur	w5, [x29, #-44]
  418db4:	ldr	w6, [sp, #48]
  418db8:	mov	x7, x9
  418dbc:	str	x8, [sp, #32]
  418dc0:	str	x9, [sp, #24]
  418dc4:	str	x11, [sp, #16]
  418dc8:	str	x12, [sp, #8]
  418dcc:	bl	4177b8 <sqrt@plt+0x159a8>
  418dd0:	str	w0, [sp, #44]
  418dd4:	ldr	x8, [sp, #24]
  418dd8:	ldr	w13, [x8]
  418ddc:	ldr	x9, [sp, #32]
  418de0:	str	w13, [x9]
  418de4:	ldr	x10, [x8, #16]
  418de8:	ldr	x11, [sp, #16]
  418dec:	str	x10, [x11]
  418df0:	ldr	w13, [x8, #8]
  418df4:	ldr	x10, [sp, #8]
  418df8:	str	w13, [x10]
  418dfc:	ldr	w0, [sp, #44]
  418e00:	ldp	x29, x30, [sp, #96]
  418e04:	add	sp, sp, #0x70
  418e08:	ret
  418e0c:	sub	sp, sp, #0x30
  418e10:	stp	x29, x30, [sp, #32]
  418e14:	add	x29, sp, #0x20
  418e18:	mov	x8, xzr
  418e1c:	mov	x3, x8
  418e20:	mov	w9, wzr
  418e24:	mov	w6, #0x1                   	// #1
  418e28:	stur	w0, [x29, #-4]
  418e2c:	str	x1, [sp, #16]
  418e30:	str	x2, [sp, #8]
  418e34:	ldur	w0, [x29, #-4]
  418e38:	ldr	x1, [sp, #16]
  418e3c:	ldr	x2, [sp, #8]
  418e40:	mov	x4, x8
  418e44:	mov	w5, w9
  418e48:	bl	418d3c <sqrt@plt+0x16f2c>
  418e4c:	ldp	x29, x30, [sp, #32]
  418e50:	add	sp, sp, #0x30
  418e54:	ret
  418e58:	sub	sp, sp, #0x40
  418e5c:	stp	x29, x30, [sp, #48]
  418e60:	add	x29, sp, #0x30
  418e64:	mov	w8, wzr
  418e68:	stur	w0, [x29, #-4]
  418e6c:	stur	x1, [x29, #-16]
  418e70:	str	x2, [sp, #24]
  418e74:	str	x3, [sp, #16]
  418e78:	str	x4, [sp, #8]
  418e7c:	ldur	w0, [x29, #-4]
  418e80:	ldur	x1, [x29, #-16]
  418e84:	ldr	x2, [sp, #24]
  418e88:	ldr	x3, [sp, #16]
  418e8c:	ldr	x4, [sp, #8]
  418e90:	mov	w5, w8
  418e94:	mov	w6, w8
  418e98:	bl	418d3c <sqrt@plt+0x16f2c>
  418e9c:	ldp	x29, x30, [sp, #48]
  418ea0:	add	sp, sp, #0x40
  418ea4:	ret
  418ea8:	sub	sp, sp, #0x40
  418eac:	stp	x29, x30, [sp, #48]
  418eb0:	add	x29, sp, #0x30
  418eb4:	mov	w8, wzr
  418eb8:	stur	w0, [x29, #-4]
  418ebc:	stur	x1, [x29, #-16]
  418ec0:	str	x2, [sp, #24]
  418ec4:	str	x3, [sp, #16]
  418ec8:	str	x4, [sp, #8]
  418ecc:	str	x5, [sp]
  418ed0:	ldur	w0, [x29, #-4]
  418ed4:	ldur	x1, [x29, #-16]
  418ed8:	ldr	x2, [sp, #24]
  418edc:	ldr	x3, [sp, #16]
  418ee0:	ldr	x4, [sp, #8]
  418ee4:	ldr	x7, [sp]
  418ee8:	mov	w5, w8
  418eec:	mov	w6, w8
  418ef0:	bl	4177b8 <sqrt@plt+0x159a8>
  418ef4:	ldp	x29, x30, [sp, #48]
  418ef8:	add	sp, sp, #0x40
  418efc:	ret
  418f00:	sub	sp, sp, #0x40
  418f04:	stp	x29, x30, [sp, #48]
  418f08:	add	x29, sp, #0x30
  418f0c:	mov	w5, #0x1                   	// #1
  418f10:	mov	w8, wzr
  418f14:	stur	w0, [x29, #-4]
  418f18:	stur	x1, [x29, #-16]
  418f1c:	str	x2, [sp, #24]
  418f20:	str	x3, [sp, #16]
  418f24:	str	x4, [sp, #8]
  418f28:	ldur	w0, [x29, #-4]
  418f2c:	ldur	x1, [x29, #-16]
  418f30:	ldr	x2, [sp, #24]
  418f34:	ldr	x3, [sp, #16]
  418f38:	ldr	x4, [sp, #8]
  418f3c:	mov	w6, w8
  418f40:	bl	418d3c <sqrt@plt+0x16f2c>
  418f44:	ldp	x29, x30, [sp, #48]
  418f48:	add	sp, sp, #0x40
  418f4c:	ret
  418f50:	sub	sp, sp, #0x40
  418f54:	stp	x29, x30, [sp, #48]
  418f58:	add	x29, sp, #0x30
  418f5c:	mov	w8, #0x1                   	// #1
  418f60:	mov	w9, wzr
  418f64:	stur	w0, [x29, #-4]
  418f68:	stur	x1, [x29, #-16]
  418f6c:	str	x2, [sp, #24]
  418f70:	str	x3, [sp, #16]
  418f74:	str	x4, [sp, #8]
  418f78:	str	x5, [sp]
  418f7c:	ldur	w0, [x29, #-4]
  418f80:	ldur	x1, [x29, #-16]
  418f84:	ldr	x2, [sp, #24]
  418f88:	ldr	x3, [sp, #16]
  418f8c:	ldr	x4, [sp, #8]
  418f90:	ldr	x7, [sp]
  418f94:	mov	w5, w8
  418f98:	mov	w6, w9
  418f9c:	bl	4177b8 <sqrt@plt+0x159a8>
  418fa0:	ldp	x29, x30, [sp, #48]
  418fa4:	add	sp, sp, #0x40
  418fa8:	ret
  418fac:	sub	sp, sp, #0x10
  418fb0:	mov	x8, xzr
  418fb4:	str	x0, [sp, #8]
  418fb8:	ldr	x9, [sp, #8]
  418fbc:	str	x8, [x9]
  418fc0:	str	x8, [x9, #8]
  418fc4:	add	sp, sp, #0x10
  418fc8:	ret
  418fcc:	sub	sp, sp, #0x50
  418fd0:	stp	x29, x30, [sp, #64]
  418fd4:	add	x29, sp, #0x40
  418fd8:	mov	w8, #0x11                  	// #17
  418fdc:	mov	x9, #0x110                 	// #272
  418fe0:	stur	x0, [x29, #-8]
  418fe4:	ldur	x10, [x29, #-8]
  418fe8:	str	w8, [x10, #8]
  418fec:	mov	x0, x9
  418ff0:	str	x10, [sp, #32]
  418ff4:	bl	401980 <_Znam@plt>
  418ff8:	add	x9, x0, #0x110
  418ffc:	mov	x10, x0
  419000:	str	x0, [sp, #24]
  419004:	str	x9, [sp, #16]
  419008:	str	x10, [sp, #8]
  41900c:	ldr	x8, [sp, #8]
  419010:	mov	x0, x8
  419014:	adrp	x9, 418000 <sqrt@plt+0x161f0>
  419018:	add	x9, x9, #0xfac
  41901c:	str	x8, [sp]
  419020:	blr	x9
  419024:	b	419028 <sqrt@plt+0x17218>
  419028:	ldr	x8, [sp]
  41902c:	add	x9, x8, #0x10
  419030:	ldr	x10, [sp, #16]
  419034:	cmp	x9, x10
  419038:	str	x9, [sp, #8]
  41903c:	b.ne	41900c <sqrt@plt+0x171fc>  // b.any
  419040:	ldr	x8, [sp, #24]
  419044:	ldr	x9, [sp, #32]
  419048:	str	x8, [x9]
  41904c:	str	wzr, [x9, #12]
  419050:	ldp	x29, x30, [sp, #64]
  419054:	add	sp, sp, #0x50
  419058:	ret
  41905c:	stur	x0, [x29, #-16]
  419060:	stur	w1, [x29, #-20]
  419064:	ldr	x0, [sp, #24]
  419068:	bl	401c60 <_ZdaPv@plt>
  41906c:	ldur	x0, [x29, #-16]
  419070:	bl	401d70 <_Unwind_Resume@plt>
  419074:	sub	sp, sp, #0x30
  419078:	stp	x29, x30, [sp, #32]
  41907c:	add	x29, sp, #0x20
  419080:	stur	x0, [x29, #-8]
  419084:	ldur	x8, [x29, #-8]
  419088:	stur	wzr, [x29, #-12]
  41908c:	str	x8, [sp, #8]
  419090:	ldur	w8, [x29, #-12]
  419094:	ldr	x9, [sp, #8]
  419098:	ldr	w10, [x9, #8]
  41909c:	cmp	w8, w10
  4190a0:	b.cs	4190d8 <sqrt@plt+0x172c8>  // b.hs, b.nlast
  4190a4:	ldr	x8, [sp, #8]
  4190a8:	ldr	x9, [x8]
  4190ac:	ldur	w10, [x29, #-12]
  4190b0:	mov	w11, w10
  4190b4:	mov	x12, #0x10                  	// #16
  4190b8:	mul	x11, x12, x11
  4190bc:	add	x9, x9, x11
  4190c0:	ldr	x0, [x9]
  4190c4:	bl	401a80 <free@plt>
  4190c8:	ldur	w8, [x29, #-12]
  4190cc:	add	w8, w8, #0x1
  4190d0:	stur	w8, [x29, #-12]
  4190d4:	b	419090 <sqrt@plt+0x17280>
  4190d8:	ldr	x8, [sp, #8]
  4190dc:	ldr	x9, [x8]
  4190e0:	str	x9, [sp]
  4190e4:	cbz	x9, 4190f0 <sqrt@plt+0x172e0>
  4190e8:	ldr	x0, [sp]
  4190ec:	bl	401c60 <_ZdaPv@plt>
  4190f0:	ldp	x29, x30, [sp, #32]
  4190f4:	add	sp, sp, #0x30
  4190f8:	ret
  4190fc:	sub	sp, sp, #0xc0
  419100:	stp	x29, x30, [sp, #176]
  419104:	add	x29, sp, #0xb0
  419108:	mov	w8, #0x1f                  	// #31
  41910c:	adrp	x9, 421000 <_ZdlPvm@@Base+0x596c>
  419110:	add	x9, x9, #0x108
  419114:	stur	x0, [x29, #-16]
  419118:	stur	x1, [x29, #-24]
  41911c:	stur	x2, [x29, #-32]
  419120:	ldur	x10, [x29, #-16]
  419124:	ldur	x11, [x29, #-24]
  419128:	cmp	x11, #0x0
  41912c:	cset	w12, ne  // ne = any
  419130:	and	w0, w12, #0x1
  419134:	mov	w1, w8
  419138:	mov	x2, x9
  41913c:	str	x10, [sp, #72]
  419140:	bl	408a60 <sqrt@plt+0x6c50>
  419144:	ldur	x0, [x29, #-24]
  419148:	bl	41ba48 <_ZdlPvm@@Base+0x3b4>
  41914c:	stur	x0, [x29, #-40]
  419150:	ldur	x9, [x29, #-40]
  419154:	ldr	x10, [sp, #72]
  419158:	ldr	w8, [x10, #8]
  41915c:	mov	w11, w8
  419160:	udiv	x13, x9, x11
  419164:	mul	x11, x13, x11
  419168:	subs	x9, x9, x11
  41916c:	stur	w9, [x29, #-44]
  419170:	ldr	x8, [sp, #72]
  419174:	ldr	x9, [x8]
  419178:	ldur	w10, [x29, #-44]
  41917c:	mov	w11, w10
  419180:	mov	x12, #0x10                  	// #16
  419184:	mul	x11, x12, x11
  419188:	add	x9, x9, x11
  41918c:	ldr	x9, [x9]
  419190:	cbz	x9, 419238 <sqrt@plt+0x17428>
  419194:	ldr	x8, [sp, #72]
  419198:	ldr	x9, [x8]
  41919c:	ldur	w10, [x29, #-44]
  4191a0:	mov	w11, w10
  4191a4:	mov	x12, #0x10                  	// #16
  4191a8:	mul	x11, x12, x11
  4191ac:	add	x9, x9, x11
  4191b0:	ldr	x0, [x9]
  4191b4:	ldur	x1, [x29, #-24]
  4191b8:	bl	401ca0 <strcmp@plt>
  4191bc:	cbnz	w0, 419204 <sqrt@plt+0x173f4>
  4191c0:	ldur	x8, [x29, #-32]
  4191c4:	ldr	x9, [sp, #72]
  4191c8:	ldr	x10, [x9]
  4191cc:	ldur	w11, [x29, #-44]
  4191d0:	mov	w12, w11
  4191d4:	mov	x13, #0x10                  	// #16
  4191d8:	mul	x12, x13, x12
  4191dc:	add	x10, x10, x12
  4191e0:	str	x8, [x10, #8]
  4191e4:	ldr	x8, [x9]
  4191e8:	ldur	w11, [x29, #-44]
  4191ec:	mov	w10, w11
  4191f0:	mul	x10, x13, x10
  4191f4:	add	x8, x8, x10
  4191f8:	ldr	x8, [x8]
  4191fc:	stur	x8, [x29, #-8]
  419200:	b	4195bc <sqrt@plt+0x177ac>
  419204:	ldur	w8, [x29, #-44]
  419208:	cbnz	w8, 419220 <sqrt@plt+0x17410>
  41920c:	ldr	x8, [sp, #72]
  419210:	ldr	w9, [x8, #8]
  419214:	subs	w9, w9, #0x1
  419218:	str	w9, [sp, #68]
  41921c:	b	41922c <sqrt@plt+0x1741c>
  419220:	ldur	w8, [x29, #-44]
  419224:	subs	w8, w8, #0x1
  419228:	str	w8, [sp, #68]
  41922c:	ldr	w8, [sp, #68]
  419230:	stur	w8, [x29, #-44]
  419234:	b	419170 <sqrt@plt+0x17360>
  419238:	ldur	x8, [x29, #-32]
  41923c:	cbnz	x8, 41924c <sqrt@plt+0x1743c>
  419240:	mov	x8, xzr
  419244:	stur	x8, [x29, #-8]
  419248:	b	4195bc <sqrt@plt+0x177ac>
  41924c:	ldr	x8, [sp, #72]
  419250:	ldr	w9, [x8, #12]
  419254:	mov	w10, #0x4                   	// #4
  419258:	mul	w9, w9, w10
  41925c:	ldr	w10, [x8, #8]
  419260:	mov	w11, #0x1                   	// #1
  419264:	mul	w10, w10, w11
  419268:	cmp	w9, w10
  41926c:	b.cc	419548 <sqrt@plt+0x17738>  // b.lo, b.ul, b.last
  419270:	ldr	x8, [sp, #72]
  419274:	ldr	x9, [x8]
  419278:	stur	x9, [x29, #-56]
  41927c:	ldr	w10, [x8, #8]
  419280:	stur	w10, [x29, #-60]
  419284:	ldr	w0, [x8, #8]
  419288:	bl	41baf8 <_ZdlPvm@@Base+0x464>
  41928c:	ldr	x8, [sp, #72]
  419290:	str	w0, [x8, #8]
  419294:	ldr	w10, [x8, #8]
  419298:	mov	w9, w10
  41929c:	mov	x11, #0x10                  	// #16
  4192a0:	mul	x12, x9, x11
  4192a4:	umulh	x11, x9, x11
  4192a8:	mov	x13, #0xffffffffffffffff    	// #-1
  4192ac:	cmp	x11, #0x0
  4192b0:	csel	x0, x13, x12, ne  // ne = any
  4192b4:	str	x9, [sp, #56]
  4192b8:	bl	401980 <_Znam@plt>
  4192bc:	ldr	x8, [sp, #56]
  4192c0:	str	x0, [sp, #48]
  4192c4:	cbz	x8, 419318 <sqrt@plt+0x17508>
  4192c8:	mov	x8, #0x10                  	// #16
  4192cc:	ldr	x9, [sp, #56]
  4192d0:	mul	x8, x8, x9
  4192d4:	ldr	x10, [sp, #48]
  4192d8:	add	x8, x10, x8
  4192dc:	str	x8, [sp, #40]
  4192e0:	str	x10, [sp, #32]
  4192e4:	ldr	x8, [sp, #32]
  4192e8:	mov	x0, x8
  4192ec:	adrp	x9, 418000 <sqrt@plt+0x161f0>
  4192f0:	add	x9, x9, #0xfac
  4192f4:	str	x8, [sp, #24]
  4192f8:	blr	x9
  4192fc:	b	419300 <sqrt@plt+0x174f0>
  419300:	ldr	x8, [sp, #24]
  419304:	add	x9, x8, #0x10
  419308:	ldr	x10, [sp, #40]
  41930c:	cmp	x9, x10
  419310:	str	x9, [sp, #32]
  419314:	b.ne	4192e4 <sqrt@plt+0x174d4>  // b.any
  419318:	ldr	x8, [sp, #48]
  41931c:	ldr	x9, [sp, #72]
  419320:	str	x8, [x9]
  419324:	stur	wzr, [x29, #-80]
  419328:	ldur	w8, [x29, #-80]
  41932c:	ldur	w9, [x29, #-60]
  419330:	cmp	w8, w9
  419334:	b.cs	4194bc <sqrt@plt+0x176ac>  // b.hs, b.nlast
  419338:	ldur	x8, [x29, #-56]
  41933c:	ldur	w9, [x29, #-80]
  419340:	mov	w10, w9
  419344:	mov	x11, #0x10                  	// #16
  419348:	mul	x10, x11, x10
  41934c:	add	x8, x8, x10
  419350:	ldr	x8, [x8]
  419354:	cbz	x8, 4194ac <sqrt@plt+0x1769c>
  419358:	ldur	x8, [x29, #-56]
  41935c:	ldur	w9, [x29, #-80]
  419360:	mov	w10, w9
  419364:	mov	x11, #0x10                  	// #16
  419368:	mul	x10, x11, x10
  41936c:	add	x8, x8, x10
  419370:	ldr	x8, [x8, #8]
  419374:	cbnz	x8, 4193b0 <sqrt@plt+0x175a0>
  419378:	ldur	x8, [x29, #-56]
  41937c:	ldur	w9, [x29, #-80]
  419380:	mov	w10, w9
  419384:	mov	x11, #0x10                  	// #16
  419388:	mul	x10, x11, x10
  41938c:	add	x8, x8, x10
  419390:	ldr	x0, [x8]
  419394:	bl	401a80 <free@plt>
  419398:	b	4194ac <sqrt@plt+0x1769c>
  41939c:	stur	x0, [x29, #-72]
  4193a0:	stur	w1, [x29, #-76]
  4193a4:	ldr	x0, [sp, #48]
  4193a8:	bl	401c60 <_ZdaPv@plt>
  4193ac:	b	4195cc <sqrt@plt+0x177bc>
  4193b0:	ldur	x8, [x29, #-56]
  4193b4:	ldur	w9, [x29, #-80]
  4193b8:	mov	w10, w9
  4193bc:	mov	x11, #0x10                  	// #16
  4193c0:	mul	x10, x11, x10
  4193c4:	add	x8, x8, x10
  4193c8:	ldr	x0, [x8]
  4193cc:	bl	41ba48 <_ZdlPvm@@Base+0x3b4>
  4193d0:	ldr	x8, [sp, #72]
  4193d4:	ldr	w9, [x8, #8]
  4193d8:	mov	w10, w9
  4193dc:	udiv	x11, x0, x10
  4193e0:	mul	x10, x11, x10
  4193e4:	subs	x10, x0, x10
  4193e8:	stur	w10, [x29, #-84]
  4193ec:	ldr	x8, [sp, #72]
  4193f0:	ldr	x9, [x8]
  4193f4:	ldur	w10, [x29, #-84]
  4193f8:	mov	w11, w10
  4193fc:	mov	x12, #0x10                  	// #16
  419400:	mul	x11, x12, x11
  419404:	add	x9, x9, x11
  419408:	ldr	x9, [x9]
  41940c:	cbz	x9, 419444 <sqrt@plt+0x17634>
  419410:	ldur	w8, [x29, #-84]
  419414:	cbnz	w8, 41942c <sqrt@plt+0x1761c>
  419418:	ldr	x8, [sp, #72]
  41941c:	ldr	w9, [x8, #8]
  419420:	subs	w9, w9, #0x1
  419424:	str	w9, [sp, #20]
  419428:	b	419438 <sqrt@plt+0x17628>
  41942c:	ldur	w8, [x29, #-84]
  419430:	subs	w8, w8, #0x1
  419434:	str	w8, [sp, #20]
  419438:	ldr	w8, [sp, #20]
  41943c:	stur	w8, [x29, #-84]
  419440:	b	4193ec <sqrt@plt+0x175dc>
  419444:	ldur	x8, [x29, #-56]
  419448:	ldur	w9, [x29, #-80]
  41944c:	mov	w10, w9
  419450:	mov	x11, #0x10                  	// #16
  419454:	mul	x10, x11, x10
  419458:	add	x8, x8, x10
  41945c:	ldr	x8, [x8]
  419460:	ldr	x10, [sp, #72]
  419464:	ldr	x12, [x10]
  419468:	ldur	w9, [x29, #-84]
  41946c:	mov	w13, w9
  419470:	mul	x13, x11, x13
  419474:	add	x12, x12, x13
  419478:	str	x8, [x12]
  41947c:	ldur	x8, [x29, #-56]
  419480:	ldur	w9, [x29, #-80]
  419484:	mov	w12, w9
  419488:	mul	x12, x11, x12
  41948c:	add	x8, x8, x12
  419490:	ldr	x8, [x8, #8]
  419494:	ldr	x12, [x10]
  419498:	ldur	w9, [x29, #-84]
  41949c:	mov	w13, w9
  4194a0:	mul	x11, x11, x13
  4194a4:	add	x11, x12, x11
  4194a8:	str	x8, [x11, #8]
  4194ac:	ldur	w8, [x29, #-80]
  4194b0:	add	w8, w8, #0x1
  4194b4:	stur	w8, [x29, #-80]
  4194b8:	b	419328 <sqrt@plt+0x17518>
  4194bc:	ldur	x8, [x29, #-40]
  4194c0:	ldr	x9, [sp, #72]
  4194c4:	ldr	w10, [x9, #8]
  4194c8:	mov	w11, w10
  4194cc:	udiv	x12, x8, x11
  4194d0:	mul	x11, x12, x11
  4194d4:	subs	x8, x8, x11
  4194d8:	stur	w8, [x29, #-44]
  4194dc:	ldr	x8, [sp, #72]
  4194e0:	ldr	x9, [x8]
  4194e4:	ldur	w10, [x29, #-44]
  4194e8:	mov	w11, w10
  4194ec:	mov	x12, #0x10                  	// #16
  4194f0:	mul	x11, x12, x11
  4194f4:	add	x9, x9, x11
  4194f8:	ldr	x9, [x9]
  4194fc:	cbz	x9, 419534 <sqrt@plt+0x17724>
  419500:	ldur	w8, [x29, #-44]
  419504:	cbnz	w8, 41951c <sqrt@plt+0x1770c>
  419508:	ldr	x8, [sp, #72]
  41950c:	ldr	w9, [x8, #8]
  419510:	subs	w9, w9, #0x1
  419514:	str	w9, [sp, #16]
  419518:	b	419528 <sqrt@plt+0x17718>
  41951c:	ldur	w8, [x29, #-44]
  419520:	subs	w8, w8, #0x1
  419524:	str	w8, [sp, #16]
  419528:	ldr	w8, [sp, #16]
  41952c:	stur	w8, [x29, #-44]
  419530:	b	4194dc <sqrt@plt+0x176cc>
  419534:	ldur	x8, [x29, #-56]
  419538:	str	x8, [sp, #8]
  41953c:	cbz	x8, 419548 <sqrt@plt+0x17738>
  419540:	ldr	x0, [sp, #8]
  419544:	bl	401c60 <_ZdaPv@plt>
  419548:	ldur	x0, [x29, #-24]
  41954c:	bl	4019e0 <strlen@plt>
  419550:	add	x0, x0, #0x1
  419554:	bl	401ce0 <malloc@plt>
  419558:	str	x0, [sp, #80]
  41955c:	ldr	x0, [sp, #80]
  419560:	ldur	x1, [x29, #-24]
  419564:	bl	401ad0 <strcpy@plt>
  419568:	ldr	x8, [sp, #80]
  41956c:	ldr	x9, [sp, #72]
  419570:	ldr	x10, [x9]
  419574:	ldur	w11, [x29, #-44]
  419578:	mov	w12, w11
  41957c:	mov	x13, #0x10                  	// #16
  419580:	mul	x12, x13, x12
  419584:	add	x10, x10, x12
  419588:	str	x8, [x10]
  41958c:	ldur	x8, [x29, #-32]
  419590:	ldr	x10, [x9]
  419594:	ldur	w11, [x29, #-44]
  419598:	mov	w12, w11
  41959c:	mul	x12, x13, x12
  4195a0:	add	x10, x10, x12
  4195a4:	str	x8, [x10, #8]
  4195a8:	ldr	w11, [x9, #12]
  4195ac:	add	w11, w11, #0x1
  4195b0:	str	w11, [x9, #12]
  4195b4:	ldr	x8, [sp, #80]
  4195b8:	stur	x8, [x29, #-8]
  4195bc:	ldur	x0, [x29, #-8]
  4195c0:	ldp	x29, x30, [sp, #176]
  4195c4:	add	sp, sp, #0xc0
  4195c8:	ret
  4195cc:	ldur	x0, [x29, #-72]
  4195d0:	bl	401d70 <_Unwind_Resume@plt>
  4195d4:	sub	sp, sp, #0x40
  4195d8:	stp	x29, x30, [sp, #48]
  4195dc:	add	x29, sp, #0x30
  4195e0:	mov	w8, #0x1f                  	// #31
  4195e4:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  4195e8:	add	x2, x2, #0x108
  4195ec:	stur	x0, [x29, #-16]
  4195f0:	str	x1, [sp, #24]
  4195f4:	ldur	x9, [x29, #-16]
  4195f8:	ldr	x10, [sp, #24]
  4195fc:	cmp	x10, #0x0
  419600:	cset	w11, ne  // ne = any
  419604:	and	w0, w11, #0x1
  419608:	mov	w1, w8
  41960c:	str	x9, [sp, #8]
  419610:	bl	408a60 <sqrt@plt+0x6c50>
  419614:	ldr	x0, [sp, #24]
  419618:	bl	41ba48 <_ZdlPvm@@Base+0x3b4>
  41961c:	ldr	x9, [sp, #8]
  419620:	ldr	w8, [x9, #8]
  419624:	mov	w10, w8
  419628:	udiv	x12, x0, x10
  41962c:	mul	x10, x12, x10
  419630:	subs	x10, x0, x10
  419634:	str	w10, [sp, #20]
  419638:	ldr	x8, [sp, #8]
  41963c:	ldr	x9, [x8]
  419640:	ldr	w10, [sp, #20]
  419644:	mov	w11, w10
  419648:	mov	x12, #0x10                  	// #16
  41964c:	mul	x11, x12, x11
  419650:	add	x9, x9, x11
  419654:	ldr	x9, [x9]
  419658:	cbz	x9, 4196e4 <sqrt@plt+0x178d4>
  41965c:	ldr	x8, [sp, #8]
  419660:	ldr	x9, [x8]
  419664:	ldr	w10, [sp, #20]
  419668:	mov	w11, w10
  41966c:	mov	x12, #0x10                  	// #16
  419670:	mul	x11, x12, x11
  419674:	add	x9, x9, x11
  419678:	ldr	x0, [x9]
  41967c:	ldr	x1, [sp, #24]
  419680:	bl	401ca0 <strcmp@plt>
  419684:	cbnz	w0, 4196b0 <sqrt@plt+0x178a0>
  419688:	ldr	x8, [sp, #8]
  41968c:	ldr	x9, [x8]
  419690:	ldr	w10, [sp, #20]
  419694:	mov	w11, w10
  419698:	mov	x12, #0x10                  	// #16
  41969c:	mul	x11, x12, x11
  4196a0:	add	x9, x9, x11
  4196a4:	ldr	x9, [x9, #8]
  4196a8:	stur	x9, [x29, #-8]
  4196ac:	b	4196ec <sqrt@plt+0x178dc>
  4196b0:	ldr	w8, [sp, #20]
  4196b4:	cbnz	w8, 4196cc <sqrt@plt+0x178bc>
  4196b8:	ldr	x8, [sp, #8]
  4196bc:	ldr	w9, [x8, #8]
  4196c0:	subs	w9, w9, #0x1
  4196c4:	str	w9, [sp, #4]
  4196c8:	b	4196d8 <sqrt@plt+0x178c8>
  4196cc:	ldr	w8, [sp, #20]
  4196d0:	subs	w8, w8, #0x1
  4196d4:	str	w8, [sp, #4]
  4196d8:	ldr	w8, [sp, #4]
  4196dc:	str	w8, [sp, #20]
  4196e0:	b	419638 <sqrt@plt+0x17828>
  4196e4:	mov	x8, xzr
  4196e8:	stur	x8, [x29, #-8]
  4196ec:	ldur	x0, [x29, #-8]
  4196f0:	ldp	x29, x30, [sp, #48]
  4196f4:	add	sp, sp, #0x40
  4196f8:	ret
  4196fc:	sub	sp, sp, #0x50
  419700:	stp	x29, x30, [sp, #64]
  419704:	add	x29, sp, #0x40
  419708:	mov	w8, #0x1f                  	// #31
  41970c:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  419710:	add	x2, x2, #0x108
  419714:	stur	x0, [x29, #-16]
  419718:	stur	x1, [x29, #-24]
  41971c:	ldur	x9, [x29, #-16]
  419720:	ldur	x10, [x29, #-24]
  419724:	ldr	x10, [x10]
  419728:	str	x10, [sp, #32]
  41972c:	ldr	x10, [sp, #32]
  419730:	cmp	x10, #0x0
  419734:	cset	w11, ne  // ne = any
  419738:	and	w0, w11, #0x1
  41973c:	mov	w1, w8
  419740:	str	x9, [sp, #16]
  419744:	bl	408a60 <sqrt@plt+0x6c50>
  419748:	ldr	x0, [sp, #32]
  41974c:	bl	41ba48 <_ZdlPvm@@Base+0x3b4>
  419750:	ldr	x9, [sp, #16]
  419754:	ldr	w8, [x9, #8]
  419758:	mov	w10, w8
  41975c:	udiv	x12, x0, x10
  419760:	mul	x10, x12, x10
  419764:	subs	x10, x0, x10
  419768:	str	w10, [sp, #28]
  41976c:	ldr	x8, [sp, #16]
  419770:	ldr	x9, [x8]
  419774:	ldr	w10, [sp, #28]
  419778:	mov	w11, w10
  41977c:	mov	x12, #0x10                  	// #16
  419780:	mul	x11, x12, x11
  419784:	add	x9, x9, x11
  419788:	ldr	x9, [x9]
  41978c:	cbz	x9, 419838 <sqrt@plt+0x17a28>
  419790:	ldr	x8, [sp, #16]
  419794:	ldr	x9, [x8]
  419798:	ldr	w10, [sp, #28]
  41979c:	mov	w11, w10
  4197a0:	mov	x12, #0x10                  	// #16
  4197a4:	mul	x11, x12, x11
  4197a8:	add	x9, x9, x11
  4197ac:	ldr	x0, [x9]
  4197b0:	ldr	x1, [sp, #32]
  4197b4:	bl	401ca0 <strcmp@plt>
  4197b8:	cbnz	w0, 419804 <sqrt@plt+0x179f4>
  4197bc:	ldr	x8, [sp, #16]
  4197c0:	ldr	x9, [x8]
  4197c4:	ldr	w10, [sp, #28]
  4197c8:	mov	w11, w10
  4197cc:	mov	x12, #0x10                  	// #16
  4197d0:	mul	x11, x12, x11
  4197d4:	add	x9, x9, x11
  4197d8:	ldr	x9, [x9]
  4197dc:	ldur	x11, [x29, #-24]
  4197e0:	str	x9, [x11]
  4197e4:	ldr	x9, [x8]
  4197e8:	ldr	w10, [sp, #28]
  4197ec:	mov	w11, w10
  4197f0:	mul	x11, x12, x11
  4197f4:	add	x9, x9, x11
  4197f8:	ldr	x9, [x9, #8]
  4197fc:	stur	x9, [x29, #-8]
  419800:	b	419840 <sqrt@plt+0x17a30>
  419804:	ldr	w8, [sp, #28]
  419808:	cbnz	w8, 419820 <sqrt@plt+0x17a10>
  41980c:	ldr	x8, [sp, #16]
  419810:	ldr	w9, [x8, #8]
  419814:	subs	w9, w9, #0x1
  419818:	str	w9, [sp, #12]
  41981c:	b	41982c <sqrt@plt+0x17a1c>
  419820:	ldr	w8, [sp, #28]
  419824:	subs	w8, w8, #0x1
  419828:	str	w8, [sp, #12]
  41982c:	ldr	w8, [sp, #12]
  419830:	str	w8, [sp, #28]
  419834:	b	41976c <sqrt@plt+0x1795c>
  419838:	mov	x8, xzr
  41983c:	stur	x8, [x29, #-8]
  419840:	ldur	x0, [x29, #-8]
  419844:	ldp	x29, x30, [sp, #64]
  419848:	add	sp, sp, #0x50
  41984c:	ret
  419850:	sub	sp, sp, #0x10
  419854:	str	x0, [sp, #8]
  419858:	str	x1, [sp]
  41985c:	ldr	x8, [sp, #8]
  419860:	ldr	x9, [sp]
  419864:	str	x9, [x8]
  419868:	str	wzr, [x8, #8]
  41986c:	add	sp, sp, #0x10
  419870:	ret
  419874:	sub	sp, sp, #0x40
  419878:	str	x0, [sp, #48]
  41987c:	str	x1, [sp, #40]
  419880:	str	x2, [sp, #32]
  419884:	ldr	x8, [sp, #48]
  419888:	ldr	x9, [x8]
  41988c:	ldr	w10, [x9, #8]
  419890:	str	w10, [sp, #28]
  419894:	ldr	x9, [x8]
  419898:	ldr	x9, [x9]
  41989c:	str	x9, [sp, #16]
  4198a0:	str	x8, [sp, #8]
  4198a4:	ldr	x8, [sp, #8]
  4198a8:	ldr	w9, [x8, #8]
  4198ac:	ldr	w10, [sp, #28]
  4198b0:	cmp	w9, w10
  4198b4:	b.cs	419950 <sqrt@plt+0x17b40>  // b.hs, b.nlast
  4198b8:	ldr	x8, [sp, #16]
  4198bc:	ldr	x9, [sp, #8]
  4198c0:	ldr	w10, [x9, #8]
  4198c4:	mov	w11, w10
  4198c8:	mov	x12, #0x10                  	// #16
  4198cc:	mul	x11, x12, x11
  4198d0:	add	x8, x8, x11
  4198d4:	ldr	x8, [x8]
  4198d8:	cbz	x8, 41993c <sqrt@plt+0x17b2c>
  4198dc:	ldr	x8, [sp, #16]
  4198e0:	ldr	x9, [sp, #8]
  4198e4:	ldr	w10, [x9, #8]
  4198e8:	mov	w11, w10
  4198ec:	mov	x12, #0x10                  	// #16
  4198f0:	mul	x11, x12, x11
  4198f4:	add	x8, x8, x11
  4198f8:	ldr	x8, [x8]
  4198fc:	ldr	x11, [sp, #40]
  419900:	str	x8, [x11]
  419904:	ldr	x8, [sp, #16]
  419908:	ldr	w10, [x9, #8]
  41990c:	mov	w11, w10
  419910:	mul	x11, x12, x11
  419914:	add	x8, x8, x11
  419918:	ldr	x8, [x8, #8]
  41991c:	ldr	x11, [sp, #32]
  419920:	str	x8, [x11]
  419924:	ldr	w10, [x9, #8]
  419928:	mov	w13, #0x1                   	// #1
  41992c:	add	w10, w10, #0x1
  419930:	str	w10, [x9, #8]
  419934:	str	w13, [sp, #60]
  419938:	b	419954 <sqrt@plt+0x17b44>
  41993c:	ldr	x8, [sp, #8]
  419940:	ldr	w9, [x8, #8]
  419944:	add	w9, w9, #0x1
  419948:	str	w9, [x8, #8]
  41994c:	b	4198a4 <sqrt@plt+0x17a94>
  419950:	str	wzr, [sp, #60]
  419954:	ldr	w0, [sp, #60]
  419958:	add	sp, sp, #0x40
  41995c:	ret
  419960:	sub	sp, sp, #0x30
  419964:	stp	x29, x30, [sp, #32]
  419968:	add	x29, sp, #0x20
  41996c:	stur	x0, [x29, #-8]
  419970:	stur	wzr, [x29, #-12]
  419974:	ldur	w8, [x29, #-12]
  419978:	mov	w9, w8
  41997c:	cmp	x9, #0x1b0
  419980:	b.cs	4199ec <sqrt@plt+0x17bdc>  // b.hs, b.nlast
  419984:	mov	x0, #0x8                   	// #8
  419988:	bl	401980 <_Znam@plt>
  41998c:	str	x0, [sp, #8]
  419990:	ldur	w8, [x29, #-12]
  419994:	mov	w9, w8
  419998:	mov	x10, #0x10                  	// #16
  41999c:	mul	x9, x10, x9
  4199a0:	adrp	x11, 436000 <_Znam@GLIBCXX_3.4>
  4199a4:	add	x11, x11, #0x708
  4199a8:	add	x9, x11, x9
  4199ac:	ldr	x9, [x9, #8]
  4199b0:	ldr	x12, [sp, #8]
  4199b4:	str	x9, [x12]
  4199b8:	ldur	w8, [x29, #-12]
  4199bc:	mov	w9, w8
  4199c0:	mul	x9, x10, x9
  4199c4:	add	x9, x11, x9
  4199c8:	ldr	x1, [x9]
  4199cc:	ldr	x2, [sp, #8]
  4199d0:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  4199d4:	add	x0, x0, #0xf8
  4199d8:	bl	4190fc <sqrt@plt+0x172ec>
  4199dc:	ldur	w8, [x29, #-12]
  4199e0:	add	w8, w8, #0x1
  4199e4:	stur	w8, [x29, #-12]
  4199e8:	b	419974 <sqrt@plt+0x17b64>
  4199ec:	ldp	x29, x30, [sp, #32]
  4199f0:	add	sp, sp, #0x30
  4199f4:	ret
  4199f8:	sub	sp, sp, #0x30
  4199fc:	stp	x29, x30, [sp, #32]
  419a00:	add	x29, sp, #0x20
  419a04:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  419a08:	add	x8, x8, #0xf8
  419a0c:	stur	x0, [x29, #-8]
  419a10:	ldur	x1, [x29, #-8]
  419a14:	mov	x0, x8
  419a18:	bl	4195d4 <sqrt@plt+0x177c4>
  419a1c:	str	x0, [sp, #16]
  419a20:	ldr	x8, [sp, #16]
  419a24:	cbz	x8, 419a38 <sqrt@plt+0x17c28>
  419a28:	ldr	x8, [sp, #16]
  419a2c:	ldr	x8, [x8]
  419a30:	str	x8, [sp, #8]
  419a34:	b	419a40 <sqrt@plt+0x17c30>
  419a38:	mov	x8, xzr
  419a3c:	str	x8, [sp, #8]
  419a40:	ldr	x8, [sp, #8]
  419a44:	mov	x0, x8
  419a48:	ldp	x29, x30, [sp, #32]
  419a4c:	add	sp, sp, #0x30
  419a50:	ret
  419a54:	sub	sp, sp, #0x30
  419a58:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  419a5c:	add	x8, x8, #0x109
  419a60:	add	x9, x8, #0x15
  419a64:	mov	w10, #0x0                   	// #0
  419a68:	str	w0, [sp, #44]
  419a6c:	str	w1, [sp, #40]
  419a70:	str	x9, [sp, #32]
  419a74:	str	wzr, [sp, #28]
  419a78:	strb	w10, [x8, #21]
  419a7c:	ldr	w10, [sp, #44]
  419a80:	cmp	w10, #0x0
  419a84:	cset	w10, lt  // lt = tstop
  419a88:	str	x9, [sp, #8]
  419a8c:	tbnz	w10, #0, 419b28 <sqrt@plt+0x17d18>
  419a90:	ldr	w8, [sp, #44]
  419a94:	mov	w9, #0xa                   	// #10
  419a98:	sdiv	w10, w8, w9
  419a9c:	mul	w10, w10, w9
  419aa0:	subs	w8, w8, w10
  419aa4:	add	w8, w8, #0x30
  419aa8:	ldr	x11, [sp, #32]
  419aac:	mov	x12, #0xffffffffffffffff    	// #-1
  419ab0:	add	x11, x11, x12
  419ab4:	str	x11, [sp, #32]
  419ab8:	strb	w8, [x11]
  419abc:	ldr	w8, [sp, #44]
  419ac0:	sdiv	w8, w8, w9
  419ac4:	str	w8, [sp, #44]
  419ac8:	ldr	w8, [sp, #28]
  419acc:	add	w8, w8, #0x1
  419ad0:	str	w8, [sp, #28]
  419ad4:	ldr	w9, [sp, #40]
  419ad8:	cmp	w8, w9
  419adc:	b.ne	419af8 <sqrt@plt+0x17ce8>  // b.any
  419ae0:	ldr	x8, [sp, #32]
  419ae4:	mov	x9, #0xffffffffffffffff    	// #-1
  419ae8:	add	x8, x8, x9
  419aec:	str	x8, [sp, #32]
  419af0:	mov	w10, #0x2e                  	// #46
  419af4:	strb	w10, [x8]
  419af8:	ldr	w8, [sp, #44]
  419afc:	mov	w9, #0x1                   	// #1
  419b00:	str	w9, [sp, #4]
  419b04:	cbnz	w8, 419b1c <sqrt@plt+0x17d0c>
  419b08:	ldr	w8, [sp, #28]
  419b0c:	ldr	w9, [sp, #40]
  419b10:	cmp	w8, w9
  419b14:	cset	w8, lt  // lt = tstop
  419b18:	str	w8, [sp, #4]
  419b1c:	ldr	w8, [sp, #4]
  419b20:	tbnz	w8, #0, 419a90 <sqrt@plt+0x17c80>
  419b24:	b	419bd8 <sqrt@plt+0x17dc8>
  419b28:	ldr	w8, [sp, #44]
  419b2c:	mov	w9, #0xa                   	// #10
  419b30:	sdiv	w10, w8, w9
  419b34:	mul	w10, w10, w9
  419b38:	subs	w8, w8, w10
  419b3c:	mov	w10, #0x30                  	// #48
  419b40:	subs	w8, w10, w8
  419b44:	ldr	x11, [sp, #32]
  419b48:	mov	x12, #0xffffffffffffffff    	// #-1
  419b4c:	add	x11, x11, x12
  419b50:	str	x11, [sp, #32]
  419b54:	strb	w8, [x11]
  419b58:	ldr	w8, [sp, #44]
  419b5c:	sdiv	w8, w8, w9
  419b60:	str	w8, [sp, #44]
  419b64:	ldr	w8, [sp, #28]
  419b68:	add	w8, w8, #0x1
  419b6c:	str	w8, [sp, #28]
  419b70:	ldr	w9, [sp, #40]
  419b74:	cmp	w8, w9
  419b78:	b.ne	419b94 <sqrt@plt+0x17d84>  // b.any
  419b7c:	ldr	x8, [sp, #32]
  419b80:	mov	x9, #0xffffffffffffffff    	// #-1
  419b84:	add	x8, x8, x9
  419b88:	str	x8, [sp, #32]
  419b8c:	mov	w10, #0x2e                  	// #46
  419b90:	strb	w10, [x8]
  419b94:	ldr	w8, [sp, #44]
  419b98:	mov	w9, #0x1                   	// #1
  419b9c:	str	w9, [sp]
  419ba0:	cbnz	w8, 419bb8 <sqrt@plt+0x17da8>
  419ba4:	ldr	w8, [sp, #28]
  419ba8:	ldr	w9, [sp, #40]
  419bac:	cmp	w8, w9
  419bb0:	cset	w8, lt  // lt = tstop
  419bb4:	str	w8, [sp]
  419bb8:	ldr	w8, [sp]
  419bbc:	tbnz	w8, #0, 419b28 <sqrt@plt+0x17d18>
  419bc0:	ldr	x8, [sp, #32]
  419bc4:	mov	x9, #0xffffffffffffffff    	// #-1
  419bc8:	add	x8, x8, x9
  419bcc:	str	x8, [sp, #32]
  419bd0:	mov	w10, #0x2d                  	// #45
  419bd4:	strb	w10, [x8]
  419bd8:	ldr	w8, [sp, #40]
  419bdc:	cmp	w8, #0x0
  419be0:	cset	w8, le
  419be4:	tbnz	w8, #0, 419c84 <sqrt@plt+0x17e74>
  419be8:	ldr	x8, [sp, #8]
  419bec:	str	x8, [sp, #16]
  419bf0:	ldr	x8, [sp, #16]
  419bf4:	ldurb	w9, [x8, #-1]
  419bf8:	cmp	w9, #0x30
  419bfc:	b.ne	419c14 <sqrt@plt+0x17e04>  // b.any
  419c00:	ldr	x8, [sp, #16]
  419c04:	mov	x9, #0xffffffffffffffff    	// #-1
  419c08:	add	x8, x8, x9
  419c0c:	str	x8, [sp, #16]
  419c10:	b	419bf0 <sqrt@plt+0x17de0>
  419c14:	ldr	x8, [sp, #16]
  419c18:	ldurb	w9, [x8, #-1]
  419c1c:	cmp	w9, #0x2e
  419c20:	b.ne	419c78 <sqrt@plt+0x17e68>  // b.any
  419c24:	ldr	x8, [sp, #16]
  419c28:	mov	x9, #0xffffffffffffffff    	// #-1
  419c2c:	add	x8, x8, x9
  419c30:	ldr	x9, [sp, #32]
  419c34:	cmp	x8, x9
  419c38:	b.ne	419c60 <sqrt@plt+0x17e50>  // b.any
  419c3c:	ldr	x8, [sp, #16]
  419c40:	mov	x9, #0xffffffffffffffff    	// #-1
  419c44:	add	x8, x8, x9
  419c48:	mov	w10, #0x30                  	// #48
  419c4c:	strb	w10, [x8]
  419c50:	ldr	x8, [sp, #16]
  419c54:	mov	w10, #0x0                   	// #0
  419c58:	strb	w10, [x8]
  419c5c:	b	419c74 <sqrt@plt+0x17e64>
  419c60:	ldr	x8, [sp, #16]
  419c64:	mov	x9, #0xffffffffffffffff    	// #-1
  419c68:	add	x8, x8, x9
  419c6c:	mov	w10, #0x0                   	// #0
  419c70:	strb	w10, [x8]
  419c74:	b	419c84 <sqrt@plt+0x17e74>
  419c78:	ldr	x8, [sp, #16]
  419c7c:	mov	w9, #0x0                   	// #0
  419c80:	strb	w9, [x8]
  419c84:	ldr	x0, [sp, #32]
  419c88:	add	sp, sp, #0x30
  419c8c:	ret
  419c90:	sub	sp, sp, #0x20
  419c94:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  419c98:	add	x8, x8, #0x11f
  419c9c:	add	x8, x8, #0x14
  419ca0:	str	w0, [sp, #20]
  419ca4:	str	x8, [sp, #8]
  419ca8:	ldr	w9, [sp, #20]
  419cac:	cmp	w9, #0x0
  419cb0:	cset	w9, lt  // lt = tstop
  419cb4:	tbnz	w9, #0, 419d04 <sqrt@plt+0x17ef4>
  419cb8:	ldr	w8, [sp, #20]
  419cbc:	mov	w9, #0xa                   	// #10
  419cc0:	sdiv	w10, w8, w9
  419cc4:	mul	w10, w10, w9
  419cc8:	subs	w8, w8, w10
  419ccc:	add	w8, w8, #0x30
  419cd0:	ldr	x11, [sp, #8]
  419cd4:	mov	x12, #0xffffffffffffffff    	// #-1
  419cd8:	add	x11, x11, x12
  419cdc:	str	x11, [sp, #8]
  419ce0:	strb	w8, [x11]
  419ce4:	ldr	w8, [sp, #20]
  419ce8:	sdiv	w8, w8, w9
  419cec:	str	w8, [sp, #20]
  419cf0:	ldr	w8, [sp, #20]
  419cf4:	cbnz	w8, 419cb8 <sqrt@plt+0x17ea8>
  419cf8:	ldr	x8, [sp, #8]
  419cfc:	str	x8, [sp, #24]
  419d00:	b	419d68 <sqrt@plt+0x17f58>
  419d04:	ldr	w8, [sp, #20]
  419d08:	mov	w9, #0xa                   	// #10
  419d0c:	sdiv	w10, w8, w9
  419d10:	mul	w10, w10, w9
  419d14:	subs	w8, w8, w10
  419d18:	mov	w10, #0x30                  	// #48
  419d1c:	subs	w8, w10, w8
  419d20:	ldr	x11, [sp, #8]
  419d24:	mov	x12, #0xffffffffffffffff    	// #-1
  419d28:	add	x11, x11, x12
  419d2c:	str	x11, [sp, #8]
  419d30:	strb	w8, [x11]
  419d34:	ldr	w8, [sp, #20]
  419d38:	sdiv	w8, w8, w9
  419d3c:	str	w8, [sp, #20]
  419d40:	ldr	w8, [sp, #20]
  419d44:	cbnz	w8, 419d04 <sqrt@plt+0x17ef4>
  419d48:	ldr	x8, [sp, #8]
  419d4c:	mov	x9, #0xffffffffffffffff    	// #-1
  419d50:	add	x8, x8, x9
  419d54:	str	x8, [sp, #8]
  419d58:	mov	w10, #0x2d                  	// #45
  419d5c:	strb	w10, [x8]
  419d60:	ldr	x8, [sp, #8]
  419d64:	str	x8, [sp, #24]
  419d68:	ldr	x0, [sp, #24]
  419d6c:	add	sp, sp, #0x20
  419d70:	ret
  419d74:	sub	sp, sp, #0x10
  419d78:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  419d7c:	add	x8, x8, #0x134
  419d80:	add	x8, x8, #0x14
  419d84:	str	w0, [sp, #12]
  419d88:	str	x8, [sp]
  419d8c:	ldr	w8, [sp, #12]
  419d90:	mov	w9, #0xa                   	// #10
  419d94:	udiv	w10, w8, w9
  419d98:	mul	w10, w10, w9
  419d9c:	subs	w8, w8, w10
  419da0:	add	w8, w8, #0x30
  419da4:	ldr	x11, [sp]
  419da8:	mov	x12, #0xffffffffffffffff    	// #-1
  419dac:	add	x11, x11, x12
  419db0:	str	x11, [sp]
  419db4:	strb	w8, [x11]
  419db8:	ldr	w8, [sp, #12]
  419dbc:	udiv	w8, w8, w9
  419dc0:	str	w8, [sp, #12]
  419dc4:	ldr	w8, [sp, #12]
  419dc8:	cbnz	w8, 419d8c <sqrt@plt+0x17f7c>
  419dcc:	ldr	x0, [sp]
  419dd0:	add	sp, sp, #0x10
  419dd4:	ret
  419dd8:	sub	sp, sp, #0x10
  419ddc:	mov	x8, xzr
  419de0:	str	x0, [sp, #8]
  419de4:	ldr	x9, [sp, #8]
  419de8:	str	x8, [x9]
  419dec:	str	x8, [x9, #8]
  419df0:	add	sp, sp, #0x10
  419df4:	ret
  419df8:	sub	sp, sp, #0x50
  419dfc:	stp	x29, x30, [sp, #64]
  419e00:	add	x29, sp, #0x40
  419e04:	mov	w8, #0x11                  	// #17
  419e08:	mov	x9, #0x110                 	// #272
  419e0c:	stur	x0, [x29, #-8]
  419e10:	ldur	x10, [x29, #-8]
  419e14:	str	w8, [x10, #8]
  419e18:	mov	x0, x9
  419e1c:	str	x10, [sp, #32]
  419e20:	bl	401980 <_Znam@plt>
  419e24:	add	x9, x0, #0x110
  419e28:	mov	x10, x0
  419e2c:	str	x0, [sp, #24]
  419e30:	str	x9, [sp, #16]
  419e34:	str	x10, [sp, #8]
  419e38:	ldr	x8, [sp, #8]
  419e3c:	mov	x0, x8
  419e40:	adrp	x9, 419000 <sqrt@plt+0x171f0>
  419e44:	add	x9, x9, #0xdd8
  419e48:	str	x8, [sp]
  419e4c:	blr	x9
  419e50:	b	419e54 <sqrt@plt+0x18044>
  419e54:	ldr	x8, [sp]
  419e58:	add	x9, x8, #0x10
  419e5c:	ldr	x10, [sp, #16]
  419e60:	cmp	x9, x10
  419e64:	str	x9, [sp, #8]
  419e68:	b.ne	419e38 <sqrt@plt+0x18028>  // b.any
  419e6c:	ldr	x8, [sp, #24]
  419e70:	ldr	x9, [sp, #32]
  419e74:	str	x8, [x9]
  419e78:	str	wzr, [x9, #12]
  419e7c:	ldp	x29, x30, [sp, #64]
  419e80:	add	sp, sp, #0x50
  419e84:	ret
  419e88:	stur	x0, [x29, #-16]
  419e8c:	stur	w1, [x29, #-20]
  419e90:	ldr	x0, [sp, #24]
  419e94:	bl	401c60 <_ZdaPv@plt>
  419e98:	ldur	x0, [x29, #-16]
  419e9c:	bl	401d70 <_Unwind_Resume@plt>
  419ea0:	sub	sp, sp, #0x30
  419ea4:	stp	x29, x30, [sp, #32]
  419ea8:	add	x29, sp, #0x20
  419eac:	stur	x0, [x29, #-8]
  419eb0:	ldur	x8, [x29, #-8]
  419eb4:	stur	wzr, [x29, #-12]
  419eb8:	str	x8, [sp, #8]
  419ebc:	ldur	w8, [x29, #-12]
  419ec0:	ldr	x9, [sp, #8]
  419ec4:	ldr	w10, [x9, #8]
  419ec8:	cmp	w8, w10
  419ecc:	b.cs	419f04 <sqrt@plt+0x180f4>  // b.hs, b.nlast
  419ed0:	ldr	x8, [sp, #8]
  419ed4:	ldr	x9, [x8]
  419ed8:	ldur	w10, [x29, #-12]
  419edc:	mov	w11, w10
  419ee0:	mov	x12, #0x10                  	// #16
  419ee4:	mul	x11, x12, x11
  419ee8:	add	x9, x9, x11
  419eec:	ldr	x0, [x9]
  419ef0:	bl	401a80 <free@plt>
  419ef4:	ldur	w8, [x29, #-12]
  419ef8:	add	w8, w8, #0x1
  419efc:	stur	w8, [x29, #-12]
  419f00:	b	419ebc <sqrt@plt+0x180ac>
  419f04:	ldr	x8, [sp, #8]
  419f08:	ldr	x9, [x8]
  419f0c:	str	x9, [sp]
  419f10:	cbz	x9, 419f1c <sqrt@plt+0x1810c>
  419f14:	ldr	x0, [sp]
  419f18:	bl	401c60 <_ZdaPv@plt>
  419f1c:	ldp	x29, x30, [sp, #32]
  419f20:	add	sp, sp, #0x30
  419f24:	ret
  419f28:	sub	sp, sp, #0xc0
  419f2c:	stp	x29, x30, [sp, #176]
  419f30:	add	x29, sp, #0xb0
  419f34:	mov	w8, #0x28                  	// #40
  419f38:	adrp	x9, 421000 <_ZdlPvm@@Base+0x596c>
  419f3c:	add	x9, x9, #0xd5d
  419f40:	stur	x0, [x29, #-16]
  419f44:	stur	x1, [x29, #-24]
  419f48:	stur	x2, [x29, #-32]
  419f4c:	ldur	x10, [x29, #-16]
  419f50:	ldur	x11, [x29, #-24]
  419f54:	cmp	x11, #0x0
  419f58:	cset	w12, ne  // ne = any
  419f5c:	and	w0, w12, #0x1
  419f60:	mov	w1, w8
  419f64:	mov	x2, x9
  419f68:	str	x10, [sp, #72]
  419f6c:	bl	408a60 <sqrt@plt+0x6c50>
  419f70:	ldur	x0, [x29, #-24]
  419f74:	bl	41ba48 <_ZdlPvm@@Base+0x3b4>
  419f78:	stur	x0, [x29, #-40]
  419f7c:	ldur	x9, [x29, #-40]
  419f80:	ldr	x10, [sp, #72]
  419f84:	ldr	w8, [x10, #8]
  419f88:	mov	w11, w8
  419f8c:	udiv	x13, x9, x11
  419f90:	mul	x11, x13, x11
  419f94:	subs	x9, x9, x11
  419f98:	stur	w9, [x29, #-44]
  419f9c:	ldr	x8, [sp, #72]
  419fa0:	ldr	x9, [x8]
  419fa4:	ldur	w10, [x29, #-44]
  419fa8:	mov	w11, w10
  419fac:	mov	x12, #0x10                  	// #16
  419fb0:	mul	x11, x12, x11
  419fb4:	add	x9, x9, x11
  419fb8:	ldr	x9, [x9]
  419fbc:	cbz	x9, 41a064 <sqrt@plt+0x18254>
  419fc0:	ldr	x8, [sp, #72]
  419fc4:	ldr	x9, [x8]
  419fc8:	ldur	w10, [x29, #-44]
  419fcc:	mov	w11, w10
  419fd0:	mov	x12, #0x10                  	// #16
  419fd4:	mul	x11, x12, x11
  419fd8:	add	x9, x9, x11
  419fdc:	ldr	x0, [x9]
  419fe0:	ldur	x1, [x29, #-24]
  419fe4:	bl	401ca0 <strcmp@plt>
  419fe8:	cbnz	w0, 41a030 <sqrt@plt+0x18220>
  419fec:	ldur	x8, [x29, #-32]
  419ff0:	ldr	x9, [sp, #72]
  419ff4:	ldr	x10, [x9]
  419ff8:	ldur	w11, [x29, #-44]
  419ffc:	mov	w12, w11
  41a000:	mov	x13, #0x10                  	// #16
  41a004:	mul	x12, x13, x12
  41a008:	add	x10, x10, x12
  41a00c:	str	x8, [x10, #8]
  41a010:	ldr	x8, [x9]
  41a014:	ldur	w11, [x29, #-44]
  41a018:	mov	w10, w11
  41a01c:	mul	x10, x13, x10
  41a020:	add	x8, x8, x10
  41a024:	ldr	x8, [x8]
  41a028:	stur	x8, [x29, #-8]
  41a02c:	b	41a3e8 <sqrt@plt+0x185d8>
  41a030:	ldur	w8, [x29, #-44]
  41a034:	cbnz	w8, 41a04c <sqrt@plt+0x1823c>
  41a038:	ldr	x8, [sp, #72]
  41a03c:	ldr	w9, [x8, #8]
  41a040:	subs	w9, w9, #0x1
  41a044:	str	w9, [sp, #68]
  41a048:	b	41a058 <sqrt@plt+0x18248>
  41a04c:	ldur	w8, [x29, #-44]
  41a050:	subs	w8, w8, #0x1
  41a054:	str	w8, [sp, #68]
  41a058:	ldr	w8, [sp, #68]
  41a05c:	stur	w8, [x29, #-44]
  41a060:	b	419f9c <sqrt@plt+0x1818c>
  41a064:	ldur	x8, [x29, #-32]
  41a068:	cbnz	x8, 41a078 <sqrt@plt+0x18268>
  41a06c:	mov	x8, xzr
  41a070:	stur	x8, [x29, #-8]
  41a074:	b	41a3e8 <sqrt@plt+0x185d8>
  41a078:	ldr	x8, [sp, #72]
  41a07c:	ldr	w9, [x8, #12]
  41a080:	mov	w10, #0x4                   	// #4
  41a084:	mul	w9, w9, w10
  41a088:	ldr	w10, [x8, #8]
  41a08c:	mov	w11, #0x1                   	// #1
  41a090:	mul	w10, w10, w11
  41a094:	cmp	w9, w10
  41a098:	b.cc	41a374 <sqrt@plt+0x18564>  // b.lo, b.ul, b.last
  41a09c:	ldr	x8, [sp, #72]
  41a0a0:	ldr	x9, [x8]
  41a0a4:	stur	x9, [x29, #-56]
  41a0a8:	ldr	w10, [x8, #8]
  41a0ac:	stur	w10, [x29, #-60]
  41a0b0:	ldr	w0, [x8, #8]
  41a0b4:	bl	41baf8 <_ZdlPvm@@Base+0x464>
  41a0b8:	ldr	x8, [sp, #72]
  41a0bc:	str	w0, [x8, #8]
  41a0c0:	ldr	w10, [x8, #8]
  41a0c4:	mov	w9, w10
  41a0c8:	mov	x11, #0x10                  	// #16
  41a0cc:	mul	x12, x9, x11
  41a0d0:	umulh	x11, x9, x11
  41a0d4:	mov	x13, #0xffffffffffffffff    	// #-1
  41a0d8:	cmp	x11, #0x0
  41a0dc:	csel	x0, x13, x12, ne  // ne = any
  41a0e0:	str	x9, [sp, #56]
  41a0e4:	bl	401980 <_Znam@plt>
  41a0e8:	ldr	x8, [sp, #56]
  41a0ec:	str	x0, [sp, #48]
  41a0f0:	cbz	x8, 41a144 <sqrt@plt+0x18334>
  41a0f4:	mov	x8, #0x10                  	// #16
  41a0f8:	ldr	x9, [sp, #56]
  41a0fc:	mul	x8, x8, x9
  41a100:	ldr	x10, [sp, #48]
  41a104:	add	x8, x10, x8
  41a108:	str	x8, [sp, #40]
  41a10c:	str	x10, [sp, #32]
  41a110:	ldr	x8, [sp, #32]
  41a114:	mov	x0, x8
  41a118:	adrp	x9, 419000 <sqrt@plt+0x171f0>
  41a11c:	add	x9, x9, #0xdd8
  41a120:	str	x8, [sp, #24]
  41a124:	blr	x9
  41a128:	b	41a12c <sqrt@plt+0x1831c>
  41a12c:	ldr	x8, [sp, #24]
  41a130:	add	x9, x8, #0x10
  41a134:	ldr	x10, [sp, #40]
  41a138:	cmp	x9, x10
  41a13c:	str	x9, [sp, #32]
  41a140:	b.ne	41a110 <sqrt@plt+0x18300>  // b.any
  41a144:	ldr	x8, [sp, #48]
  41a148:	ldr	x9, [sp, #72]
  41a14c:	str	x8, [x9]
  41a150:	stur	wzr, [x29, #-80]
  41a154:	ldur	w8, [x29, #-80]
  41a158:	ldur	w9, [x29, #-60]
  41a15c:	cmp	w8, w9
  41a160:	b.cs	41a2e8 <sqrt@plt+0x184d8>  // b.hs, b.nlast
  41a164:	ldur	x8, [x29, #-56]
  41a168:	ldur	w9, [x29, #-80]
  41a16c:	mov	w10, w9
  41a170:	mov	x11, #0x10                  	// #16
  41a174:	mul	x10, x11, x10
  41a178:	add	x8, x8, x10
  41a17c:	ldr	x8, [x8]
  41a180:	cbz	x8, 41a2d8 <sqrt@plt+0x184c8>
  41a184:	ldur	x8, [x29, #-56]
  41a188:	ldur	w9, [x29, #-80]
  41a18c:	mov	w10, w9
  41a190:	mov	x11, #0x10                  	// #16
  41a194:	mul	x10, x11, x10
  41a198:	add	x8, x8, x10
  41a19c:	ldr	x8, [x8, #8]
  41a1a0:	cbnz	x8, 41a1dc <sqrt@plt+0x183cc>
  41a1a4:	ldur	x8, [x29, #-56]
  41a1a8:	ldur	w9, [x29, #-80]
  41a1ac:	mov	w10, w9
  41a1b0:	mov	x11, #0x10                  	// #16
  41a1b4:	mul	x10, x11, x10
  41a1b8:	add	x8, x8, x10
  41a1bc:	ldr	x0, [x8]
  41a1c0:	bl	401a80 <free@plt>
  41a1c4:	b	41a2d8 <sqrt@plt+0x184c8>
  41a1c8:	stur	x0, [x29, #-72]
  41a1cc:	stur	w1, [x29, #-76]
  41a1d0:	ldr	x0, [sp, #48]
  41a1d4:	bl	401c60 <_ZdaPv@plt>
  41a1d8:	b	41a3f8 <sqrt@plt+0x185e8>
  41a1dc:	ldur	x8, [x29, #-56]
  41a1e0:	ldur	w9, [x29, #-80]
  41a1e4:	mov	w10, w9
  41a1e8:	mov	x11, #0x10                  	// #16
  41a1ec:	mul	x10, x11, x10
  41a1f0:	add	x8, x8, x10
  41a1f4:	ldr	x0, [x8]
  41a1f8:	bl	41ba48 <_ZdlPvm@@Base+0x3b4>
  41a1fc:	ldr	x8, [sp, #72]
  41a200:	ldr	w9, [x8, #8]
  41a204:	mov	w10, w9
  41a208:	udiv	x11, x0, x10
  41a20c:	mul	x10, x11, x10
  41a210:	subs	x10, x0, x10
  41a214:	stur	w10, [x29, #-84]
  41a218:	ldr	x8, [sp, #72]
  41a21c:	ldr	x9, [x8]
  41a220:	ldur	w10, [x29, #-84]
  41a224:	mov	w11, w10
  41a228:	mov	x12, #0x10                  	// #16
  41a22c:	mul	x11, x12, x11
  41a230:	add	x9, x9, x11
  41a234:	ldr	x9, [x9]
  41a238:	cbz	x9, 41a270 <sqrt@plt+0x18460>
  41a23c:	ldur	w8, [x29, #-84]
  41a240:	cbnz	w8, 41a258 <sqrt@plt+0x18448>
  41a244:	ldr	x8, [sp, #72]
  41a248:	ldr	w9, [x8, #8]
  41a24c:	subs	w9, w9, #0x1
  41a250:	str	w9, [sp, #20]
  41a254:	b	41a264 <sqrt@plt+0x18454>
  41a258:	ldur	w8, [x29, #-84]
  41a25c:	subs	w8, w8, #0x1
  41a260:	str	w8, [sp, #20]
  41a264:	ldr	w8, [sp, #20]
  41a268:	stur	w8, [x29, #-84]
  41a26c:	b	41a218 <sqrt@plt+0x18408>
  41a270:	ldur	x8, [x29, #-56]
  41a274:	ldur	w9, [x29, #-80]
  41a278:	mov	w10, w9
  41a27c:	mov	x11, #0x10                  	// #16
  41a280:	mul	x10, x11, x10
  41a284:	add	x8, x8, x10
  41a288:	ldr	x8, [x8]
  41a28c:	ldr	x10, [sp, #72]
  41a290:	ldr	x12, [x10]
  41a294:	ldur	w9, [x29, #-84]
  41a298:	mov	w13, w9
  41a29c:	mul	x13, x11, x13
  41a2a0:	add	x12, x12, x13
  41a2a4:	str	x8, [x12]
  41a2a8:	ldur	x8, [x29, #-56]
  41a2ac:	ldur	w9, [x29, #-80]
  41a2b0:	mov	w12, w9
  41a2b4:	mul	x12, x11, x12
  41a2b8:	add	x8, x8, x12
  41a2bc:	ldr	x8, [x8, #8]
  41a2c0:	ldr	x12, [x10]
  41a2c4:	ldur	w9, [x29, #-84]
  41a2c8:	mov	w13, w9
  41a2cc:	mul	x11, x11, x13
  41a2d0:	add	x11, x12, x11
  41a2d4:	str	x8, [x11, #8]
  41a2d8:	ldur	w8, [x29, #-80]
  41a2dc:	add	w8, w8, #0x1
  41a2e0:	stur	w8, [x29, #-80]
  41a2e4:	b	41a154 <sqrt@plt+0x18344>
  41a2e8:	ldur	x8, [x29, #-40]
  41a2ec:	ldr	x9, [sp, #72]
  41a2f0:	ldr	w10, [x9, #8]
  41a2f4:	mov	w11, w10
  41a2f8:	udiv	x12, x8, x11
  41a2fc:	mul	x11, x12, x11
  41a300:	subs	x8, x8, x11
  41a304:	stur	w8, [x29, #-44]
  41a308:	ldr	x8, [sp, #72]
  41a30c:	ldr	x9, [x8]
  41a310:	ldur	w10, [x29, #-44]
  41a314:	mov	w11, w10
  41a318:	mov	x12, #0x10                  	// #16
  41a31c:	mul	x11, x12, x11
  41a320:	add	x9, x9, x11
  41a324:	ldr	x9, [x9]
  41a328:	cbz	x9, 41a360 <sqrt@plt+0x18550>
  41a32c:	ldur	w8, [x29, #-44]
  41a330:	cbnz	w8, 41a348 <sqrt@plt+0x18538>
  41a334:	ldr	x8, [sp, #72]
  41a338:	ldr	w9, [x8, #8]
  41a33c:	subs	w9, w9, #0x1
  41a340:	str	w9, [sp, #16]
  41a344:	b	41a354 <sqrt@plt+0x18544>
  41a348:	ldur	w8, [x29, #-44]
  41a34c:	subs	w8, w8, #0x1
  41a350:	str	w8, [sp, #16]
  41a354:	ldr	w8, [sp, #16]
  41a358:	stur	w8, [x29, #-44]
  41a35c:	b	41a308 <sqrt@plt+0x184f8>
  41a360:	ldur	x8, [x29, #-56]
  41a364:	str	x8, [sp, #8]
  41a368:	cbz	x8, 41a374 <sqrt@plt+0x18564>
  41a36c:	ldr	x0, [sp, #8]
  41a370:	bl	401c60 <_ZdaPv@plt>
  41a374:	ldur	x0, [x29, #-24]
  41a378:	bl	4019e0 <strlen@plt>
  41a37c:	add	x0, x0, #0x1
  41a380:	bl	401ce0 <malloc@plt>
  41a384:	str	x0, [sp, #80]
  41a388:	ldr	x0, [sp, #80]
  41a38c:	ldur	x1, [x29, #-24]
  41a390:	bl	401ad0 <strcpy@plt>
  41a394:	ldr	x8, [sp, #80]
  41a398:	ldr	x9, [sp, #72]
  41a39c:	ldr	x10, [x9]
  41a3a0:	ldur	w11, [x29, #-44]
  41a3a4:	mov	w12, w11
  41a3a8:	mov	x13, #0x10                  	// #16
  41a3ac:	mul	x12, x13, x12
  41a3b0:	add	x10, x10, x12
  41a3b4:	str	x8, [x10]
  41a3b8:	ldur	x8, [x29, #-32]
  41a3bc:	ldr	x10, [x9]
  41a3c0:	ldur	w11, [x29, #-44]
  41a3c4:	mov	w12, w11
  41a3c8:	mul	x12, x13, x12
  41a3cc:	add	x10, x10, x12
  41a3d0:	str	x8, [x10, #8]
  41a3d4:	ldr	w11, [x9, #12]
  41a3d8:	add	w11, w11, #0x1
  41a3dc:	str	w11, [x9, #12]
  41a3e0:	ldr	x8, [sp, #80]
  41a3e4:	stur	x8, [x29, #-8]
  41a3e8:	ldur	x0, [x29, #-8]
  41a3ec:	ldp	x29, x30, [sp, #176]
  41a3f0:	add	sp, sp, #0xc0
  41a3f4:	ret
  41a3f8:	ldur	x0, [x29, #-72]
  41a3fc:	bl	401d70 <_Unwind_Resume@plt>
  41a400:	sub	sp, sp, #0x40
  41a404:	stp	x29, x30, [sp, #48]
  41a408:	add	x29, sp, #0x30
  41a40c:	mov	w8, #0x28                  	// #40
  41a410:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  41a414:	add	x2, x2, #0xd5d
  41a418:	stur	x0, [x29, #-16]
  41a41c:	str	x1, [sp, #24]
  41a420:	ldur	x9, [x29, #-16]
  41a424:	ldr	x10, [sp, #24]
  41a428:	cmp	x10, #0x0
  41a42c:	cset	w11, ne  // ne = any
  41a430:	and	w0, w11, #0x1
  41a434:	mov	w1, w8
  41a438:	str	x9, [sp, #8]
  41a43c:	bl	408a60 <sqrt@plt+0x6c50>
  41a440:	ldr	x0, [sp, #24]
  41a444:	bl	41ba48 <_ZdlPvm@@Base+0x3b4>
  41a448:	ldr	x9, [sp, #8]
  41a44c:	ldr	w8, [x9, #8]
  41a450:	mov	w10, w8
  41a454:	udiv	x12, x0, x10
  41a458:	mul	x10, x12, x10
  41a45c:	subs	x10, x0, x10
  41a460:	str	w10, [sp, #20]
  41a464:	ldr	x8, [sp, #8]
  41a468:	ldr	x9, [x8]
  41a46c:	ldr	w10, [sp, #20]
  41a470:	mov	w11, w10
  41a474:	mov	x12, #0x10                  	// #16
  41a478:	mul	x11, x12, x11
  41a47c:	add	x9, x9, x11
  41a480:	ldr	x9, [x9]
  41a484:	cbz	x9, 41a510 <sqrt@plt+0x18700>
  41a488:	ldr	x8, [sp, #8]
  41a48c:	ldr	x9, [x8]
  41a490:	ldr	w10, [sp, #20]
  41a494:	mov	w11, w10
  41a498:	mov	x12, #0x10                  	// #16
  41a49c:	mul	x11, x12, x11
  41a4a0:	add	x9, x9, x11
  41a4a4:	ldr	x0, [x9]
  41a4a8:	ldr	x1, [sp, #24]
  41a4ac:	bl	401ca0 <strcmp@plt>
  41a4b0:	cbnz	w0, 41a4dc <sqrt@plt+0x186cc>
  41a4b4:	ldr	x8, [sp, #8]
  41a4b8:	ldr	x9, [x8]
  41a4bc:	ldr	w10, [sp, #20]
  41a4c0:	mov	w11, w10
  41a4c4:	mov	x12, #0x10                  	// #16
  41a4c8:	mul	x11, x12, x11
  41a4cc:	add	x9, x9, x11
  41a4d0:	ldr	x9, [x9, #8]
  41a4d4:	stur	x9, [x29, #-8]
  41a4d8:	b	41a518 <sqrt@plt+0x18708>
  41a4dc:	ldr	w8, [sp, #20]
  41a4e0:	cbnz	w8, 41a4f8 <sqrt@plt+0x186e8>
  41a4e4:	ldr	x8, [sp, #8]
  41a4e8:	ldr	w9, [x8, #8]
  41a4ec:	subs	w9, w9, #0x1
  41a4f0:	str	w9, [sp, #4]
  41a4f4:	b	41a504 <sqrt@plt+0x186f4>
  41a4f8:	ldr	w8, [sp, #20]
  41a4fc:	subs	w8, w8, #0x1
  41a500:	str	w8, [sp, #4]
  41a504:	ldr	w8, [sp, #4]
  41a508:	str	w8, [sp, #20]
  41a50c:	b	41a464 <sqrt@plt+0x18654>
  41a510:	mov	x8, xzr
  41a514:	stur	x8, [x29, #-8]
  41a518:	ldur	x0, [x29, #-8]
  41a51c:	ldp	x29, x30, [sp, #48]
  41a520:	add	sp, sp, #0x40
  41a524:	ret
  41a528:	sub	sp, sp, #0x50
  41a52c:	stp	x29, x30, [sp, #64]
  41a530:	add	x29, sp, #0x40
  41a534:	mov	w8, #0x28                  	// #40
  41a538:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  41a53c:	add	x2, x2, #0xd5d
  41a540:	stur	x0, [x29, #-16]
  41a544:	stur	x1, [x29, #-24]
  41a548:	ldur	x9, [x29, #-16]
  41a54c:	ldur	x10, [x29, #-24]
  41a550:	ldr	x10, [x10]
  41a554:	str	x10, [sp, #32]
  41a558:	ldr	x10, [sp, #32]
  41a55c:	cmp	x10, #0x0
  41a560:	cset	w11, ne  // ne = any
  41a564:	and	w0, w11, #0x1
  41a568:	mov	w1, w8
  41a56c:	str	x9, [sp, #16]
  41a570:	bl	408a60 <sqrt@plt+0x6c50>
  41a574:	ldr	x0, [sp, #32]
  41a578:	bl	41ba48 <_ZdlPvm@@Base+0x3b4>
  41a57c:	ldr	x9, [sp, #16]
  41a580:	ldr	w8, [x9, #8]
  41a584:	mov	w10, w8
  41a588:	udiv	x12, x0, x10
  41a58c:	mul	x10, x12, x10
  41a590:	subs	x10, x0, x10
  41a594:	str	w10, [sp, #28]
  41a598:	ldr	x8, [sp, #16]
  41a59c:	ldr	x9, [x8]
  41a5a0:	ldr	w10, [sp, #28]
  41a5a4:	mov	w11, w10
  41a5a8:	mov	x12, #0x10                  	// #16
  41a5ac:	mul	x11, x12, x11
  41a5b0:	add	x9, x9, x11
  41a5b4:	ldr	x9, [x9]
  41a5b8:	cbz	x9, 41a664 <sqrt@plt+0x18854>
  41a5bc:	ldr	x8, [sp, #16]
  41a5c0:	ldr	x9, [x8]
  41a5c4:	ldr	w10, [sp, #28]
  41a5c8:	mov	w11, w10
  41a5cc:	mov	x12, #0x10                  	// #16
  41a5d0:	mul	x11, x12, x11
  41a5d4:	add	x9, x9, x11
  41a5d8:	ldr	x0, [x9]
  41a5dc:	ldr	x1, [sp, #32]
  41a5e0:	bl	401ca0 <strcmp@plt>
  41a5e4:	cbnz	w0, 41a630 <sqrt@plt+0x18820>
  41a5e8:	ldr	x8, [sp, #16]
  41a5ec:	ldr	x9, [x8]
  41a5f0:	ldr	w10, [sp, #28]
  41a5f4:	mov	w11, w10
  41a5f8:	mov	x12, #0x10                  	// #16
  41a5fc:	mul	x11, x12, x11
  41a600:	add	x9, x9, x11
  41a604:	ldr	x9, [x9]
  41a608:	ldur	x11, [x29, #-24]
  41a60c:	str	x9, [x11]
  41a610:	ldr	x9, [x8]
  41a614:	ldr	w10, [sp, #28]
  41a618:	mov	w11, w10
  41a61c:	mul	x11, x12, x11
  41a620:	add	x9, x9, x11
  41a624:	ldr	x9, [x9, #8]
  41a628:	stur	x9, [x29, #-8]
  41a62c:	b	41a66c <sqrt@plt+0x1885c>
  41a630:	ldr	w8, [sp, #28]
  41a634:	cbnz	w8, 41a64c <sqrt@plt+0x1883c>
  41a638:	ldr	x8, [sp, #16]
  41a63c:	ldr	w9, [x8, #8]
  41a640:	subs	w9, w9, #0x1
  41a644:	str	w9, [sp, #12]
  41a648:	b	41a658 <sqrt@plt+0x18848>
  41a64c:	ldr	w8, [sp, #28]
  41a650:	subs	w8, w8, #0x1
  41a654:	str	w8, [sp, #12]
  41a658:	ldr	w8, [sp, #12]
  41a65c:	str	w8, [sp, #28]
  41a660:	b	41a598 <sqrt@plt+0x18788>
  41a664:	mov	x8, xzr
  41a668:	stur	x8, [x29, #-8]
  41a66c:	ldur	x0, [x29, #-8]
  41a670:	ldp	x29, x30, [sp, #64]
  41a674:	add	sp, sp, #0x50
  41a678:	ret
  41a67c:	sub	sp, sp, #0x10
  41a680:	str	x0, [sp, #8]
  41a684:	str	x1, [sp]
  41a688:	ldr	x8, [sp, #8]
  41a68c:	ldr	x9, [sp]
  41a690:	str	x9, [x8]
  41a694:	str	wzr, [x8, #8]
  41a698:	add	sp, sp, #0x10
  41a69c:	ret
  41a6a0:	sub	sp, sp, #0x40
  41a6a4:	str	x0, [sp, #48]
  41a6a8:	str	x1, [sp, #40]
  41a6ac:	str	x2, [sp, #32]
  41a6b0:	ldr	x8, [sp, #48]
  41a6b4:	ldr	x9, [x8]
  41a6b8:	ldr	w10, [x9, #8]
  41a6bc:	str	w10, [sp, #28]
  41a6c0:	ldr	x9, [x8]
  41a6c4:	ldr	x9, [x9]
  41a6c8:	str	x9, [sp, #16]
  41a6cc:	str	x8, [sp, #8]
  41a6d0:	ldr	x8, [sp, #8]
  41a6d4:	ldr	w9, [x8, #8]
  41a6d8:	ldr	w10, [sp, #28]
  41a6dc:	cmp	w9, w10
  41a6e0:	b.cs	41a77c <sqrt@plt+0x1896c>  // b.hs, b.nlast
  41a6e4:	ldr	x8, [sp, #16]
  41a6e8:	ldr	x9, [sp, #8]
  41a6ec:	ldr	w10, [x9, #8]
  41a6f0:	mov	w11, w10
  41a6f4:	mov	x12, #0x10                  	// #16
  41a6f8:	mul	x11, x12, x11
  41a6fc:	add	x8, x8, x11
  41a700:	ldr	x8, [x8]
  41a704:	cbz	x8, 41a768 <sqrt@plt+0x18958>
  41a708:	ldr	x8, [sp, #16]
  41a70c:	ldr	x9, [sp, #8]
  41a710:	ldr	w10, [x9, #8]
  41a714:	mov	w11, w10
  41a718:	mov	x12, #0x10                  	// #16
  41a71c:	mul	x11, x12, x11
  41a720:	add	x8, x8, x11
  41a724:	ldr	x8, [x8]
  41a728:	ldr	x11, [sp, #40]
  41a72c:	str	x8, [x11]
  41a730:	ldr	x8, [sp, #16]
  41a734:	ldr	w10, [x9, #8]
  41a738:	mov	w11, w10
  41a73c:	mul	x11, x12, x11
  41a740:	add	x8, x8, x11
  41a744:	ldr	x8, [x8, #8]
  41a748:	ldr	x11, [sp, #32]
  41a74c:	str	x8, [x11]
  41a750:	ldr	w10, [x9, #8]
  41a754:	mov	w13, #0x1                   	// #1
  41a758:	add	w10, w10, #0x1
  41a75c:	str	w10, [x9, #8]
  41a760:	str	w13, [sp, #60]
  41a764:	b	41a780 <sqrt@plt+0x18970>
  41a768:	ldr	x8, [sp, #8]
  41a76c:	ldr	w9, [x8, #8]
  41a770:	add	w9, w9, #0x1
  41a774:	str	w9, [x8, #8]
  41a778:	b	41a6d0 <sqrt@plt+0x188c0>
  41a77c:	str	wzr, [sp, #60]
  41a780:	ldr	w0, [sp, #60]
  41a784:	add	sp, sp, #0x40
  41a788:	ret
  41a78c:	sub	sp, sp, #0x10
  41a790:	mov	w8, #0xffffffff            	// #-1
  41a794:	mov	x9, xzr
  41a798:	str	x0, [sp, #8]
  41a79c:	ldr	x10, [sp, #8]
  41a7a0:	str	w8, [x10]
  41a7a4:	str	x9, [x10, #8]
  41a7a8:	add	sp, sp, #0x10
  41a7ac:	ret
  41a7b0:	sub	sp, sp, #0x50
  41a7b4:	stp	x29, x30, [sp, #64]
  41a7b8:	add	x29, sp, #0x40
  41a7bc:	mov	w8, #0x11                  	// #17
  41a7c0:	mov	x9, #0x110                 	// #272
  41a7c4:	stur	x0, [x29, #-8]
  41a7c8:	ldur	x10, [x29, #-8]
  41a7cc:	str	w8, [x10, #8]
  41a7d0:	mov	x0, x9
  41a7d4:	str	x10, [sp, #32]
  41a7d8:	bl	401980 <_Znam@plt>
  41a7dc:	add	x9, x0, #0x110
  41a7e0:	mov	x10, x0
  41a7e4:	str	x0, [sp, #24]
  41a7e8:	str	x9, [sp, #16]
  41a7ec:	str	x10, [sp, #8]
  41a7f0:	ldr	x8, [sp, #8]
  41a7f4:	mov	x0, x8
  41a7f8:	adrp	x9, 41a000 <sqrt@plt+0x181f0>
  41a7fc:	add	x9, x9, #0x78c
  41a800:	str	x8, [sp]
  41a804:	blr	x9
  41a808:	b	41a80c <sqrt@plt+0x189fc>
  41a80c:	ldr	x8, [sp]
  41a810:	add	x9, x8, #0x10
  41a814:	ldr	x10, [sp, #16]
  41a818:	cmp	x9, x10
  41a81c:	str	x9, [sp, #8]
  41a820:	b.ne	41a7f0 <sqrt@plt+0x189e0>  // b.any
  41a824:	ldr	x8, [sp, #24]
  41a828:	ldr	x9, [sp, #32]
  41a82c:	str	x8, [x9]
  41a830:	str	wzr, [x9, #12]
  41a834:	ldp	x29, x30, [sp, #64]
  41a838:	add	sp, sp, #0x50
  41a83c:	ret
  41a840:	stur	x0, [x29, #-16]
  41a844:	stur	w1, [x29, #-20]
  41a848:	ldr	x0, [sp, #24]
  41a84c:	bl	401c60 <_ZdaPv@plt>
  41a850:	ldur	x0, [x29, #-16]
  41a854:	bl	401d70 <_Unwind_Resume@plt>
  41a858:	sub	sp, sp, #0x40
  41a85c:	stp	x29, x30, [sp, #48]
  41a860:	add	x29, sp, #0x30
  41a864:	stur	x0, [x29, #-8]
  41a868:	ldur	x8, [x29, #-8]
  41a86c:	stur	wzr, [x29, #-12]
  41a870:	str	x8, [sp, #24]
  41a874:	ldur	w8, [x29, #-12]
  41a878:	ldr	x9, [sp, #24]
  41a87c:	ldr	w10, [x9, #8]
  41a880:	cmp	w8, w10
  41a884:	b.cs	41a8c8 <sqrt@plt+0x18ab8>  // b.hs, b.nlast
  41a888:	ldr	x8, [sp, #24]
  41a88c:	ldr	x9, [x8]
  41a890:	ldur	w10, [x29, #-12]
  41a894:	mov	w11, w10
  41a898:	mov	x12, #0x10                  	// #16
  41a89c:	mul	x11, x12, x11
  41a8a0:	add	x9, x9, x11
  41a8a4:	ldr	x9, [x9, #8]
  41a8a8:	str	x9, [sp, #16]
  41a8ac:	cbz	x9, 41a8b8 <sqrt@plt+0x18aa8>
  41a8b0:	ldr	x0, [sp, #16]
  41a8b4:	bl	401c60 <_ZdaPv@plt>
  41a8b8:	ldur	w8, [x29, #-12]
  41a8bc:	add	w8, w8, #0x1
  41a8c0:	stur	w8, [x29, #-12]
  41a8c4:	b	41a874 <sqrt@plt+0x18a64>
  41a8c8:	ldr	x8, [sp, #24]
  41a8cc:	ldr	x9, [x8]
  41a8d0:	str	x9, [sp, #8]
  41a8d4:	cbz	x9, 41a8e0 <sqrt@plt+0x18ad0>
  41a8d8:	ldr	x0, [sp, #8]
  41a8dc:	bl	401c60 <_ZdaPv@plt>
  41a8e0:	ldp	x29, x30, [sp, #48]
  41a8e4:	add	sp, sp, #0x40
  41a8e8:	ret
  41a8ec:	sub	sp, sp, #0xb0
  41a8f0:	stp	x29, x30, [sp, #160]
  41a8f4:	add	x29, sp, #0xa0
  41a8f8:	mov	w8, #0x2c                  	// #44
  41a8fc:	adrp	x9, 421000 <_ZdlPvm@@Base+0x596c>
  41a900:	add	x9, x9, #0xd5d
  41a904:	stur	x0, [x29, #-8]
  41a908:	stur	w1, [x29, #-12]
  41a90c:	stur	x2, [x29, #-24]
  41a910:	ldur	x10, [x29, #-8]
  41a914:	ldur	w11, [x29, #-12]
  41a918:	cmp	w11, #0x0
  41a91c:	cset	w11, ge  // ge = tcont
  41a920:	and	w0, w11, #0x1
  41a924:	mov	w1, w8
  41a928:	mov	x2, x9
  41a92c:	str	x10, [sp, #80]
  41a930:	bl	408a60 <sqrt@plt+0x6c50>
  41a934:	ldur	w8, [x29, #-12]
  41a938:	stur	w8, [x29, #-28]
  41a93c:	ldur	w8, [x29, #-28]
  41a940:	ldr	x9, [sp, #80]
  41a944:	ldr	w11, [x9, #8]
  41a948:	udiv	w12, w8, w11
  41a94c:	mul	w11, w12, w11
  41a950:	subs	w8, w8, w11
  41a954:	stur	w8, [x29, #-32]
  41a958:	ldr	x8, [sp, #80]
  41a95c:	ldr	x9, [x8]
  41a960:	ldur	w10, [x29, #-32]
  41a964:	mov	w11, w10
  41a968:	mov	x12, #0x10                  	// #16
  41a96c:	mul	x11, x12, x11
  41a970:	ldr	w10, [x9, x11]
  41a974:	cmp	w10, #0x0
  41a978:	cset	w10, lt  // lt = tstop
  41a97c:	tbnz	w10, #0, 41aa34 <sqrt@plt+0x18c24>
  41a980:	ldr	x8, [sp, #80]
  41a984:	ldr	x9, [x8]
  41a988:	ldur	w10, [x29, #-32]
  41a98c:	mov	w11, w10
  41a990:	mov	x12, #0x10                  	// #16
  41a994:	mul	x11, x12, x11
  41a998:	ldr	w10, [x9, x11]
  41a99c:	ldur	w13, [x29, #-12]
  41a9a0:	cmp	w10, w13
  41a9a4:	b.ne	41aa00 <sqrt@plt+0x18bf0>  // b.any
  41a9a8:	ldr	x8, [sp, #80]
  41a9ac:	ldr	x9, [x8]
  41a9b0:	ldur	w10, [x29, #-32]
  41a9b4:	mov	w11, w10
  41a9b8:	mov	x12, #0x10                  	// #16
  41a9bc:	mul	x11, x12, x11
  41a9c0:	add	x9, x9, x11
  41a9c4:	ldr	x9, [x9, #8]
  41a9c8:	str	x9, [sp, #72]
  41a9cc:	cbz	x9, 41a9d8 <sqrt@plt+0x18bc8>
  41a9d0:	ldr	x0, [sp, #72]
  41a9d4:	bl	401c60 <_ZdaPv@plt>
  41a9d8:	ldur	x8, [x29, #-24]
  41a9dc:	ldr	x9, [sp, #80]
  41a9e0:	ldr	x10, [x9]
  41a9e4:	ldur	w11, [x29, #-32]
  41a9e8:	mov	w12, w11
  41a9ec:	mov	x13, #0x10                  	// #16
  41a9f0:	mul	x12, x13, x12
  41a9f4:	add	x10, x10, x12
  41a9f8:	str	x8, [x10, #8]
  41a9fc:	b	41ad54 <sqrt@plt+0x18f44>
  41aa00:	ldur	w8, [x29, #-32]
  41aa04:	cbnz	w8, 41aa1c <sqrt@plt+0x18c0c>
  41aa08:	ldr	x8, [sp, #80]
  41aa0c:	ldr	w9, [x8, #8]
  41aa10:	subs	w9, w9, #0x1
  41aa14:	str	w9, [sp, #68]
  41aa18:	b	41aa28 <sqrt@plt+0x18c18>
  41aa1c:	ldur	w8, [x29, #-32]
  41aa20:	subs	w8, w8, #0x1
  41aa24:	str	w8, [sp, #68]
  41aa28:	ldr	w8, [sp, #68]
  41aa2c:	stur	w8, [x29, #-32]
  41aa30:	b	41a958 <sqrt@plt+0x18b48>
  41aa34:	ldur	x8, [x29, #-24]
  41aa38:	cbnz	x8, 41aa40 <sqrt@plt+0x18c30>
  41aa3c:	b	41ad54 <sqrt@plt+0x18f44>
  41aa40:	ldr	x8, [sp, #80]
  41aa44:	ldr	w9, [x8, #12]
  41aa48:	mov	w10, #0x3                   	// #3
  41aa4c:	mul	w9, w9, w10
  41aa50:	ldr	w10, [x8, #8]
  41aa54:	mov	w11, #0x2                   	// #2
  41aa58:	mul	w10, w10, w11
  41aa5c:	cmp	w9, w10
  41aa60:	b.cc	41ad0c <sqrt@plt+0x18efc>  // b.lo, b.ul, b.last
  41aa64:	ldr	x8, [sp, #80]
  41aa68:	ldr	x9, [x8]
  41aa6c:	stur	x9, [x29, #-40]
  41aa70:	ldr	w10, [x8, #8]
  41aa74:	stur	w10, [x29, #-44]
  41aa78:	ldr	w0, [x8, #8]
  41aa7c:	bl	41baf8 <_ZdlPvm@@Base+0x464>
  41aa80:	ldr	x8, [sp, #80]
  41aa84:	str	w0, [x8, #8]
  41aa88:	ldr	w10, [x8, #8]
  41aa8c:	mov	w9, w10
  41aa90:	mov	x11, #0x10                  	// #16
  41aa94:	mul	x12, x9, x11
  41aa98:	umulh	x11, x9, x11
  41aa9c:	mov	x13, #0xffffffffffffffff    	// #-1
  41aaa0:	cmp	x11, #0x0
  41aaa4:	csel	x0, x13, x12, ne  // ne = any
  41aaa8:	str	x9, [sp, #56]
  41aaac:	bl	401980 <_Znam@plt>
  41aab0:	ldr	x8, [sp, #56]
  41aab4:	str	x0, [sp, #48]
  41aab8:	cbz	x8, 41ab0c <sqrt@plt+0x18cfc>
  41aabc:	mov	x8, #0x10                  	// #16
  41aac0:	ldr	x9, [sp, #56]
  41aac4:	mul	x8, x8, x9
  41aac8:	ldr	x10, [sp, #48]
  41aacc:	add	x8, x10, x8
  41aad0:	str	x8, [sp, #40]
  41aad4:	str	x10, [sp, #32]
  41aad8:	ldr	x8, [sp, #32]
  41aadc:	mov	x0, x8
  41aae0:	adrp	x9, 41a000 <sqrt@plt+0x181f0>
  41aae4:	add	x9, x9, #0x78c
  41aae8:	str	x8, [sp, #24]
  41aaec:	blr	x9
  41aaf0:	b	41aaf4 <sqrt@plt+0x18ce4>
  41aaf4:	ldr	x8, [sp, #24]
  41aaf8:	add	x9, x8, #0x10
  41aafc:	ldr	x10, [sp, #40]
  41ab00:	cmp	x9, x10
  41ab04:	str	x9, [sp, #32]
  41ab08:	b.ne	41aad8 <sqrt@plt+0x18cc8>  // b.any
  41ab0c:	ldr	x8, [sp, #48]
  41ab10:	ldr	x9, [sp, #80]
  41ab14:	str	x8, [x9]
  41ab18:	stur	wzr, [x29, #-64]
  41ab1c:	ldur	w8, [x29, #-64]
  41ab20:	ldur	w9, [x29, #-44]
  41ab24:	cmp	w8, w9
  41ab28:	b.cs	41ac80 <sqrt@plt+0x18e70>  // b.hs, b.nlast
  41ab2c:	ldur	x8, [x29, #-40]
  41ab30:	ldur	w9, [x29, #-64]
  41ab34:	mov	w10, w9
  41ab38:	mov	x11, #0x10                  	// #16
  41ab3c:	mul	x10, x11, x10
  41ab40:	ldr	w9, [x8, x10]
  41ab44:	cmp	w9, #0x0
  41ab48:	cset	w9, lt  // lt = tstop
  41ab4c:	tbnz	w9, #0, 41ac70 <sqrt@plt+0x18e60>
  41ab50:	ldur	x8, [x29, #-40]
  41ab54:	ldur	w9, [x29, #-64]
  41ab58:	mov	w10, w9
  41ab5c:	mov	x11, #0x10                  	// #16
  41ab60:	mul	x10, x11, x10
  41ab64:	add	x8, x8, x10
  41ab68:	ldr	x8, [x8, #8]
  41ab6c:	cbz	x8, 41ac70 <sqrt@plt+0x18e60>
  41ab70:	ldur	x8, [x29, #-40]
  41ab74:	ldur	w9, [x29, #-64]
  41ab78:	mov	w10, w9
  41ab7c:	mov	x11, #0x10                  	// #16
  41ab80:	mul	x10, x11, x10
  41ab84:	ldr	w9, [x8, x10]
  41ab88:	ldr	x8, [sp, #80]
  41ab8c:	ldr	w12, [x8, #8]
  41ab90:	udiv	w13, w9, w12
  41ab94:	mul	w12, w13, w12
  41ab98:	subs	w9, w9, w12
  41ab9c:	stur	w9, [x29, #-68]
  41aba0:	ldr	x8, [sp, #80]
  41aba4:	ldr	x9, [x8]
  41aba8:	ldur	w10, [x29, #-68]
  41abac:	mov	w11, w10
  41abb0:	mov	x12, #0x10                  	// #16
  41abb4:	mul	x11, x12, x11
  41abb8:	ldr	w10, [x9, x11]
  41abbc:	cmp	w10, #0x0
  41abc0:	cset	w10, lt  // lt = tstop
  41abc4:	tbnz	w10, #0, 41ac10 <sqrt@plt+0x18e00>
  41abc8:	ldur	w8, [x29, #-68]
  41abcc:	cbnz	w8, 41abe4 <sqrt@plt+0x18dd4>
  41abd0:	ldr	x8, [sp, #80]
  41abd4:	ldr	w9, [x8, #8]
  41abd8:	subs	w9, w9, #0x1
  41abdc:	str	w9, [sp, #20]
  41abe0:	b	41abf0 <sqrt@plt+0x18de0>
  41abe4:	ldur	w8, [x29, #-68]
  41abe8:	subs	w8, w8, #0x1
  41abec:	str	w8, [sp, #20]
  41abf0:	ldr	w8, [sp, #20]
  41abf4:	stur	w8, [x29, #-68]
  41abf8:	b	41aba0 <sqrt@plt+0x18d90>
  41abfc:	stur	x0, [x29, #-56]
  41ac00:	stur	w1, [x29, #-60]
  41ac04:	ldr	x0, [sp, #48]
  41ac08:	bl	401c60 <_ZdaPv@plt>
  41ac0c:	b	41ad60 <sqrt@plt+0x18f50>
  41ac10:	ldur	x8, [x29, #-40]
  41ac14:	ldur	w9, [x29, #-64]
  41ac18:	mov	w10, w9
  41ac1c:	mov	x11, #0x10                  	// #16
  41ac20:	mul	x10, x11, x10
  41ac24:	ldr	w9, [x8, x10]
  41ac28:	ldr	x8, [sp, #80]
  41ac2c:	ldr	x10, [x8]
  41ac30:	ldur	w12, [x29, #-68]
  41ac34:	mov	w13, w12
  41ac38:	mul	x13, x11, x13
  41ac3c:	str	w9, [x10, x13]
  41ac40:	ldur	x10, [x29, #-40]
  41ac44:	ldur	w9, [x29, #-64]
  41ac48:	mov	w13, w9
  41ac4c:	mul	x13, x11, x13
  41ac50:	add	x10, x10, x13
  41ac54:	ldr	x10, [x10, #8]
  41ac58:	ldr	x13, [x8]
  41ac5c:	ldur	w9, [x29, #-68]
  41ac60:	mov	w14, w9
  41ac64:	mul	x11, x11, x14
  41ac68:	add	x11, x13, x11
  41ac6c:	str	x10, [x11, #8]
  41ac70:	ldur	w8, [x29, #-64]
  41ac74:	add	w8, w8, #0x1
  41ac78:	stur	w8, [x29, #-64]
  41ac7c:	b	41ab1c <sqrt@plt+0x18d0c>
  41ac80:	ldur	w8, [x29, #-28]
  41ac84:	ldr	x9, [sp, #80]
  41ac88:	ldr	w10, [x9, #8]
  41ac8c:	udiv	w11, w8, w10
  41ac90:	mul	w10, w11, w10
  41ac94:	subs	w8, w8, w10
  41ac98:	stur	w8, [x29, #-32]
  41ac9c:	ldr	x8, [sp, #80]
  41aca0:	ldr	x9, [x8]
  41aca4:	ldur	w10, [x29, #-32]
  41aca8:	mov	w11, w10
  41acac:	mov	x12, #0x10                  	// #16
  41acb0:	mul	x11, x12, x11
  41acb4:	ldr	w10, [x9, x11]
  41acb8:	cmp	w10, #0x0
  41acbc:	cset	w10, lt  // lt = tstop
  41acc0:	tbnz	w10, #0, 41acf8 <sqrt@plt+0x18ee8>
  41acc4:	ldur	w8, [x29, #-32]
  41acc8:	cbnz	w8, 41ace0 <sqrt@plt+0x18ed0>
  41accc:	ldr	x8, [sp, #80]
  41acd0:	ldr	w9, [x8, #8]
  41acd4:	subs	w9, w9, #0x1
  41acd8:	str	w9, [sp, #16]
  41acdc:	b	41acec <sqrt@plt+0x18edc>
  41ace0:	ldur	w8, [x29, #-32]
  41ace4:	subs	w8, w8, #0x1
  41ace8:	str	w8, [sp, #16]
  41acec:	ldr	w8, [sp, #16]
  41acf0:	stur	w8, [x29, #-32]
  41acf4:	b	41ac9c <sqrt@plt+0x18e8c>
  41acf8:	ldur	x8, [x29, #-40]
  41acfc:	str	x8, [sp, #8]
  41ad00:	cbz	x8, 41ad0c <sqrt@plt+0x18efc>
  41ad04:	ldr	x0, [sp, #8]
  41ad08:	bl	401c60 <_ZdaPv@plt>
  41ad0c:	ldur	w8, [x29, #-12]
  41ad10:	ldr	x9, [sp, #80]
  41ad14:	ldr	x10, [x9]
  41ad18:	ldur	w11, [x29, #-32]
  41ad1c:	mov	w12, w11
  41ad20:	mov	x13, #0x10                  	// #16
  41ad24:	mul	x12, x13, x12
  41ad28:	str	w8, [x10, x12]
  41ad2c:	ldur	x10, [x29, #-24]
  41ad30:	ldr	x12, [x9]
  41ad34:	ldur	w8, [x29, #-32]
  41ad38:	mov	w14, w8
  41ad3c:	mul	x13, x13, x14
  41ad40:	add	x12, x12, x13
  41ad44:	str	x10, [x12, #8]
  41ad48:	ldr	w8, [x9, #12]
  41ad4c:	add	w8, w8, #0x1
  41ad50:	str	w8, [x9, #12]
  41ad54:	ldp	x29, x30, [sp, #160]
  41ad58:	add	sp, sp, #0xb0
  41ad5c:	ret
  41ad60:	ldur	x0, [x29, #-56]
  41ad64:	bl	401d70 <_Unwind_Resume@plt>
  41ad68:	sub	sp, sp, #0x40
  41ad6c:	stp	x29, x30, [sp, #48]
  41ad70:	add	x29, sp, #0x30
  41ad74:	mov	w8, #0x2c                  	// #44
  41ad78:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  41ad7c:	add	x2, x2, #0xd5d
  41ad80:	stur	x0, [x29, #-16]
  41ad84:	stur	w1, [x29, #-20]
  41ad88:	ldur	x9, [x29, #-16]
  41ad8c:	ldur	w10, [x29, #-20]
  41ad90:	cmp	w10, #0x0
  41ad94:	cset	w10, ge  // ge = tcont
  41ad98:	and	w0, w10, #0x1
  41ad9c:	mov	w1, w8
  41ada0:	str	x9, [sp, #16]
  41ada4:	bl	408a60 <sqrt@plt+0x6c50>
  41ada8:	ldur	w8, [x29, #-20]
  41adac:	ldr	x9, [sp, #16]
  41adb0:	ldr	w10, [x9, #8]
  41adb4:	udiv	w11, w8, w10
  41adb8:	mul	w10, w11, w10
  41adbc:	subs	w8, w8, w10
  41adc0:	str	w8, [sp, #24]
  41adc4:	ldr	x8, [sp, #16]
  41adc8:	ldr	x9, [x8]
  41adcc:	ldr	w10, [sp, #24]
  41add0:	mov	w11, w10
  41add4:	mov	x12, #0x10                  	// #16
  41add8:	mul	x11, x12, x11
  41addc:	ldr	w10, [x9, x11]
  41ade0:	cmp	w10, #0x0
  41ade4:	cset	w10, lt  // lt = tstop
  41ade8:	tbnz	w10, #0, 41ae70 <sqrt@plt+0x19060>
  41adec:	ldr	x8, [sp, #16]
  41adf0:	ldr	x9, [x8]
  41adf4:	ldr	w10, [sp, #24]
  41adf8:	mov	w11, w10
  41adfc:	mov	x12, #0x10                  	// #16
  41ae00:	mul	x11, x12, x11
  41ae04:	ldr	w10, [x9, x11]
  41ae08:	ldur	w13, [x29, #-20]
  41ae0c:	cmp	w10, w13
  41ae10:	b.ne	41ae3c <sqrt@plt+0x1902c>  // b.any
  41ae14:	ldr	x8, [sp, #16]
  41ae18:	ldr	x9, [x8]
  41ae1c:	ldr	w10, [sp, #24]
  41ae20:	mov	w11, w10
  41ae24:	mov	x12, #0x10                  	// #16
  41ae28:	mul	x11, x12, x11
  41ae2c:	add	x9, x9, x11
  41ae30:	ldr	x9, [x9, #8]
  41ae34:	stur	x9, [x29, #-8]
  41ae38:	b	41ae78 <sqrt@plt+0x19068>
  41ae3c:	ldr	w8, [sp, #24]
  41ae40:	cbnz	w8, 41ae58 <sqrt@plt+0x19048>
  41ae44:	ldr	x8, [sp, #16]
  41ae48:	ldr	w9, [x8, #8]
  41ae4c:	subs	w9, w9, #0x1
  41ae50:	str	w9, [sp, #12]
  41ae54:	b	41ae64 <sqrt@plt+0x19054>
  41ae58:	ldr	w8, [sp, #24]
  41ae5c:	subs	w8, w8, #0x1
  41ae60:	str	w8, [sp, #12]
  41ae64:	ldr	w8, [sp, #12]
  41ae68:	str	w8, [sp, #24]
  41ae6c:	b	41adc4 <sqrt@plt+0x18fb4>
  41ae70:	mov	x8, xzr
  41ae74:	stur	x8, [x29, #-8]
  41ae78:	ldur	x0, [x29, #-8]
  41ae7c:	ldp	x29, x30, [sp, #48]
  41ae80:	add	sp, sp, #0x40
  41ae84:	ret
  41ae88:	sub	sp, sp, #0x10
  41ae8c:	str	x0, [sp, #8]
  41ae90:	str	x1, [sp]
  41ae94:	ldr	x8, [sp, #8]
  41ae98:	ldr	x9, [sp]
  41ae9c:	str	x9, [x8]
  41aea0:	str	wzr, [x8, #8]
  41aea4:	add	sp, sp, #0x10
  41aea8:	ret
  41aeac:	sub	sp, sp, #0x40
  41aeb0:	str	x0, [sp, #48]
  41aeb4:	str	x1, [sp, #40]
  41aeb8:	str	x2, [sp, #32]
  41aebc:	ldr	x8, [sp, #48]
  41aec0:	ldr	x9, [x8]
  41aec4:	ldr	w10, [x9, #8]
  41aec8:	str	w10, [sp, #28]
  41aecc:	ldr	x9, [x8]
  41aed0:	ldr	x9, [x9]
  41aed4:	str	x9, [sp, #16]
  41aed8:	str	x8, [sp, #8]
  41aedc:	ldr	x8, [sp, #8]
  41aee0:	ldr	w9, [x8, #8]
  41aee4:	ldr	w10, [sp, #28]
  41aee8:	cmp	w9, w10
  41aeec:	b.cs	41af88 <sqrt@plt+0x19178>  // b.hs, b.nlast
  41aef0:	ldr	x8, [sp, #16]
  41aef4:	ldr	x9, [sp, #8]
  41aef8:	ldr	w10, [x9, #8]
  41aefc:	mov	w11, w10
  41af00:	mov	x12, #0x10                  	// #16
  41af04:	mul	x11, x12, x11
  41af08:	ldr	w10, [x8, x11]
  41af0c:	cmp	w10, #0x0
  41af10:	cset	w10, lt  // lt = tstop
  41af14:	tbnz	w10, #0, 41af74 <sqrt@plt+0x19164>
  41af18:	ldr	x8, [sp, #16]
  41af1c:	ldr	x9, [sp, #8]
  41af20:	ldr	w10, [x9, #8]
  41af24:	mov	w11, w10
  41af28:	mov	x12, #0x10                  	// #16
  41af2c:	mul	x11, x12, x11
  41af30:	ldr	w10, [x8, x11]
  41af34:	ldr	x8, [sp, #40]
  41af38:	str	w10, [x8]
  41af3c:	ldr	x8, [sp, #16]
  41af40:	ldr	w10, [x9, #8]
  41af44:	mov	w11, w10
  41af48:	mul	x11, x12, x11
  41af4c:	add	x8, x8, x11
  41af50:	ldr	x8, [x8, #8]
  41af54:	ldr	x11, [sp, #32]
  41af58:	str	x8, [x11]
  41af5c:	ldr	w10, [x9, #8]
  41af60:	mov	w13, #0x1                   	// #1
  41af64:	add	w10, w10, #0x1
  41af68:	str	w10, [x9, #8]
  41af6c:	str	w13, [sp, #60]
  41af70:	b	41af8c <sqrt@plt+0x1917c>
  41af74:	ldr	x8, [sp, #8]
  41af78:	ldr	w9, [x8, #8]
  41af7c:	add	w9, w9, #0x1
  41af80:	str	w9, [x8, #8]
  41af84:	b	41aedc <sqrt@plt+0x190cc>
  41af88:	str	wzr, [sp, #60]
  41af8c:	ldr	w0, [sp, #60]
  41af90:	add	sp, sp, #0x40
  41af94:	ret
  41af98:	sub	sp, sp, #0x40
  41af9c:	stp	x29, x30, [sp, #48]
  41afa0:	add	x29, sp, #0x30
  41afa4:	adrp	x8, 419000 <sqrt@plt+0x171f0>
  41afa8:	add	x8, x8, #0xdf8
  41afac:	adrp	x9, 41a000 <sqrt@plt+0x181f0>
  41afb0:	add	x9, x9, #0x7b0
  41afb4:	stur	x0, [x29, #-8]
  41afb8:	ldur	x10, [x29, #-8]
  41afbc:	str	wzr, [x10]
  41afc0:	add	x11, x10, #0x8
  41afc4:	mov	x0, x11
  41afc8:	str	x9, [sp, #16]
  41afcc:	str	x10, [sp, #8]
  41afd0:	str	x11, [sp]
  41afd4:	blr	x8
  41afd8:	ldr	x8, [sp, #8]
  41afdc:	add	x0, x8, #0x818
  41afe0:	ldr	x9, [sp, #16]
  41afe4:	blr	x9
  41afe8:	b	41afec <sqrt@plt+0x191dc>
  41afec:	str	wzr, [sp, #24]
  41aff0:	ldr	w8, [sp, #24]
  41aff4:	cmp	w8, #0x100
  41aff8:	b.ge	41b048 <sqrt@plt+0x19238>  // b.tcont
  41affc:	ldr	x8, [sp, #8]
  41b000:	add	x9, x8, #0x18
  41b004:	ldrsw	x10, [sp, #24]
  41b008:	mov	x11, #0x8                   	// #8
  41b00c:	mul	x10, x11, x10
  41b010:	add	x9, x9, x10
  41b014:	mov	x10, xzr
  41b018:	str	x10, [x9]
  41b01c:	ldr	w8, [sp, #24]
  41b020:	add	w8, w8, #0x1
  41b024:	str	w8, [sp, #24]
  41b028:	b	41aff0 <sqrt@plt+0x191e0>
  41b02c:	stur	x0, [x29, #-16]
  41b030:	stur	w1, [x29, #-20]
  41b034:	ldr	x0, [sp]
  41b038:	adrp	x8, 419000 <sqrt@plt+0x171f0>
  41b03c:	add	x8, x8, #0xea0
  41b040:	blr	x8
  41b044:	b	41b094 <sqrt@plt+0x19284>
  41b048:	str	wzr, [sp, #24]
  41b04c:	ldr	w8, [sp, #24]
  41b050:	cmp	w8, #0x100
  41b054:	b.ge	41b088 <sqrt@plt+0x19278>  // b.tcont
  41b058:	ldr	x8, [sp, #8]
  41b05c:	add	x9, x8, #0x828
  41b060:	ldrsw	x10, [sp, #24]
  41b064:	mov	x11, #0x8                   	// #8
  41b068:	mul	x10, x11, x10
  41b06c:	add	x9, x9, x10
  41b070:	mov	x10, xzr
  41b074:	str	x10, [x9]
  41b078:	ldr	w8, [sp, #24]
  41b07c:	add	w8, w8, #0x1
  41b080:	str	w8, [sp, #24]
  41b084:	b	41b04c <sqrt@plt+0x1923c>
  41b088:	ldp	x29, x30, [sp, #48]
  41b08c:	add	sp, sp, #0x40
  41b090:	ret
  41b094:	ldur	x0, [x29, #-16]
  41b098:	bl	401d70 <_Unwind_Resume@plt>
  41b09c:	sub	sp, sp, #0x30
  41b0a0:	stp	x29, x30, [sp, #32]
  41b0a4:	add	x29, sp, #0x20
  41b0a8:	adrp	x8, 41a000 <sqrt@plt+0x181f0>
  41b0ac:	add	x8, x8, #0x858
  41b0b0:	adrp	x9, 419000 <sqrt@plt+0x171f0>
  41b0b4:	add	x9, x9, #0xea0
  41b0b8:	stur	x0, [x29, #-8]
  41b0bc:	ldur	x10, [x29, #-8]
  41b0c0:	add	x0, x10, #0x818
  41b0c4:	str	x9, [sp, #16]
  41b0c8:	str	x10, [sp, #8]
  41b0cc:	blr	x8
  41b0d0:	ldr	x8, [sp, #8]
  41b0d4:	add	x0, x8, #0x8
  41b0d8:	ldr	x9, [sp, #16]
  41b0dc:	blr	x9
  41b0e0:	ldp	x29, x30, [sp, #32]
  41b0e4:	add	sp, sp, #0x30
  41b0e8:	ret
  41b0ec:	sub	sp, sp, #0x50
  41b0f0:	stp	x29, x30, [sp, #64]
  41b0f4:	add	x29, sp, #0x40
  41b0f8:	stur	x0, [x29, #-8]
  41b0fc:	sturb	w1, [x29, #-9]
  41b100:	ldur	x8, [x29, #-8]
  41b104:	add	x9, x8, #0x18
  41b108:	ldurb	w10, [x29, #-9]
  41b10c:	mov	w11, w10
  41b110:	mov	x12, #0x8                   	// #8
  41b114:	mul	x11, x12, x11
  41b118:	add	x9, x9, x11
  41b11c:	ldr	x9, [x9]
  41b120:	str	x8, [sp, #24]
  41b124:	cbnz	x9, 41b1d0 <sqrt@plt+0x193c0>
  41b128:	adrp	x8, 421000 <_ZdlPvm@@Base+0x596c>
  41b12c:	add	x8, x8, #0xd7f
  41b130:	ldr	w9, [x8]
  41b134:	sub	x8, x29, #0x14
  41b138:	stur	w9, [x29, #-20]
  41b13c:	add	x0, x8, #0x4
  41b140:	ldurb	w9, [x29, #-9]
  41b144:	str	x0, [sp, #16]
  41b148:	mov	w0, w9
  41b14c:	str	x8, [sp, #8]
  41b150:	bl	419c90 <sqrt@plt+0x17e80>
  41b154:	ldr	x8, [sp, #16]
  41b158:	str	x0, [sp]
  41b15c:	mov	x0, x8
  41b160:	ldr	x1, [sp]
  41b164:	bl	401ad0 <strcpy@plt>
  41b168:	mov	x8, #0x10                  	// #16
  41b16c:	mov	x0, x8
  41b170:	bl	41b590 <_Znwm@@Base>
  41b174:	str	x0, [sp, #32]
  41b178:	ldr	x8, [sp, #24]
  41b17c:	ldr	w9, [x8]
  41b180:	add	w10, w9, #0x1
  41b184:	str	w10, [x8]
  41b188:	ldr	x11, [sp, #32]
  41b18c:	str	w9, [x11]
  41b190:	ldr	x11, [sp, #32]
  41b194:	mov	w9, #0xffffffff            	// #-1
  41b198:	str	w9, [x11, #4]
  41b19c:	ldr	x0, [sp, #8]
  41b1a0:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  41b1a4:	ldr	x8, [sp, #32]
  41b1a8:	mov	x11, #0x8                   	// #8
  41b1ac:	str	x0, [x8, #8]
  41b1b0:	ldr	x8, [sp, #32]
  41b1b4:	ldr	x12, [sp, #24]
  41b1b8:	add	x13, x12, #0x18
  41b1bc:	ldurb	w9, [x29, #-9]
  41b1c0:	mov	w14, w9
  41b1c4:	mul	x11, x11, x14
  41b1c8:	add	x11, x13, x11
  41b1cc:	str	x8, [x11]
  41b1d0:	ldr	x8, [sp, #24]
  41b1d4:	add	x9, x8, #0x18
  41b1d8:	ldurb	w10, [x29, #-9]
  41b1dc:	mov	w11, w10
  41b1e0:	mov	x12, #0x8                   	// #8
  41b1e4:	mul	x11, x12, x11
  41b1e8:	add	x9, x9, x11
  41b1ec:	ldr	x0, [x9]
  41b1f0:	ldp	x29, x30, [sp, #64]
  41b1f4:	add	sp, sp, #0x50
  41b1f8:	ret
  41b1fc:	sub	sp, sp, #0x20
  41b200:	stp	x29, x30, [sp, #16]
  41b204:	add	x29, sp, #0x10
  41b208:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41b20c:	add	x8, x8, #0x150
  41b210:	stur	w0, [x29, #-4]
  41b214:	ldur	w1, [x29, #-4]
  41b218:	mov	x0, x8
  41b21c:	bl	41b2f8 <sqrt@plt+0x194e8>
  41b220:	ldp	x29, x30, [sp, #16]
  41b224:	add	sp, sp, #0x20
  41b228:	ret
  41b22c:	sub	sp, sp, #0x30
  41b230:	stp	x29, x30, [sp, #32]
  41b234:	add	x29, sp, #0x20
  41b238:	str	x0, [sp, #16]
  41b23c:	ldr	x8, [sp, #16]
  41b240:	mov	w9, #0x0                   	// #0
  41b244:	str	w9, [sp, #12]
  41b248:	cbz	x8, 41b274 <sqrt@plt+0x19464>
  41b24c:	ldr	x8, [sp, #16]
  41b250:	ldrb	w9, [x8]
  41b254:	mov	w10, #0x0                   	// #0
  41b258:	str	w10, [sp, #12]
  41b25c:	cbz	w9, 41b274 <sqrt@plt+0x19464>
  41b260:	ldr	x8, [sp, #16]
  41b264:	ldrb	w9, [x8]
  41b268:	cmp	w9, #0x20
  41b26c:	cset	w9, ne  // ne = any
  41b270:	str	w9, [sp, #12]
  41b274:	ldr	w8, [sp, #12]
  41b278:	and	w0, w8, #0x1
  41b27c:	mov	w1, #0x96                  	// #150
  41b280:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  41b284:	add	x2, x2, #0xd5d
  41b288:	bl	408a60 <sqrt@plt+0x6c50>
  41b28c:	ldr	x9, [sp, #16]
  41b290:	ldrb	w8, [x9, #1]
  41b294:	cbnz	w8, 41b2b4 <sqrt@plt+0x194a4>
  41b298:	ldr	x8, [sp, #16]
  41b29c:	ldrb	w1, [x8]
  41b2a0:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41b2a4:	add	x0, x0, #0x150
  41b2a8:	bl	41b0ec <sqrt@plt+0x192dc>
  41b2ac:	stur	x0, [x29, #-8]
  41b2b0:	b	41b2c8 <sqrt@plt+0x194b8>
  41b2b4:	ldr	x1, [sp, #16]
  41b2b8:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41b2bc:	add	x0, x0, #0x150
  41b2c0:	bl	41b44c <sqrt@plt+0x1963c>
  41b2c4:	stur	x0, [x29, #-8]
  41b2c8:	ldur	x0, [x29, #-8]
  41b2cc:	ldp	x29, x30, [sp, #32]
  41b2d0:	add	sp, sp, #0x30
  41b2d4:	ret
  41b2d8:	sub	sp, sp, #0x10
  41b2dc:	str	x0, [sp, #8]
  41b2e0:	ldr	x8, [sp, #8]
  41b2e4:	str	x8, [sp]
  41b2e8:	ldr	x8, [sp]
  41b2ec:	ldr	x0, [x8, #8]
  41b2f0:	add	sp, sp, #0x10
  41b2f4:	ret
  41b2f8:	sub	sp, sp, #0x40
  41b2fc:	stp	x29, x30, [sp, #48]
  41b300:	add	x29, sp, #0x30
  41b304:	stur	x0, [x29, #-16]
  41b308:	stur	w1, [x29, #-20]
  41b30c:	ldur	x8, [x29, #-16]
  41b310:	ldur	w9, [x29, #-20]
  41b314:	cmp	w9, #0x0
  41b318:	cset	w9, lt  // lt = tstop
  41b31c:	str	x8, [sp]
  41b320:	tbnz	w9, #0, 41b3cc <sqrt@plt+0x195bc>
  41b324:	ldur	w8, [x29, #-20]
  41b328:	cmp	w8, #0x100
  41b32c:	b.ge	41b3cc <sqrt@plt+0x195bc>  // b.tcont
  41b330:	ldr	x8, [sp]
  41b334:	add	x9, x8, #0x828
  41b338:	ldursw	x10, [x29, #-20]
  41b33c:	mov	x11, #0x8                   	// #8
  41b340:	mul	x10, x11, x10
  41b344:	add	x9, x9, x10
  41b348:	ldr	x9, [x9]
  41b34c:	cbnz	x9, 41b3a8 <sqrt@plt+0x19598>
  41b350:	mov	x0, #0x10                  	// #16
  41b354:	bl	41b590 <_Znwm@@Base>
  41b358:	str	x0, [sp, #16]
  41b35c:	ldr	x8, [sp]
  41b360:	ldr	w9, [x8]
  41b364:	add	w10, w9, #0x1
  41b368:	str	w10, [x8]
  41b36c:	ldr	x11, [sp, #16]
  41b370:	str	w9, [x11]
  41b374:	ldur	w9, [x29, #-20]
  41b378:	ldr	x11, [sp, #16]
  41b37c:	str	w9, [x11, #4]
  41b380:	ldr	x11, [sp, #16]
  41b384:	mov	x12, #0x8                   	// #8
  41b388:	mov	x13, xzr
  41b38c:	str	x13, [x11, #8]
  41b390:	ldr	x11, [sp, #16]
  41b394:	add	x13, x8, #0x828
  41b398:	ldursw	x14, [x29, #-20]
  41b39c:	mul	x12, x12, x14
  41b3a0:	add	x12, x13, x12
  41b3a4:	str	x11, [x12]
  41b3a8:	ldr	x8, [sp]
  41b3ac:	add	x9, x8, #0x828
  41b3b0:	ldursw	x10, [x29, #-20]
  41b3b4:	mov	x11, #0x8                   	// #8
  41b3b8:	mul	x10, x11, x10
  41b3bc:	add	x9, x9, x10
  41b3c0:	ldr	x9, [x9]
  41b3c4:	stur	x9, [x29, #-8]
  41b3c8:	b	41b43c <sqrt@plt+0x1962c>
  41b3cc:	ldr	x8, [sp]
  41b3d0:	add	x0, x8, #0x818
  41b3d4:	ldur	w1, [x29, #-20]
  41b3d8:	bl	41ad68 <sqrt@plt+0x18f58>
  41b3dc:	str	x0, [sp, #8]
  41b3e0:	ldr	x8, [sp, #8]
  41b3e4:	cbnz	x8, 41b434 <sqrt@plt+0x19624>
  41b3e8:	mov	x0, #0x10                  	// #16
  41b3ec:	bl	401980 <_Znam@plt>
  41b3f0:	str	x0, [sp, #8]
  41b3f4:	ldr	x8, [sp]
  41b3f8:	ldr	w9, [x8]
  41b3fc:	add	w10, w9, #0x1
  41b400:	str	w10, [x8]
  41b404:	ldr	x11, [sp, #8]
  41b408:	str	w9, [x11]
  41b40c:	ldur	w9, [x29, #-20]
  41b410:	ldr	x11, [sp, #8]
  41b414:	str	w9, [x11, #4]
  41b418:	ldr	x11, [sp, #8]
  41b41c:	mov	x12, xzr
  41b420:	str	x12, [x11, #8]
  41b424:	add	x0, x8, #0x818
  41b428:	ldur	w1, [x29, #-20]
  41b42c:	ldr	x2, [sp, #8]
  41b430:	bl	41a8ec <sqrt@plt+0x18adc>
  41b434:	ldr	x8, [sp, #8]
  41b438:	stur	x8, [x29, #-8]
  41b43c:	ldur	x0, [x29, #-8]
  41b440:	ldp	x29, x30, [sp, #48]
  41b444:	add	sp, sp, #0x40
  41b448:	ret
  41b44c:	sub	sp, sp, #0x50
  41b450:	stp	x29, x30, [sp, #64]
  41b454:	add	x29, sp, #0x40
  41b458:	stur	x0, [x29, #-16]
  41b45c:	stur	x1, [x29, #-24]
  41b460:	ldur	x8, [x29, #-16]
  41b464:	ldur	x9, [x29, #-24]
  41b468:	ldrb	w10, [x9]
  41b46c:	cmp	w10, #0x63
  41b470:	str	x8, [sp, #8]
  41b474:	b.ne	41b514 <sqrt@plt+0x19704>  // b.any
  41b478:	ldur	x8, [x29, #-24]
  41b47c:	ldrb	w9, [x8, #1]
  41b480:	cmp	w9, #0x68
  41b484:	b.ne	41b514 <sqrt@plt+0x19704>  // b.any
  41b488:	ldur	x8, [x29, #-24]
  41b48c:	ldrb	w9, [x8, #2]
  41b490:	cmp	w9, #0x61
  41b494:	b.ne	41b514 <sqrt@plt+0x19704>  // b.any
  41b498:	ldur	x8, [x29, #-24]
  41b49c:	ldrb	w9, [x8, #3]
  41b4a0:	cmp	w9, #0x72
  41b4a4:	b.ne	41b514 <sqrt@plt+0x19704>  // b.any
  41b4a8:	ldur	x8, [x29, #-24]
  41b4ac:	add	x0, x8, #0x4
  41b4b0:	add	x1, sp, #0x20
  41b4b4:	mov	w2, #0xa                   	// #10
  41b4b8:	bl	401a70 <strtol@plt>
  41b4bc:	str	x0, [sp, #24]
  41b4c0:	ldr	x8, [sp, #32]
  41b4c4:	ldur	x9, [x29, #-24]
  41b4c8:	add	x9, x9, #0x4
  41b4cc:	cmp	x8, x9
  41b4d0:	b.eq	41b514 <sqrt@plt+0x19704>  // b.none
  41b4d4:	ldr	x8, [sp, #32]
  41b4d8:	ldrb	w9, [x8]
  41b4dc:	cbnz	w9, 41b514 <sqrt@plt+0x19704>
  41b4e0:	ldr	x8, [sp, #24]
  41b4e4:	cmp	x8, #0x0
  41b4e8:	cset	w9, lt  // lt = tstop
  41b4ec:	tbnz	w9, #0, 41b514 <sqrt@plt+0x19704>
  41b4f0:	ldr	x8, [sp, #24]
  41b4f4:	cmp	x8, #0x100
  41b4f8:	b.ge	41b514 <sqrt@plt+0x19704>  // b.tcont
  41b4fc:	ldr	x8, [sp, #24]
  41b500:	ldr	x0, [sp, #8]
  41b504:	mov	w1, w8
  41b508:	bl	41b0ec <sqrt@plt+0x192dc>
  41b50c:	stur	x0, [x29, #-8]
  41b510:	b	41b580 <sqrt@plt+0x19770>
  41b514:	ldr	x8, [sp, #8]
  41b518:	add	x0, x8, #0x8
  41b51c:	sub	x1, x29, #0x18
  41b520:	bl	41a528 <sqrt@plt+0x18718>
  41b524:	str	x0, [sp, #16]
  41b528:	ldr	x8, [sp, #16]
  41b52c:	cbnz	x8, 41b578 <sqrt@plt+0x19768>
  41b530:	mov	x0, #0x10                  	// #16
  41b534:	bl	401980 <_Znam@plt>
  41b538:	str	x0, [sp, #16]
  41b53c:	ldr	x8, [sp, #8]
  41b540:	ldr	w9, [x8]
  41b544:	add	w10, w9, #0x1
  41b548:	str	w10, [x8]
  41b54c:	ldr	x11, [sp, #16]
  41b550:	str	w9, [x11]
  41b554:	ldr	x11, [sp, #16]
  41b558:	mov	w9, #0xffffffff            	// #-1
  41b55c:	str	w9, [x11, #4]
  41b560:	add	x0, x8, #0x8
  41b564:	ldur	x1, [x29, #-24]
  41b568:	ldr	x2, [sp, #16]
  41b56c:	bl	419f28 <sqrt@plt+0x18118>
  41b570:	ldr	x8, [sp, #16]
  41b574:	str	x0, [x8, #8]
  41b578:	ldr	x8, [sp, #16]
  41b57c:	stur	x8, [x29, #-8]
  41b580:	ldur	x0, [x29, #-8]
  41b584:	ldp	x29, x30, [sp, #64]
  41b588:	add	sp, sp, #0x50
  41b58c:	ret

000000000041b590 <_Znwm@@Base>:
  41b590:	sub	sp, sp, #0x20
  41b594:	stp	x29, x30, [sp, #16]
  41b598:	add	x29, sp, #0x10
  41b59c:	str	x0, [sp, #8]
  41b5a0:	ldr	x8, [sp, #8]
  41b5a4:	cbnz	x8, 41b5b4 <_Znwm@@Base+0x24>
  41b5a8:	ldr	x8, [sp, #8]
  41b5ac:	add	x8, x8, #0x1
  41b5b0:	str	x8, [sp, #8]
  41b5b4:	ldr	x8, [sp, #8]
  41b5b8:	and	x0, x8, #0xffffffff
  41b5bc:	bl	401ce0 <malloc@plt>
  41b5c0:	str	x0, [sp]
  41b5c4:	ldr	x8, [sp]
  41b5c8:	cbnz	x8, 41b60c <_Znwm@@Base+0x7c>
  41b5cc:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41b5d0:	add	x8, x8, #0x560
  41b5d4:	ldr	x8, [x8]
  41b5d8:	cbz	x8, 41b5f8 <_Znwm@@Base+0x68>
  41b5dc:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41b5e0:	add	x8, x8, #0x560
  41b5e4:	ldr	x0, [x8]
  41b5e8:	bl	41b61c <_Znwm@@Base+0x8c>
  41b5ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x396c>
  41b5f0:	add	x0, x0, #0x77e
  41b5f4:	bl	41b61c <_Znwm@@Base+0x8c>
  41b5f8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b5fc:	add	x0, x0, #0xd84
  41b600:	bl	41b61c <_Znwm@@Base+0x8c>
  41b604:	mov	w0, #0xffffffff            	// #-1
  41b608:	bl	401ab0 <_exit@plt>
  41b60c:	ldr	x0, [sp]
  41b610:	ldp	x29, x30, [sp, #16]
  41b614:	add	sp, sp, #0x20
  41b618:	ret
  41b61c:	sub	sp, sp, #0x30
  41b620:	stp	x29, x30, [sp, #32]
  41b624:	add	x29, sp, #0x20
  41b628:	mov	w8, #0x2                   	// #2
  41b62c:	stur	x0, [x29, #-8]
  41b630:	ldur	x1, [x29, #-8]
  41b634:	ldur	x0, [x29, #-8]
  41b638:	stur	w8, [x29, #-12]
  41b63c:	str	x1, [sp, #8]
  41b640:	bl	4019e0 <strlen@plt>
  41b644:	ldur	w8, [x29, #-12]
  41b648:	str	x0, [sp]
  41b64c:	mov	w0, w8
  41b650:	ldr	x1, [sp, #8]
  41b654:	ldr	x2, [sp]
  41b658:	bl	401cd0 <write@plt>
  41b65c:	ldp	x29, x30, [sp, #32]
  41b660:	add	sp, sp, #0x30
  41b664:	ret

000000000041b668 <_ZdlPv@@Base>:
  41b668:	sub	sp, sp, #0x20
  41b66c:	stp	x29, x30, [sp, #16]
  41b670:	add	x29, sp, #0x10
  41b674:	str	x0, [sp, #8]
  41b678:	ldr	x8, [sp, #8]
  41b67c:	cbz	x8, 41b688 <_ZdlPv@@Base+0x20>
  41b680:	ldr	x0, [sp, #8]
  41b684:	bl	401a80 <free@plt>
  41b688:	ldp	x29, x30, [sp, #16]
  41b68c:	add	sp, sp, #0x20
  41b690:	ret

000000000041b694 <_ZdlPvm@@Base>:
  41b694:	sub	sp, sp, #0x20
  41b698:	stp	x29, x30, [sp, #16]
  41b69c:	add	x29, sp, #0x10
  41b6a0:	str	x0, [sp, #8]
  41b6a4:	str	x1, [sp]
  41b6a8:	ldr	x8, [sp, #8]
  41b6ac:	cbz	x8, 41b6b8 <_ZdlPvm@@Base+0x24>
  41b6b0:	ldr	x0, [sp, #8]
  41b6b4:	bl	401a80 <free@plt>
  41b6b8:	ldp	x29, x30, [sp, #16]
  41b6bc:	add	sp, sp, #0x20
  41b6c0:	ret
  41b6c4:	sub	sp, sp, #0x40
  41b6c8:	stp	x29, x30, [sp, #48]
  41b6cc:	add	x29, sp, #0x30
  41b6d0:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41b6d4:	add	x8, x8, #0x558
  41b6d8:	stur	x0, [x29, #-8]
  41b6dc:	ldr	w9, [x8]
  41b6e0:	cbz	w9, 41b6e8 <_ZdlPvm@@Base+0x54>
  41b6e4:	b	41b85c <_ZdlPvm@@Base+0x1c8>
  41b6e8:	mov	w8, #0x1                   	// #1
  41b6ec:	adrp	x9, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41b6f0:	add	x9, x9, #0x558
  41b6f4:	str	w8, [x9]
  41b6f8:	mov	w0, #0x61                  	// #97
  41b6fc:	mov	w8, wzr
  41b700:	mov	w1, w8
  41b704:	mov	w2, #0x4a5                 	// #1189
  41b708:	mov	w3, #0x349                 	// #841
  41b70c:	bl	41b868 <_ZdlPvm@@Base+0x1d4>
  41b710:	mov	w0, #0x62                  	// #98
  41b714:	mov	w1, #0x8                   	// #8
  41b718:	mov	w2, #0x586                 	// #1414
  41b71c:	mov	w3, #0x3e8                 	// #1000
  41b720:	bl	41b868 <_ZdlPvm@@Base+0x1d4>
  41b724:	mov	w0, #0x63                  	// #99
  41b728:	mov	w1, #0x10                  	// #16
  41b72c:	mov	w2, #0x511                 	// #1297
  41b730:	mov	w3, #0x395                 	// #917
  41b734:	bl	41b868 <_ZdlPvm@@Base+0x1d4>
  41b738:	mov	w0, #0x64                  	// #100
  41b73c:	mov	w1, #0x18                  	// #24
  41b740:	mov	w2, #0x442                 	// #1090
  41b744:	mov	w3, #0x303                 	// #771
  41b748:	bl	41b868 <_ZdlPvm@@Base+0x1d4>
  41b74c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b750:	add	x0, x0, #0xd93
  41b754:	mov	w1, #0x20                  	// #32
  41b758:	fmov	d0, #1.100000000000000000e+01
  41b75c:	stur	d0, [x29, #-16]
  41b760:	fmov	d1, #8.500000000000000000e+00
  41b764:	str	d1, [sp, #24]
  41b768:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b76c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b770:	add	x0, x0, #0xd9a
  41b774:	mov	w1, #0x21                  	// #33
  41b778:	fmov	d0, #1.400000000000000000e+01
  41b77c:	ldr	d1, [sp, #24]
  41b780:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b784:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b788:	add	x0, x0, #0xda0
  41b78c:	mov	w1, #0x22                  	// #34
  41b790:	fmov	d0, #1.700000000000000000e+01
  41b794:	str	d0, [sp, #16]
  41b798:	ldur	d1, [x29, #-16]
  41b79c:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b7a0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b7a4:	add	x0, x0, #0xda8
  41b7a8:	mov	w1, #0x23                  	// #35
  41b7ac:	ldur	d0, [x29, #-16]
  41b7b0:	ldr	d1, [sp, #16]
  41b7b4:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b7b8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b7bc:	add	x0, x0, #0xdaf
  41b7c0:	mov	w1, #0x24                  	// #36
  41b7c4:	ldr	d0, [sp, #24]
  41b7c8:	fmov	d1, #5.500000000000000000e+00
  41b7cc:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b7d0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b7d4:	add	x0, x0, #0xdb9
  41b7d8:	mov	w1, #0x25                  	// #37
  41b7dc:	fmov	d0, #1.000000000000000000e+01
  41b7e0:	fmov	d1, #7.500000000000000000e+00
  41b7e4:	str	d1, [sp, #8]
  41b7e8:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b7ec:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b7f0:	add	x0, x0, #0xdc3
  41b7f4:	mov	w1, #0x26                  	// #38
  41b7f8:	fmov	d0, #9.500000000000000000e+00
  41b7fc:	mov	x9, #0x800000000000        	// #140737488355328
  41b800:	movk	x9, #0x4010, lsl #48
  41b804:	fmov	d1, x9
  41b808:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b80c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b810:	add	x0, x0, #0xdc9
  41b814:	mov	w1, #0x27                  	// #39
  41b818:	ldr	d0, [sp, #8]
  41b81c:	fmov	d1, #3.875000000000000000e+00
  41b820:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b824:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41b828:	add	x0, x0, #0xdd1
  41b82c:	mov	w1, #0x28                  	// #40
  41b830:	mov	x9, #0x2a55                	// #10837
  41b834:	movk	x9, #0x4a95, lsl #16
  41b838:	movk	x9, #0x52a5, lsl #32
  41b83c:	movk	x9, #0x4021, lsl #48
  41b840:	fmov	d0, x9
  41b844:	mov	x9, #0x2a55                	// #10837
  41b848:	movk	x9, #0x4a95, lsl #16
  41b84c:	movk	x9, #0x52a5, lsl #32
  41b850:	movk	x9, #0x4011, lsl #48
  41b854:	fmov	d1, x9
  41b858:	bl	41b9b0 <_ZdlPvm@@Base+0x31c>
  41b85c:	ldp	x29, x30, [sp, #48]
  41b860:	add	sp, sp, #0x40
  41b864:	ret
  41b868:	sub	sp, sp, #0x50
  41b86c:	stp	x29, x30, [sp, #64]
  41b870:	add	x29, sp, #0x40
  41b874:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41b878:	add	x8, x8, #0x180
  41b87c:	sturb	w0, [x29, #-1]
  41b880:	stur	w1, [x29, #-8]
  41b884:	stur	w2, [x29, #-12]
  41b888:	stur	w3, [x29, #-16]
  41b88c:	ldur	w9, [x29, #-12]
  41b890:	stur	w9, [x29, #-20]
  41b894:	ldur	w9, [x29, #-16]
  41b898:	stur	w9, [x29, #-24]
  41b89c:	stur	wzr, [x29, #-28]
  41b8a0:	str	x8, [sp, #8]
  41b8a4:	ldur	w8, [x29, #-28]
  41b8a8:	cmp	w8, #0x8
  41b8ac:	b.ge	41b9a4 <_ZdlPvm@@Base+0x310>  // b.tcont
  41b8b0:	mov	x0, #0x3                   	// #3
  41b8b4:	bl	401980 <_Znam@plt>
  41b8b8:	str	x0, [sp, #24]
  41b8bc:	ldurb	w8, [x29, #-1]
  41b8c0:	ldr	x9, [sp, #24]
  41b8c4:	strb	w8, [x9]
  41b8c8:	ldur	w8, [x29, #-28]
  41b8cc:	add	w8, w8, #0x30
  41b8d0:	ldr	x9, [sp, #24]
  41b8d4:	strb	w8, [x9, #1]
  41b8d8:	ldr	x9, [sp, #24]
  41b8dc:	mov	w8, #0x0                   	// #0
  41b8e0:	strb	w8, [x9, #2]
  41b8e4:	ldr	x9, [sp, #24]
  41b8e8:	ldur	w8, [x29, #-8]
  41b8ec:	ldur	w10, [x29, #-28]
  41b8f0:	add	w8, w8, w10
  41b8f4:	mov	w0, w8
  41b8f8:	sxtw	x11, w0
  41b8fc:	mov	x12, #0x18                  	// #24
  41b900:	mul	x11, x12, x11
  41b904:	ldr	x13, [sp, #8]
  41b908:	add	x11, x13, x11
  41b90c:	str	x9, [x11]
  41b910:	ldur	w8, [x29, #-20]
  41b914:	scvtf	d0, w8
  41b918:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  41b91c:	movk	x9, #0x4039, lsl #48
  41b920:	fmov	d1, x9
  41b924:	fdiv	d0, d0, d1
  41b928:	ldur	w8, [x29, #-8]
  41b92c:	ldur	w10, [x29, #-28]
  41b930:	add	w8, w8, w10
  41b934:	mov	w0, w8
  41b938:	sxtw	x9, w0
  41b93c:	mul	x9, x12, x9
  41b940:	add	x9, x13, x9
  41b944:	str	d0, [x9, #8]
  41b948:	ldur	w8, [x29, #-24]
  41b94c:	scvtf	d0, w8
  41b950:	fdiv	d0, d0, d1
  41b954:	ldur	w8, [x29, #-8]
  41b958:	ldur	w10, [x29, #-28]
  41b95c:	add	w8, w8, w10
  41b960:	mov	w0, w8
  41b964:	sxtw	x9, w0
  41b968:	mul	x9, x12, x9
  41b96c:	add	x9, x13, x9
  41b970:	str	d0, [x9, #16]
  41b974:	ldur	w8, [x29, #-20]
  41b978:	str	w8, [sp, #20]
  41b97c:	ldur	w8, [x29, #-24]
  41b980:	stur	w8, [x29, #-20]
  41b984:	ldr	w8, [sp, #20]
  41b988:	mov	w10, #0x2                   	// #2
  41b98c:	sdiv	w8, w8, w10
  41b990:	stur	w8, [x29, #-24]
  41b994:	ldur	w8, [x29, #-28]
  41b998:	add	w8, w8, #0x1
  41b99c:	stur	w8, [x29, #-28]
  41b9a0:	b	41b8a4 <_ZdlPvm@@Base+0x210>
  41b9a4:	ldp	x29, x30, [sp, #64]
  41b9a8:	add	sp, sp, #0x50
  41b9ac:	ret
  41b9b0:	sub	sp, sp, #0x40
  41b9b4:	stp	x29, x30, [sp, #48]
  41b9b8:	add	x29, sp, #0x30
  41b9bc:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41b9c0:	add	x8, x8, #0x180
  41b9c4:	stur	x0, [x29, #-8]
  41b9c8:	stur	w1, [x29, #-12]
  41b9cc:	str	d0, [sp, #24]
  41b9d0:	str	d1, [sp, #16]
  41b9d4:	ldur	x0, [x29, #-8]
  41b9d8:	str	x8, [sp]
  41b9dc:	bl	4019e0 <strlen@plt>
  41b9e0:	add	x0, x0, #0x1
  41b9e4:	bl	401980 <_Znam@plt>
  41b9e8:	str	x0, [sp, #8]
  41b9ec:	ldr	x0, [sp, #8]
  41b9f0:	ldur	x1, [x29, #-8]
  41b9f4:	bl	401ad0 <strcpy@plt>
  41b9f8:	ldr	x8, [sp, #8]
  41b9fc:	ldursw	x9, [x29, #-12]
  41ba00:	mov	x10, #0x18                  	// #24
  41ba04:	mul	x9, x10, x9
  41ba08:	ldr	x11, [sp]
  41ba0c:	add	x9, x11, x9
  41ba10:	str	x8, [x9]
  41ba14:	ldr	x8, [sp, #24]
  41ba18:	ldursw	x9, [x29, #-12]
  41ba1c:	mul	x9, x10, x9
  41ba20:	add	x9, x11, x9
  41ba24:	str	x8, [x9, #8]
  41ba28:	ldr	x8, [sp, #16]
  41ba2c:	ldursw	x9, [x29, #-12]
  41ba30:	mul	x9, x10, x9
  41ba34:	add	x9, x11, x9
  41ba38:	str	x8, [x9, #16]
  41ba3c:	ldp	x29, x30, [sp, #48]
  41ba40:	add	sp, sp, #0x40
  41ba44:	ret
  41ba48:	sub	sp, sp, #0x30
  41ba4c:	stp	x29, x30, [sp, #32]
  41ba50:	add	x29, sp, #0x20
  41ba54:	mov	w1, #0x1b                  	// #27
  41ba58:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  41ba5c:	add	x2, x2, #0xdd4
  41ba60:	stur	x0, [x29, #-8]
  41ba64:	ldur	x8, [x29, #-8]
  41ba68:	cmp	x8, #0x0
  41ba6c:	cset	w9, ne  // ne = any
  41ba70:	and	w0, w9, #0x1
  41ba74:	bl	408a60 <sqrt@plt+0x6c50>
  41ba78:	str	xzr, [sp, #16]
  41ba7c:	ldur	x8, [x29, #-8]
  41ba80:	ldrb	w9, [x8]
  41ba84:	cbz	w9, 41bae8 <_ZdlPvm@@Base+0x454>
  41ba88:	ldr	x8, [sp, #16]
  41ba8c:	lsl	x8, x8, #4
  41ba90:	str	x8, [sp, #16]
  41ba94:	ldur	x8, [x29, #-8]
  41ba98:	add	x9, x8, #0x1
  41ba9c:	stur	x9, [x29, #-8]
  41baa0:	ldrb	w10, [x8]
  41baa4:	mov	w8, w10
  41baa8:	ldr	x9, [sp, #16]
  41baac:	add	x8, x9, x8
  41bab0:	str	x8, [sp, #16]
  41bab4:	ldr	x8, [sp, #16]
  41bab8:	and	x8, x8, #0xf0000000
  41babc:	str	x8, [sp, #8]
  41bac0:	cbz	x8, 41bae4 <_ZdlPvm@@Base+0x450>
  41bac4:	ldr	x8, [sp, #8]
  41bac8:	ldr	x9, [sp, #16]
  41bacc:	eor	x8, x9, x8, lsr #24
  41bad0:	str	x8, [sp, #16]
  41bad4:	ldr	x8, [sp, #8]
  41bad8:	ldr	x9, [sp, #16]
  41badc:	eor	x8, x9, x8
  41bae0:	str	x8, [sp, #16]
  41bae4:	b	41ba7c <_ZdlPvm@@Base+0x3e8>
  41bae8:	ldr	x0, [sp, #16]
  41baec:	ldp	x29, x30, [sp, #32]
  41baf0:	add	sp, sp, #0x30
  41baf4:	ret
  41baf8:	sub	sp, sp, #0x30
  41bafc:	stp	x29, x30, [sp, #32]
  41bb00:	add	x29, sp, #0x20
  41bb04:	adrp	x8, 421000 <_ZdlPvm@@Base+0x596c>
  41bb08:	add	x8, x8, #0xe08
  41bb0c:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41bb10:	add	x9, x9, #0x30
  41bb14:	stur	w0, [x29, #-4]
  41bb18:	str	x8, [sp, #16]
  41bb1c:	str	x9, [sp, #8]
  41bb20:	ldr	x8, [sp, #16]
  41bb24:	ldr	w9, [x8]
  41bb28:	ldur	w10, [x29, #-4]
  41bb2c:	cmp	w9, w10
  41bb30:	b.hi	41bb68 <_ZdlPvm@@Base+0x4d4>  // b.pmore
  41bb34:	ldr	x8, [sp, #16]
  41bb38:	ldr	w9, [x8]
  41bb3c:	cbnz	w9, 41bb58 <_ZdlPvm@@Base+0x4c4>
  41bb40:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41bb44:	add	x0, x0, #0xdf1
  41bb48:	ldr	x1, [sp, #8]
  41bb4c:	ldr	x2, [sp, #8]
  41bb50:	ldr	x3, [sp, #8]
  41bb54:	bl	412740 <sqrt@plt+0x10930>
  41bb58:	ldr	x8, [sp, #16]
  41bb5c:	add	x8, x8, #0x4
  41bb60:	str	x8, [sp, #16]
  41bb64:	b	41bb20 <_ZdlPvm@@Base+0x48c>
  41bb68:	ldr	x8, [sp, #16]
  41bb6c:	ldr	w0, [x8]
  41bb70:	ldp	x29, x30, [sp, #32]
  41bb74:	add	sp, sp, #0x30
  41bb78:	ret
  41bb7c:	sub	sp, sp, #0x80
  41bb80:	stp	x29, x30, [sp, #112]
  41bb84:	add	x29, sp, #0x70
  41bb88:	mov	x8, xzr
  41bb8c:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x396c>
  41bb90:	add	x9, x9, #0x9de
  41bb94:	stur	x0, [x29, #-8]
  41bb98:	stur	x1, [x29, #-16]
  41bb9c:	stur	x2, [x29, #-24]
  41bba0:	stur	w3, [x29, #-28]
  41bba4:	stur	w4, [x29, #-32]
  41bba8:	ldur	x10, [x29, #-8]
  41bbac:	stur	x8, [x29, #-40]
  41bbb0:	ldur	w11, [x29, #-28]
  41bbb4:	str	x9, [sp, #56]
  41bbb8:	str	x10, [sp, #48]
  41bbbc:	cbz	w11, 41bbd0 <_ZdlPvm@@Base+0x53c>
  41bbc0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41bbc4:	add	x0, x0, #0xe60
  41bbc8:	bl	401d20 <getenv@plt>
  41bbcc:	stur	x0, [x29, #-40]
  41bbd0:	mov	x8, xzr
  41bbd4:	stur	x8, [x29, #-48]
  41bbd8:	ldur	x8, [x29, #-16]
  41bbdc:	cbz	x8, 41bbec <_ZdlPvm@@Base+0x558>
  41bbe0:	ldur	x0, [x29, #-16]
  41bbe4:	bl	401d20 <getenv@plt>
  41bbe8:	stur	x0, [x29, #-48]
  41bbec:	ldur	x8, [x29, #-48]
  41bbf0:	cbz	x8, 41bc14 <_ZdlPvm@@Base+0x580>
  41bbf4:	ldur	x8, [x29, #-48]
  41bbf8:	ldrb	w9, [x8]
  41bbfc:	cbz	w9, 41bc14 <_ZdlPvm@@Base+0x580>
  41bc00:	ldur	x0, [x29, #-48]
  41bc04:	bl	4019e0 <strlen@plt>
  41bc08:	add	x8, x0, #0x1
  41bc0c:	str	x8, [sp, #40]
  41bc10:	b	41bc1c <_ZdlPvm@@Base+0x588>
  41bc14:	mov	x8, xzr
  41bc18:	str	x8, [sp, #40]
  41bc1c:	ldr	x8, [sp, #40]
  41bc20:	ldur	w9, [x29, #-32]
  41bc24:	mov	w10, wzr
  41bc28:	mov	w11, #0x2                   	// #2
  41bc2c:	cmp	w9, #0x0
  41bc30:	csel	w9, w11, w10, ne  // ne = any
  41bc34:	add	x8, x8, w9, sxtw
  41bc38:	ldur	x12, [x29, #-40]
  41bc3c:	str	x8, [sp, #32]
  41bc40:	cbz	x12, 41bc64 <_ZdlPvm@@Base+0x5d0>
  41bc44:	ldur	x8, [x29, #-40]
  41bc48:	ldrb	w9, [x8]
  41bc4c:	cbz	w9, 41bc64 <_ZdlPvm@@Base+0x5d0>
  41bc50:	ldur	x0, [x29, #-40]
  41bc54:	bl	4019e0 <strlen@plt>
  41bc58:	add	x8, x0, #0x1
  41bc5c:	str	x8, [sp, #24]
  41bc60:	b	41bc6c <_ZdlPvm@@Base+0x5d8>
  41bc64:	mov	x8, xzr
  41bc68:	str	x8, [sp, #24]
  41bc6c:	ldr	x8, [sp, #24]
  41bc70:	ldr	x9, [sp, #32]
  41bc74:	add	x8, x9, x8
  41bc78:	ldur	x10, [x29, #-24]
  41bc7c:	str	x8, [sp, #16]
  41bc80:	cbz	x10, 41bca0 <_ZdlPvm@@Base+0x60c>
  41bc84:	ldur	x8, [x29, #-24]
  41bc88:	ldrb	w9, [x8]
  41bc8c:	cbz	w9, 41bca0 <_ZdlPvm@@Base+0x60c>
  41bc90:	ldur	x0, [x29, #-24]
  41bc94:	bl	4019e0 <strlen@plt>
  41bc98:	str	x0, [sp, #8]
  41bc9c:	b	41bca8 <_ZdlPvm@@Base+0x614>
  41bca0:	mov	x8, xzr
  41bca4:	str	x8, [sp, #8]
  41bca8:	ldr	x8, [sp, #8]
  41bcac:	ldr	x9, [sp, #16]
  41bcb0:	add	x8, x9, x8
  41bcb4:	add	x0, x8, #0x1
  41bcb8:	bl	401980 <_Znam@plt>
  41bcbc:	ldr	x8, [sp, #48]
  41bcc0:	str	x0, [x8]
  41bcc4:	ldr	x9, [x8]
  41bcc8:	mov	w10, #0x0                   	// #0
  41bccc:	strb	w10, [x9]
  41bcd0:	ldur	x9, [x29, #-48]
  41bcd4:	cbz	x9, 41bd08 <_ZdlPvm@@Base+0x674>
  41bcd8:	ldur	x8, [x29, #-48]
  41bcdc:	ldrb	w9, [x8]
  41bce0:	cbz	w9, 41bd08 <_ZdlPvm@@Base+0x674>
  41bce4:	ldr	x8, [sp, #48]
  41bce8:	ldr	x0, [x8]
  41bcec:	ldur	x1, [x29, #-48]
  41bcf0:	bl	401de0 <strcat@plt>
  41bcf4:	ldr	x8, [sp, #48]
  41bcf8:	ldr	x9, [x8]
  41bcfc:	mov	x0, x9
  41bd00:	ldr	x1, [sp, #56]
  41bd04:	bl	401de0 <strcat@plt>
  41bd08:	ldur	w8, [x29, #-32]
  41bd0c:	cbz	w8, 41bd38 <_ZdlPvm@@Base+0x6a4>
  41bd10:	ldr	x8, [sp, #48]
  41bd14:	ldr	x0, [x8]
  41bd18:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  41bd1c:	add	x1, x1, #0x6d2
  41bd20:	bl	401de0 <strcat@plt>
  41bd24:	ldr	x8, [sp, #48]
  41bd28:	ldr	x9, [x8]
  41bd2c:	mov	x0, x9
  41bd30:	ldr	x1, [sp, #56]
  41bd34:	bl	401de0 <strcat@plt>
  41bd38:	ldur	x8, [x29, #-40]
  41bd3c:	cbz	x8, 41bd70 <_ZdlPvm@@Base+0x6dc>
  41bd40:	ldur	x8, [x29, #-40]
  41bd44:	ldrb	w9, [x8]
  41bd48:	cbz	w9, 41bd70 <_ZdlPvm@@Base+0x6dc>
  41bd4c:	ldr	x8, [sp, #48]
  41bd50:	ldr	x0, [x8]
  41bd54:	ldur	x1, [x29, #-40]
  41bd58:	bl	401de0 <strcat@plt>
  41bd5c:	ldr	x8, [sp, #48]
  41bd60:	ldr	x9, [x8]
  41bd64:	mov	x0, x9
  41bd68:	ldr	x1, [sp, #56]
  41bd6c:	bl	401de0 <strcat@plt>
  41bd70:	ldur	x8, [x29, #-24]
  41bd74:	cbz	x8, 41bd94 <_ZdlPvm@@Base+0x700>
  41bd78:	ldur	x8, [x29, #-24]
  41bd7c:	ldrb	w9, [x8]
  41bd80:	cbz	w9, 41bd94 <_ZdlPvm@@Base+0x700>
  41bd84:	ldr	x8, [sp, #48]
  41bd88:	ldr	x0, [x8]
  41bd8c:	ldur	x1, [x29, #-24]
  41bd90:	bl	401de0 <strcat@plt>
  41bd94:	ldr	x8, [sp, #48]
  41bd98:	ldr	x0, [x8]
  41bd9c:	bl	4019e0 <strlen@plt>
  41bda0:	ldr	x8, [sp, #48]
  41bda4:	str	w0, [x8, #8]
  41bda8:	ldp	x29, x30, [sp, #112]
  41bdac:	add	sp, sp, #0x80
  41bdb0:	ret
  41bdb4:	sub	sp, sp, #0x20
  41bdb8:	stp	x29, x30, [sp, #16]
  41bdbc:	add	x29, sp, #0x10
  41bdc0:	str	x0, [sp, #8]
  41bdc4:	ldr	x8, [sp, #8]
  41bdc8:	ldr	x8, [x8]
  41bdcc:	str	x8, [sp]
  41bdd0:	cbz	x8, 41bddc <_ZdlPvm@@Base+0x748>
  41bdd4:	ldr	x0, [sp]
  41bdd8:	bl	401c60 <_ZdaPv@plt>
  41bddc:	ldp	x29, x30, [sp, #16]
  41bde0:	add	sp, sp, #0x20
  41bde4:	ret
  41bde8:	sub	sp, sp, #0x50
  41bdec:	stp	x29, x30, [sp, #64]
  41bdf0:	add	x29, sp, #0x40
  41bdf4:	stur	x0, [x29, #-8]
  41bdf8:	stur	x1, [x29, #-16]
  41bdfc:	ldur	x8, [x29, #-8]
  41be00:	ldr	x9, [x8]
  41be04:	stur	x9, [x29, #-24]
  41be08:	ldur	x0, [x29, #-24]
  41be0c:	str	x8, [sp, #16]
  41be10:	bl	4019e0 <strlen@plt>
  41be14:	stur	w0, [x29, #-28]
  41be18:	ldur	x0, [x29, #-16]
  41be1c:	bl	4019e0 <strlen@plt>
  41be20:	str	w0, [sp, #32]
  41be24:	ldur	w10, [x29, #-28]
  41be28:	add	w10, w10, #0x1
  41be2c:	ldr	w11, [sp, #32]
  41be30:	add	w10, w10, w11
  41be34:	add	w10, w10, #0x1
  41be38:	mov	w8, w10
  41be3c:	ubfx	x0, x8, #0, #32
  41be40:	bl	401980 <_Znam@plt>
  41be44:	ldr	x8, [sp, #16]
  41be48:	str	x0, [x8]
  41be4c:	ldr	x0, [x8]
  41be50:	ldur	x1, [x29, #-24]
  41be54:	ldur	w10, [x29, #-28]
  41be58:	ldr	w11, [x8, #8]
  41be5c:	subs	w10, w10, w11
  41be60:	mov	w9, w10
  41be64:	ubfx	x2, x9, #0, #32
  41be68:	bl	4019a0 <memcpy@plt>
  41be6c:	ldr	x8, [sp, #16]
  41be70:	ldr	x9, [x8]
  41be74:	str	x9, [sp, #24]
  41be78:	ldur	w10, [x29, #-28]
  41be7c:	ldr	w11, [x8, #8]
  41be80:	subs	w10, w10, w11
  41be84:	ldr	x9, [sp, #24]
  41be88:	mov	w12, w10
  41be8c:	ubfx	x12, x12, #0, #32
  41be90:	add	x9, x9, x12
  41be94:	str	x9, [sp, #24]
  41be98:	ldr	w10, [x8, #8]
  41be9c:	cbnz	w10, 41beb4 <_ZdlPvm@@Base+0x820>
  41bea0:	ldr	x8, [sp, #24]
  41bea4:	add	x9, x8, #0x1
  41bea8:	str	x9, [sp, #24]
  41beac:	mov	w10, #0x3a                  	// #58
  41beb0:	strb	w10, [x8]
  41beb4:	ldr	x0, [sp, #24]
  41beb8:	ldur	x1, [x29, #-16]
  41bebc:	ldr	w8, [sp, #32]
  41bec0:	mov	w2, w8
  41bec4:	bl	4019a0 <memcpy@plt>
  41bec8:	ldr	w8, [sp, #32]
  41becc:	mov	w9, w8
  41bed0:	ldr	x10, [sp, #24]
  41bed4:	add	x9, x10, x9
  41bed8:	str	x9, [sp, #24]
  41bedc:	ldr	x9, [sp, #16]
  41bee0:	ldr	w8, [x9, #8]
  41bee4:	cmp	w8, #0x0
  41bee8:	cset	w8, ls  // ls = plast
  41beec:	tbnz	w8, #0, 41bf54 <_ZdlPvm@@Base+0x8c0>
  41bef0:	ldr	x8, [sp, #24]
  41bef4:	add	x9, x8, #0x1
  41bef8:	str	x9, [sp, #24]
  41befc:	mov	w10, #0x3a                  	// #58
  41bf00:	strb	w10, [x8]
  41bf04:	ldr	x0, [sp, #24]
  41bf08:	ldur	x8, [x29, #-24]
  41bf0c:	ldur	w10, [x29, #-28]
  41bf10:	mov	w9, w10
  41bf14:	add	x8, x8, x9
  41bf18:	ldr	x9, [sp, #16]
  41bf1c:	ldr	w10, [x9, #8]
  41bf20:	mov	w11, w10
  41bf24:	mov	x12, xzr
  41bf28:	subs	x11, x12, x11
  41bf2c:	add	x1, x8, x11
  41bf30:	ldr	w10, [x9, #8]
  41bf34:	mov	w2, w10
  41bf38:	bl	4019a0 <memcpy@plt>
  41bf3c:	ldr	x8, [sp, #16]
  41bf40:	ldr	w10, [x8, #8]
  41bf44:	mov	w9, w10
  41bf48:	ldr	x11, [sp, #24]
  41bf4c:	add	x9, x11, x9
  41bf50:	str	x9, [sp, #24]
  41bf54:	ldr	x8, [sp, #24]
  41bf58:	add	x9, x8, #0x1
  41bf5c:	str	x9, [sp, #24]
  41bf60:	mov	w10, #0x0                   	// #0
  41bf64:	strb	w10, [x8]
  41bf68:	ldur	x8, [x29, #-24]
  41bf6c:	str	x8, [sp, #8]
  41bf70:	cbz	x8, 41bf7c <_ZdlPvm@@Base+0x8e8>
  41bf74:	ldr	x0, [sp, #8]
  41bf78:	bl	401c60 <_ZdaPv@plt>
  41bf7c:	ldp	x29, x30, [sp, #64]
  41bf80:	add	sp, sp, #0x50
  41bf84:	ret
  41bf88:	sub	sp, sp, #0x90
  41bf8c:	stp	x29, x30, [sp, #128]
  41bf90:	add	x29, sp, #0x80
  41bf94:	mov	w8, #0x61                  	// #97
  41bf98:	adrp	x9, 421000 <_ZdlPvm@@Base+0x596c>
  41bf9c:	add	x9, x9, #0xe65
  41bfa0:	stur	x0, [x29, #-16]
  41bfa4:	stur	x1, [x29, #-24]
  41bfa8:	stur	x2, [x29, #-32]
  41bfac:	ldur	x10, [x29, #-16]
  41bfb0:	ldur	x11, [x29, #-24]
  41bfb4:	cmp	x11, #0x0
  41bfb8:	cset	w12, ne  // ne = any
  41bfbc:	and	w0, w12, #0x1
  41bfc0:	mov	w1, w8
  41bfc4:	mov	x2, x9
  41bfc8:	str	x10, [sp, #24]
  41bfcc:	bl	408a60 <sqrt@plt+0x6c50>
  41bfd0:	ldur	x9, [x29, #-24]
  41bfd4:	ldrb	w8, [x9]
  41bfd8:	cmp	w8, #0x2f
  41bfdc:	b.eq	41bff0 <_ZdlPvm@@Base+0x95c>  // b.none
  41bfe0:	ldr	x8, [sp, #24]
  41bfe4:	ldr	x9, [x8]
  41bfe8:	ldrb	w10, [x9]
  41bfec:	cbnz	w10, 41c03c <_ZdlPvm@@Base+0x9a8>
  41bff0:	ldur	x0, [x29, #-24]
  41bff4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  41bff8:	add	x1, x1, #0x832
  41bffc:	bl	401c90 <fopen@plt>
  41c000:	stur	x0, [x29, #-40]
  41c004:	ldur	x8, [x29, #-40]
  41c008:	cbz	x8, 41c030 <_ZdlPvm@@Base+0x99c>
  41c00c:	ldur	x8, [x29, #-32]
  41c010:	cbz	x8, 41c024 <_ZdlPvm@@Base+0x990>
  41c014:	ldur	x0, [x29, #-24]
  41c018:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  41c01c:	ldur	x8, [x29, #-32]
  41c020:	str	x0, [x8]
  41c024:	ldur	x8, [x29, #-40]
  41c028:	stur	x8, [x29, #-8]
  41c02c:	b	41c1ec <_ZdlPvm@@Base+0xb58>
  41c030:	mov	x8, xzr
  41c034:	stur	x8, [x29, #-8]
  41c038:	b	41c1ec <_ZdlPvm@@Base+0xb58>
  41c03c:	ldur	x0, [x29, #-24]
  41c040:	bl	4019e0 <strlen@plt>
  41c044:	stur	w0, [x29, #-44]
  41c048:	ldr	x8, [sp, #24]
  41c04c:	ldr	x9, [x8]
  41c050:	stur	x9, [x29, #-56]
  41c054:	ldur	x0, [x29, #-56]
  41c058:	mov	w1, #0x3a                  	// #58
  41c05c:	bl	401a90 <strchr@plt>
  41c060:	str	x0, [sp, #64]
  41c064:	ldr	x8, [sp, #64]
  41c068:	cbnz	x8, 41c080 <_ZdlPvm@@Base+0x9ec>
  41c06c:	ldur	x0, [x29, #-56]
  41c070:	mov	w8, wzr
  41c074:	mov	w1, w8
  41c078:	bl	401a90 <strchr@plt>
  41c07c:	str	x0, [sp, #64]
  41c080:	ldr	x8, [sp, #64]
  41c084:	ldur	x9, [x29, #-56]
  41c088:	mov	w10, #0x0                   	// #0
  41c08c:	cmp	x8, x9
  41c090:	str	w10, [sp, #20]
  41c094:	b.ls	41c0b8 <_ZdlPvm@@Base+0xa24>  // b.plast
  41c098:	ldr	x8, [sp, #64]
  41c09c:	ldurb	w1, [x8, #-1]
  41c0a0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41c0a4:	add	x0, x0, #0x920
  41c0a8:	bl	401a90 <strchr@plt>
  41c0ac:	cmp	x0, #0x0
  41c0b0:	cset	w9, eq  // eq = none
  41c0b4:	str	w9, [sp, #20]
  41c0b8:	ldr	w8, [sp, #20]
  41c0bc:	and	w8, w8, #0x1
  41c0c0:	str	w8, [sp, #60]
  41c0c4:	ldr	x9, [sp, #64]
  41c0c8:	ldur	x10, [x29, #-56]
  41c0cc:	subs	x9, x9, x10
  41c0d0:	ldrsw	x10, [sp, #60]
  41c0d4:	add	x9, x9, x10
  41c0d8:	ldur	w8, [x29, #-44]
  41c0dc:	mov	w10, w8
  41c0e0:	add	x9, x9, x10
  41c0e4:	add	x0, x9, #0x1
  41c0e8:	bl	401980 <_Znam@plt>
  41c0ec:	str	x0, [sp, #48]
  41c0f0:	ldr	x0, [sp, #48]
  41c0f4:	ldur	x1, [x29, #-56]
  41c0f8:	ldr	x9, [sp, #64]
  41c0fc:	ldur	x10, [x29, #-56]
  41c100:	subs	x2, x9, x10
  41c104:	bl	4019a0 <memcpy@plt>
  41c108:	ldr	w8, [sp, #60]
  41c10c:	cbz	w8, 41c12c <_ZdlPvm@@Base+0xa98>
  41c110:	ldr	x8, [sp, #48]
  41c114:	ldr	x9, [sp, #64]
  41c118:	ldur	x10, [x29, #-56]
  41c11c:	subs	x9, x9, x10
  41c120:	add	x8, x8, x9
  41c124:	mov	w11, #0x2f                  	// #47
  41c128:	strb	w11, [x8]
  41c12c:	ldr	x8, [sp, #48]
  41c130:	ldr	x9, [sp, #64]
  41c134:	ldur	x10, [x29, #-56]
  41c138:	subs	x9, x9, x10
  41c13c:	add	x8, x8, x9
  41c140:	ldrsw	x9, [sp, #60]
  41c144:	add	x0, x8, x9
  41c148:	ldur	x1, [x29, #-24]
  41c14c:	bl	401ad0 <strcpy@plt>
  41c150:	ldr	x8, [sp, #48]
  41c154:	mov	x0, x8
  41c158:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  41c15c:	str	x0, [sp, #40]
  41c160:	ldr	x8, [sp, #48]
  41c164:	str	x8, [sp, #8]
  41c168:	cbz	x8, 41c174 <_ZdlPvm@@Base+0xae0>
  41c16c:	ldr	x0, [sp, #8]
  41c170:	bl	401c60 <_ZdaPv@plt>
  41c174:	ldr	x0, [sp, #40]
  41c178:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  41c17c:	add	x1, x1, #0x832
  41c180:	bl	401c90 <fopen@plt>
  41c184:	str	x0, [sp, #32]
  41c188:	ldr	x8, [sp, #32]
  41c18c:	cbz	x8, 41c1bc <_ZdlPvm@@Base+0xb28>
  41c190:	ldur	x8, [x29, #-32]
  41c194:	cbz	x8, 41c1a8 <_ZdlPvm@@Base+0xb14>
  41c198:	ldr	x8, [sp, #40]
  41c19c:	ldur	x9, [x29, #-32]
  41c1a0:	str	x8, [x9]
  41c1a4:	b	41c1b0 <_ZdlPvm@@Base+0xb1c>
  41c1a8:	ldr	x0, [sp, #40]
  41c1ac:	bl	401a80 <free@plt>
  41c1b0:	ldr	x8, [sp, #32]
  41c1b4:	stur	x8, [x29, #-8]
  41c1b8:	b	41c1ec <_ZdlPvm@@Base+0xb58>
  41c1bc:	ldr	x0, [sp, #40]
  41c1c0:	bl	401a80 <free@plt>
  41c1c4:	ldr	x8, [sp, #64]
  41c1c8:	ldrb	w9, [x8]
  41c1cc:	cbnz	w9, 41c1d4 <_ZdlPvm@@Base+0xb40>
  41c1d0:	b	41c1e4 <_ZdlPvm@@Base+0xb50>
  41c1d4:	ldr	x8, [sp, #64]
  41c1d8:	add	x8, x8, #0x1
  41c1dc:	stur	x8, [x29, #-56]
  41c1e0:	b	41c054 <_ZdlPvm@@Base+0x9c0>
  41c1e4:	mov	x8, xzr
  41c1e8:	stur	x8, [x29, #-8]
  41c1ec:	ldur	x0, [x29, #-8]
  41c1f0:	ldp	x29, x30, [sp, #128]
  41c1f4:	add	sp, sp, #0x90
  41c1f8:	ret
  41c1fc:	sub	sp, sp, #0xb0
  41c200:	stp	x29, x30, [sp, #160]
  41c204:	add	x29, sp, #0xa0
  41c208:	stur	x0, [x29, #-16]
  41c20c:	stur	x1, [x29, #-24]
  41c210:	stur	x2, [x29, #-32]
  41c214:	stur	x3, [x29, #-40]
  41c218:	ldur	x8, [x29, #-16]
  41c21c:	ldur	x9, [x29, #-40]
  41c220:	str	x8, [sp, #32]
  41c224:	cbnz	x9, 41c234 <_ZdlPvm@@Base+0xba0>
  41c228:	adrp	x8, 421000 <_ZdlPvm@@Base+0x596c>
  41c22c:	add	x8, x8, #0x832
  41c230:	stur	x8, [x29, #-40]
  41c234:	ldur	x0, [x29, #-40]
  41c238:	mov	w1, #0x72                  	// #114
  41c23c:	bl	401a90 <strchr@plt>
  41c240:	cmp	x0, #0x0
  41c244:	cset	w8, ne  // ne = any
  41c248:	and	w8, w8, #0x1
  41c24c:	sturb	w8, [x29, #-41]
  41c250:	ldur	x9, [x29, #-24]
  41c254:	cbz	x9, 41c26c <_ZdlPvm@@Base+0xbd8>
  41c258:	ldur	x0, [x29, #-24]
  41c25c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  41c260:	add	x1, x1, #0x3df
  41c264:	bl	401ca0 <strcmp@plt>
  41c268:	cbnz	w0, 41c2d8 <_ZdlPvm@@Base+0xc44>
  41c26c:	ldur	x8, [x29, #-32]
  41c270:	cbz	x8, 41c29c <_ZdlPvm@@Base+0xc08>
  41c274:	ldurb	w8, [x29, #-41]
  41c278:	adrp	x9, 421000 <_ZdlPvm@@Base+0x596c>
  41c27c:	add	x9, x9, #0xe8c
  41c280:	adrp	x10, 421000 <_ZdlPvm@@Base+0x596c>
  41c284:	add	x10, x10, #0xe86
  41c288:	tst	w8, #0x1
  41c28c:	csel	x0, x10, x9, ne  // ne = any
  41c290:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  41c294:	ldur	x9, [x29, #-32]
  41c298:	str	x0, [x9]
  41c29c:	ldurb	w8, [x29, #-41]
  41c2a0:	tbnz	w8, #0, 41c2a8 <_ZdlPvm@@Base+0xc14>
  41c2a4:	b	41c2bc <_ZdlPvm@@Base+0xc28>
  41c2a8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41c2ac:	add	x8, x8, #0x320
  41c2b0:	ldr	x8, [x8]
  41c2b4:	str	x8, [sp, #24]
  41c2b8:	b	41c2cc <_ZdlPvm@@Base+0xc38>
  41c2bc:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41c2c0:	add	x8, x8, #0x328
  41c2c4:	ldr	x8, [x8]
  41c2c8:	str	x8, [sp, #24]
  41c2cc:	ldr	x8, [sp, #24]
  41c2d0:	stur	x8, [x29, #-8]
  41c2d4:	b	41c53c <_ZdlPvm@@Base+0xea8>
  41c2d8:	ldurb	w8, [x29, #-41]
  41c2dc:	tbnz	w8, #0, 41c2e4 <_ZdlPvm@@Base+0xc50>
  41c2e0:	b	41c304 <_ZdlPvm@@Base+0xc70>
  41c2e4:	ldur	x8, [x29, #-24]
  41c2e8:	ldrb	w9, [x8]
  41c2ec:	cmp	w9, #0x2f
  41c2f0:	b.eq	41c304 <_ZdlPvm@@Base+0xc70>  // b.none
  41c2f4:	ldr	x8, [sp, #32]
  41c2f8:	ldr	x9, [x8]
  41c2fc:	ldrb	w10, [x9]
  41c300:	cbnz	w10, 41c34c <_ZdlPvm@@Base+0xcb8>
  41c304:	ldur	x0, [x29, #-24]
  41c308:	ldur	x1, [x29, #-40]
  41c30c:	bl	401c90 <fopen@plt>
  41c310:	stur	x0, [x29, #-56]
  41c314:	ldur	x8, [x29, #-56]
  41c318:	cbz	x8, 41c340 <_ZdlPvm@@Base+0xcac>
  41c31c:	ldur	x8, [x29, #-32]
  41c320:	cbz	x8, 41c334 <_ZdlPvm@@Base+0xca0>
  41c324:	ldur	x0, [x29, #-24]
  41c328:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  41c32c:	ldur	x8, [x29, #-32]
  41c330:	str	x0, [x8]
  41c334:	ldur	x8, [x29, #-56]
  41c338:	stur	x8, [x29, #-8]
  41c33c:	b	41c53c <_ZdlPvm@@Base+0xea8>
  41c340:	mov	x8, xzr
  41c344:	stur	x8, [x29, #-8]
  41c348:	b	41c53c <_ZdlPvm@@Base+0xea8>
  41c34c:	ldur	x0, [x29, #-24]
  41c350:	bl	4019e0 <strlen@plt>
  41c354:	stur	w0, [x29, #-60]
  41c358:	ldr	x8, [sp, #32]
  41c35c:	ldr	x9, [x8]
  41c360:	stur	x9, [x29, #-72]
  41c364:	ldur	x0, [x29, #-72]
  41c368:	mov	w1, #0x3a                  	// #58
  41c36c:	bl	401a90 <strchr@plt>
  41c370:	str	x0, [sp, #80]
  41c374:	ldr	x8, [sp, #80]
  41c378:	cbnz	x8, 41c390 <_ZdlPvm@@Base+0xcfc>
  41c37c:	ldur	x0, [x29, #-72]
  41c380:	mov	w8, wzr
  41c384:	mov	w1, w8
  41c388:	bl	401a90 <strchr@plt>
  41c38c:	str	x0, [sp, #80]
  41c390:	ldr	x8, [sp, #80]
  41c394:	ldur	x9, [x29, #-72]
  41c398:	mov	w10, #0x0                   	// #0
  41c39c:	cmp	x8, x9
  41c3a0:	str	w10, [sp, #20]
  41c3a4:	b.ls	41c3c8 <_ZdlPvm@@Base+0xd34>  // b.plast
  41c3a8:	ldr	x8, [sp, #80]
  41c3ac:	ldurb	w1, [x8, #-1]
  41c3b0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41c3b4:	add	x0, x0, #0x920
  41c3b8:	bl	401a90 <strchr@plt>
  41c3bc:	cmp	x0, #0x0
  41c3c0:	cset	w9, eq  // eq = none
  41c3c4:	str	w9, [sp, #20]
  41c3c8:	ldr	w8, [sp, #20]
  41c3cc:	and	w8, w8, #0x1
  41c3d0:	str	w8, [sp, #76]
  41c3d4:	ldr	x9, [sp, #80]
  41c3d8:	ldur	x10, [x29, #-72]
  41c3dc:	subs	x9, x9, x10
  41c3e0:	ldrsw	x10, [sp, #76]
  41c3e4:	add	x9, x9, x10
  41c3e8:	ldur	w8, [x29, #-60]
  41c3ec:	mov	w10, w8
  41c3f0:	add	x9, x9, x10
  41c3f4:	add	x0, x9, #0x1
  41c3f8:	bl	401980 <_Znam@plt>
  41c3fc:	str	x0, [sp, #64]
  41c400:	ldr	x0, [sp, #64]
  41c404:	ldur	x1, [x29, #-72]
  41c408:	ldr	x9, [sp, #80]
  41c40c:	ldur	x10, [x29, #-72]
  41c410:	subs	x2, x9, x10
  41c414:	bl	4019a0 <memcpy@plt>
  41c418:	ldr	w8, [sp, #76]
  41c41c:	cbz	w8, 41c43c <_ZdlPvm@@Base+0xda8>
  41c420:	ldr	x8, [sp, #64]
  41c424:	ldr	x9, [sp, #80]
  41c428:	ldur	x10, [x29, #-72]
  41c42c:	subs	x9, x9, x10
  41c430:	add	x8, x8, x9
  41c434:	mov	w11, #0x2f                  	// #47
  41c438:	strb	w11, [x8]
  41c43c:	ldr	x8, [sp, #64]
  41c440:	ldr	x9, [sp, #80]
  41c444:	ldur	x10, [x29, #-72]
  41c448:	subs	x9, x9, x10
  41c44c:	add	x8, x8, x9
  41c450:	ldrsw	x9, [sp, #76]
  41c454:	add	x0, x8, x9
  41c458:	ldur	x1, [x29, #-24]
  41c45c:	bl	401ad0 <strcpy@plt>
  41c460:	ldr	x8, [sp, #64]
  41c464:	mov	x0, x8
  41c468:	bl	41d6d0 <_ZdlPvm@@Base+0x203c>
  41c46c:	str	x0, [sp, #56]
  41c470:	ldr	x8, [sp, #64]
  41c474:	str	x8, [sp, #8]
  41c478:	cbz	x8, 41c484 <_ZdlPvm@@Base+0xdf0>
  41c47c:	ldr	x0, [sp, #8]
  41c480:	bl	401c60 <_ZdaPv@plt>
  41c484:	ldr	x0, [sp, #56]
  41c488:	ldur	x1, [x29, #-40]
  41c48c:	bl	401c90 <fopen@plt>
  41c490:	str	x0, [sp, #48]
  41c494:	ldr	x8, [sp, #48]
  41c498:	cbz	x8, 41c4c8 <_ZdlPvm@@Base+0xe34>
  41c49c:	ldur	x8, [x29, #-32]
  41c4a0:	cbz	x8, 41c4b4 <_ZdlPvm@@Base+0xe20>
  41c4a4:	ldr	x8, [sp, #56]
  41c4a8:	ldur	x9, [x29, #-32]
  41c4ac:	str	x8, [x9]
  41c4b0:	b	41c4bc <_ZdlPvm@@Base+0xe28>
  41c4b4:	ldr	x0, [sp, #56]
  41c4b8:	bl	401a80 <free@plt>
  41c4bc:	ldr	x8, [sp, #48]
  41c4c0:	stur	x8, [x29, #-8]
  41c4c4:	b	41c53c <_ZdlPvm@@Base+0xea8>
  41c4c8:	bl	401c70 <__errno_location@plt>
  41c4cc:	ldr	w8, [x0]
  41c4d0:	str	w8, [sp, #44]
  41c4d4:	ldr	x0, [sp, #56]
  41c4d8:	bl	401a80 <free@plt>
  41c4dc:	ldr	w8, [sp, #44]
  41c4e0:	cmp	w8, #0x2
  41c4e4:	b.eq	41c508 <_ZdlPvm@@Base+0xe74>  // b.none
  41c4e8:	ldr	w8, [sp, #44]
  41c4ec:	str	w8, [sp, #4]
  41c4f0:	bl	401c70 <__errno_location@plt>
  41c4f4:	ldr	w8, [sp, #4]
  41c4f8:	str	w8, [x0]
  41c4fc:	mov	x9, xzr
  41c500:	stur	x9, [x29, #-8]
  41c504:	b	41c53c <_ZdlPvm@@Base+0xea8>
  41c508:	ldr	x8, [sp, #80]
  41c50c:	ldrb	w9, [x8]
  41c510:	cbnz	w9, 41c518 <_ZdlPvm@@Base+0xe84>
  41c514:	b	41c528 <_ZdlPvm@@Base+0xe94>
  41c518:	ldr	x8, [sp, #80]
  41c51c:	add	x8, x8, #0x1
  41c520:	stur	x8, [x29, #-72]
  41c524:	b	41c364 <_ZdlPvm@@Base+0xcd0>
  41c528:	bl	401c70 <__errno_location@plt>
  41c52c:	mov	w8, #0x2                   	// #2
  41c530:	str	w8, [x0]
  41c534:	mov	x9, xzr
  41c538:	stur	x9, [x29, #-8]
  41c53c:	ldur	x0, [x29, #-8]
  41c540:	ldp	x29, x30, [sp, #160]
  41c544:	add	sp, sp, #0xb0
  41c548:	ret
  41c54c:	sub	sp, sp, #0x10
  41c550:	mov	x8, xzr
  41c554:	str	x0, [sp, #8]
  41c558:	ldr	x9, [sp, #8]
  41c55c:	str	x8, [x9]
  41c560:	str	wzr, [x9, #8]
  41c564:	str	wzr, [x9, #12]
  41c568:	add	sp, sp, #0x10
  41c56c:	ret
  41c570:	sub	sp, sp, #0x30
  41c574:	stp	x29, x30, [sp, #32]
  41c578:	add	x29, sp, #0x20
  41c57c:	mov	w8, #0x57                  	// #87
  41c580:	adrp	x9, 421000 <_ZdlPvm@@Base+0x596c>
  41c584:	add	x9, x9, #0xe93
  41c588:	stur	x0, [x29, #-8]
  41c58c:	str	x1, [sp, #16]
  41c590:	str	w2, [sp, #12]
  41c594:	ldur	x10, [x29, #-8]
  41c598:	ldr	w11, [sp, #12]
  41c59c:	str	w11, [x10, #8]
  41c5a0:	ldr	w11, [sp, #12]
  41c5a4:	cmp	w11, #0x0
  41c5a8:	cset	w11, ge  // ge = tcont
  41c5ac:	and	w0, w11, #0x1
  41c5b0:	mov	w1, w8
  41c5b4:	mov	x2, x9
  41c5b8:	str	x10, [sp]
  41c5bc:	bl	408a60 <sqrt@plt+0x6c50>
  41c5c0:	ldr	w0, [sp, #12]
  41c5c4:	ldr	x9, [sp]
  41c5c8:	add	x1, x9, #0xc
  41c5cc:	bl	41c600 <_ZdlPvm@@Base+0xf6c>
  41c5d0:	ldr	x9, [sp]
  41c5d4:	str	x0, [x9]
  41c5d8:	ldr	w8, [sp, #12]
  41c5dc:	cbz	w8, 41c5f4 <_ZdlPvm@@Base+0xf60>
  41c5e0:	ldr	x8, [sp]
  41c5e4:	ldr	x0, [x8]
  41c5e8:	ldr	x1, [sp, #16]
  41c5ec:	ldrsw	x2, [sp, #12]
  41c5f0:	bl	4019a0 <memcpy@plt>
  41c5f4:	ldp	x29, x30, [sp, #32]
  41c5f8:	add	sp, sp, #0x30
  41c5fc:	ret
  41c600:	sub	sp, sp, #0x30
  41c604:	stp	x29, x30, [sp, #32]
  41c608:	add	x29, sp, #0x20
  41c60c:	stur	w0, [x29, #-12]
  41c610:	str	x1, [sp, #8]
  41c614:	ldur	w8, [x29, #-12]
  41c618:	cbnz	w8, 41c630 <_ZdlPvm@@Base+0xf9c>
  41c61c:	ldr	x8, [sp, #8]
  41c620:	str	wzr, [x8]
  41c624:	mov	x8, xzr
  41c628:	stur	x8, [x29, #-8]
  41c62c:	b	41c654 <_ZdlPvm@@Base+0xfc0>
  41c630:	ldur	w8, [x29, #-12]
  41c634:	mov	w9, #0x2                   	// #2
  41c638:	mul	w8, w8, w9
  41c63c:	ldr	x10, [sp, #8]
  41c640:	str	w8, [x10]
  41c644:	mov	w0, w8
  41c648:	sxtw	x0, w0
  41c64c:	bl	401980 <_Znam@plt>
  41c650:	stur	x0, [x29, #-8]
  41c654:	ldur	x0, [x29, #-8]
  41c658:	ldp	x29, x30, [sp, #32]
  41c65c:	add	sp, sp, #0x30
  41c660:	ret
  41c664:	sub	sp, sp, #0x30
  41c668:	stp	x29, x30, [sp, #32]
  41c66c:	add	x29, sp, #0x20
  41c670:	stur	x0, [x29, #-8]
  41c674:	str	x1, [sp, #16]
  41c678:	ldur	x8, [x29, #-8]
  41c67c:	ldr	x9, [sp, #16]
  41c680:	str	x8, [sp, #8]
  41c684:	cbnz	x9, 41c6a0 <_ZdlPvm@@Base+0x100c>
  41c688:	ldr	x8, [sp, #8]
  41c68c:	str	wzr, [x8, #8]
  41c690:	mov	x9, xzr
  41c694:	str	x9, [x8]
  41c698:	str	wzr, [x8, #12]
  41c69c:	b	41c6e0 <_ZdlPvm@@Base+0x104c>
  41c6a0:	ldr	x0, [sp, #16]
  41c6a4:	bl	4019e0 <strlen@plt>
  41c6a8:	ldr	x8, [sp, #8]
  41c6ac:	str	w0, [x8, #8]
  41c6b0:	ldr	w0, [x8, #8]
  41c6b4:	add	x1, x8, #0xc
  41c6b8:	bl	41c600 <_ZdlPvm@@Base+0xf6c>
  41c6bc:	ldr	x8, [sp, #8]
  41c6c0:	str	x0, [x8]
  41c6c4:	ldr	w9, [x8, #8]
  41c6c8:	cbz	w9, 41c6e0 <_ZdlPvm@@Base+0x104c>
  41c6cc:	ldr	x8, [sp, #8]
  41c6d0:	ldr	x0, [x8]
  41c6d4:	ldr	x1, [sp, #16]
  41c6d8:	ldrsw	x2, [x8, #8]
  41c6dc:	bl	4019a0 <memcpy@plt>
  41c6e0:	ldp	x29, x30, [sp, #32]
  41c6e4:	add	sp, sp, #0x30
  41c6e8:	ret
  41c6ec:	sub	sp, sp, #0x30
  41c6f0:	stp	x29, x30, [sp, #32]
  41c6f4:	add	x29, sp, #0x20
  41c6f8:	mov	w8, #0x1                   	// #1
  41c6fc:	stur	x0, [x29, #-8]
  41c700:	sturb	w1, [x29, #-9]
  41c704:	ldur	x9, [x29, #-8]
  41c708:	str	w8, [x9, #8]
  41c70c:	add	x1, x9, #0xc
  41c710:	mov	w0, w8
  41c714:	str	x9, [sp, #8]
  41c718:	bl	41c600 <_ZdlPvm@@Base+0xf6c>
  41c71c:	ldr	x9, [sp, #8]
  41c720:	str	x0, [x9]
  41c724:	ldurb	w8, [x29, #-9]
  41c728:	ldr	x10, [x9]
  41c72c:	strb	w8, [x10]
  41c730:	ldp	x29, x30, [sp, #32]
  41c734:	add	sp, sp, #0x30
  41c738:	ret
  41c73c:	sub	sp, sp, #0x30
  41c740:	stp	x29, x30, [sp, #32]
  41c744:	add	x29, sp, #0x20
  41c748:	stur	x0, [x29, #-8]
  41c74c:	str	x1, [sp, #16]
  41c750:	ldur	x8, [x29, #-8]
  41c754:	ldr	x9, [sp, #16]
  41c758:	ldr	w10, [x9, #8]
  41c75c:	str	w10, [x8, #8]
  41c760:	ldr	w0, [x8, #8]
  41c764:	add	x1, x8, #0xc
  41c768:	str	x8, [sp, #8]
  41c76c:	bl	41c600 <_ZdlPvm@@Base+0xf6c>
  41c770:	ldr	x8, [sp, #8]
  41c774:	str	x0, [x8]
  41c778:	ldr	w10, [x8, #8]
  41c77c:	cbz	w10, 41c798 <_ZdlPvm@@Base+0x1104>
  41c780:	ldr	x8, [sp, #8]
  41c784:	ldr	x0, [x8]
  41c788:	ldr	x9, [sp, #16]
  41c78c:	ldr	x1, [x9]
  41c790:	ldrsw	x2, [x8, #8]
  41c794:	bl	4019a0 <memcpy@plt>
  41c798:	ldp	x29, x30, [sp, #32]
  41c79c:	add	sp, sp, #0x30
  41c7a0:	ret
  41c7a4:	sub	sp, sp, #0x20
  41c7a8:	stp	x29, x30, [sp, #16]
  41c7ac:	add	x29, sp, #0x10
  41c7b0:	str	x0, [sp, #8]
  41c7b4:	ldr	x8, [sp, #8]
  41c7b8:	ldr	x0, [x8]
  41c7bc:	ldr	w1, [x8, #12]
  41c7c0:	bl	41c7d8 <_ZdlPvm@@Base+0x1144>
  41c7c4:	b	41c7c8 <_ZdlPvm@@Base+0x1134>
  41c7c8:	ldp	x29, x30, [sp, #16]
  41c7cc:	add	sp, sp, #0x20
  41c7d0:	ret
  41c7d4:	bl	408b98 <sqrt@plt+0x6d88>
  41c7d8:	sub	sp, sp, #0x30
  41c7dc:	stp	x29, x30, [sp, #32]
  41c7e0:	add	x29, sp, #0x20
  41c7e4:	stur	x0, [x29, #-8]
  41c7e8:	stur	w1, [x29, #-12]
  41c7ec:	ldur	x8, [x29, #-8]
  41c7f0:	str	x8, [sp, #8]
  41c7f4:	cbz	x8, 41c800 <_ZdlPvm@@Base+0x116c>
  41c7f8:	ldr	x0, [sp, #8]
  41c7fc:	bl	401c60 <_ZdaPv@plt>
  41c800:	ldp	x29, x30, [sp, #32]
  41c804:	add	sp, sp, #0x30
  41c808:	ret
  41c80c:	sub	sp, sp, #0x30
  41c810:	stp	x29, x30, [sp, #32]
  41c814:	add	x29, sp, #0x20
  41c818:	stur	x0, [x29, #-8]
  41c81c:	str	x1, [sp, #16]
  41c820:	ldur	x8, [x29, #-8]
  41c824:	ldr	x0, [x8]
  41c828:	ldr	w1, [x8, #12]
  41c82c:	ldr	x9, [sp, #16]
  41c830:	ldr	w2, [x9, #8]
  41c834:	add	x3, x8, #0xc
  41c838:	str	x8, [sp, #8]
  41c83c:	bl	41c884 <_ZdlPvm@@Base+0x11f0>
  41c840:	ldr	x8, [sp, #8]
  41c844:	str	x0, [x8]
  41c848:	ldr	x9, [sp, #16]
  41c84c:	ldr	w10, [x9, #8]
  41c850:	str	w10, [x8, #8]
  41c854:	ldr	w10, [x8, #8]
  41c858:	cbz	w10, 41c874 <_ZdlPvm@@Base+0x11e0>
  41c85c:	ldr	x8, [sp, #8]
  41c860:	ldr	x0, [x8]
  41c864:	ldr	x9, [sp, #16]
  41c868:	ldr	x1, [x9]
  41c86c:	ldrsw	x2, [x8, #8]
  41c870:	bl	4019a0 <memcpy@plt>
  41c874:	ldr	x0, [sp, #8]
  41c878:	ldp	x29, x30, [sp, #32]
  41c87c:	add	sp, sp, #0x30
  41c880:	ret
  41c884:	sub	sp, sp, #0x40
  41c888:	stp	x29, x30, [sp, #48]
  41c88c:	add	x29, sp, #0x30
  41c890:	stur	x0, [x29, #-16]
  41c894:	stur	w1, [x29, #-20]
  41c898:	str	w2, [sp, #24]
  41c89c:	str	x3, [sp, #16]
  41c8a0:	ldur	w8, [x29, #-20]
  41c8a4:	ldr	w9, [sp, #24]
  41c8a8:	cmp	w8, w9
  41c8ac:	b.lt	41c8c8 <_ZdlPvm@@Base+0x1234>  // b.tstop
  41c8b0:	ldur	w8, [x29, #-20]
  41c8b4:	ldr	x9, [sp, #16]
  41c8b8:	str	w8, [x9]
  41c8bc:	ldur	x9, [x29, #-16]
  41c8c0:	stur	x9, [x29, #-8]
  41c8c4:	b	41c91c <_ZdlPvm@@Base+0x1288>
  41c8c8:	ldur	x8, [x29, #-16]
  41c8cc:	str	x8, [sp, #8]
  41c8d0:	cbz	x8, 41c8dc <_ZdlPvm@@Base+0x1248>
  41c8d4:	ldr	x0, [sp, #8]
  41c8d8:	bl	401c60 <_ZdaPv@plt>
  41c8dc:	ldr	w8, [sp, #24]
  41c8e0:	cbnz	w8, 41c8f8 <_ZdlPvm@@Base+0x1264>
  41c8e4:	ldr	x8, [sp, #16]
  41c8e8:	str	wzr, [x8]
  41c8ec:	mov	x8, xzr
  41c8f0:	stur	x8, [x29, #-8]
  41c8f4:	b	41c91c <_ZdlPvm@@Base+0x1288>
  41c8f8:	ldr	w8, [sp, #24]
  41c8fc:	mov	w9, #0x2                   	// #2
  41c900:	mul	w8, w8, w9
  41c904:	ldr	x10, [sp, #16]
  41c908:	str	w8, [x10]
  41c90c:	mov	w0, w8
  41c910:	sxtw	x0, w0
  41c914:	bl	401980 <_Znam@plt>
  41c918:	stur	x0, [x29, #-8]
  41c91c:	ldur	x0, [x29, #-8]
  41c920:	ldp	x29, x30, [sp, #48]
  41c924:	add	sp, sp, #0x40
  41c928:	ret
  41c92c:	sub	sp, sp, #0x30
  41c930:	stp	x29, x30, [sp, #32]
  41c934:	add	x29, sp, #0x20
  41c938:	stur	x0, [x29, #-8]
  41c93c:	str	x1, [sp, #16]
  41c940:	ldur	x8, [x29, #-8]
  41c944:	ldr	x9, [sp, #16]
  41c948:	str	x8, [sp]
  41c94c:	cbnz	x9, 41c978 <_ZdlPvm@@Base+0x12e4>
  41c950:	ldr	x8, [sp]
  41c954:	ldr	x0, [x8]
  41c958:	ldr	w1, [x8, #8]
  41c95c:	bl	41c7d8 <_ZdlPvm@@Base+0x1144>
  41c960:	ldr	x8, [sp]
  41c964:	str	wzr, [x8, #8]
  41c968:	mov	x9, xzr
  41c96c:	str	x9, [x8]
  41c970:	str	wzr, [x8, #12]
  41c974:	b	41c9c8 <_ZdlPvm@@Base+0x1334>
  41c978:	ldr	x0, [sp, #16]
  41c97c:	bl	4019e0 <strlen@plt>
  41c980:	str	w0, [sp, #12]
  41c984:	ldr	x8, [sp]
  41c988:	ldr	x0, [x8]
  41c98c:	ldr	w1, [x8, #12]
  41c990:	ldr	w2, [sp, #12]
  41c994:	add	x3, x8, #0xc
  41c998:	bl	41c884 <_ZdlPvm@@Base+0x11f0>
  41c99c:	ldr	x8, [sp]
  41c9a0:	str	x0, [x8]
  41c9a4:	ldr	w9, [sp, #12]
  41c9a8:	str	w9, [x8, #8]
  41c9ac:	ldr	w9, [x8, #8]
  41c9b0:	cbz	w9, 41c9c8 <_ZdlPvm@@Base+0x1334>
  41c9b4:	ldr	x8, [sp]
  41c9b8:	ldr	x0, [x8]
  41c9bc:	ldr	x1, [sp, #16]
  41c9c0:	ldrsw	x2, [x8, #8]
  41c9c4:	bl	4019a0 <memcpy@plt>
  41c9c8:	ldr	x0, [sp]
  41c9cc:	ldp	x29, x30, [sp, #32]
  41c9d0:	add	sp, sp, #0x30
  41c9d4:	ret
  41c9d8:	sub	sp, sp, #0x30
  41c9dc:	stp	x29, x30, [sp, #32]
  41c9e0:	add	x29, sp, #0x20
  41c9e4:	mov	w8, #0x1                   	// #1
  41c9e8:	stur	x0, [x29, #-8]
  41c9ec:	sturb	w1, [x29, #-9]
  41c9f0:	ldur	x9, [x29, #-8]
  41c9f4:	ldr	x0, [x9]
  41c9f8:	ldr	w1, [x9, #12]
  41c9fc:	add	x3, x9, #0xc
  41ca00:	mov	w2, w8
  41ca04:	str	w8, [sp, #16]
  41ca08:	str	x9, [sp, #8]
  41ca0c:	bl	41c884 <_ZdlPvm@@Base+0x11f0>
  41ca10:	ldr	x9, [sp, #8]
  41ca14:	str	x0, [x9]
  41ca18:	ldr	w8, [sp, #16]
  41ca1c:	str	w8, [x9, #8]
  41ca20:	ldurb	w10, [x29, #-9]
  41ca24:	ldr	x11, [x9]
  41ca28:	strb	w10, [x11]
  41ca2c:	mov	x0, x9
  41ca30:	ldp	x29, x30, [sp, #32]
  41ca34:	add	sp, sp, #0x30
  41ca38:	ret
  41ca3c:	sub	sp, sp, #0x30
  41ca40:	stp	x29, x30, [sp, #32]
  41ca44:	add	x29, sp, #0x20
  41ca48:	mov	x8, xzr
  41ca4c:	stur	x0, [x29, #-8]
  41ca50:	str	x1, [sp, #16]
  41ca54:	ldur	x9, [x29, #-8]
  41ca58:	ldr	x0, [x9]
  41ca5c:	ldr	w1, [x9, #12]
  41ca60:	str	x8, [sp, #8]
  41ca64:	str	x9, [sp]
  41ca68:	bl	41c7d8 <_ZdlPvm@@Base+0x1144>
  41ca6c:	ldr	x8, [sp, #16]
  41ca70:	ldr	x8, [x8]
  41ca74:	ldr	x9, [sp]
  41ca78:	str	x8, [x9]
  41ca7c:	ldr	x8, [sp, #16]
  41ca80:	ldr	w10, [x8, #8]
  41ca84:	str	w10, [x9, #8]
  41ca88:	ldr	x8, [sp, #16]
  41ca8c:	ldr	w10, [x8, #12]
  41ca90:	str	w10, [x9, #12]
  41ca94:	ldr	x8, [sp, #16]
  41ca98:	ldr	x11, [sp, #8]
  41ca9c:	str	x11, [x8]
  41caa0:	ldr	x8, [sp, #16]
  41caa4:	str	wzr, [x8, #8]
  41caa8:	ldr	x8, [sp, #16]
  41caac:	str	wzr, [x8, #12]
  41cab0:	ldp	x29, x30, [sp, #32]
  41cab4:	add	sp, sp, #0x30
  41cab8:	ret
  41cabc:	sub	sp, sp, #0x20
  41cac0:	stp	x29, x30, [sp, #16]
  41cac4:	add	x29, sp, #0x10
  41cac8:	str	x0, [sp, #8]
  41cacc:	ldr	x8, [sp, #8]
  41cad0:	ldr	x0, [x8]
  41cad4:	ldr	w1, [x8, #12]
  41cad8:	ldr	w2, [x8, #8]
  41cadc:	ldr	w9, [x8, #8]
  41cae0:	add	w3, w9, #0x1
  41cae4:	add	x4, x8, #0xc
  41cae8:	str	x8, [sp]
  41caec:	bl	41cb04 <_ZdlPvm@@Base+0x1470>
  41caf0:	ldr	x8, [sp]
  41caf4:	str	x0, [x8]
  41caf8:	ldp	x29, x30, [sp, #16]
  41cafc:	add	sp, sp, #0x20
  41cb00:	ret
  41cb04:	sub	sp, sp, #0x50
  41cb08:	stp	x29, x30, [sp, #64]
  41cb0c:	add	x29, sp, #0x40
  41cb10:	stur	x0, [x29, #-16]
  41cb14:	stur	w1, [x29, #-20]
  41cb18:	stur	w2, [x29, #-24]
  41cb1c:	stur	w3, [x29, #-28]
  41cb20:	str	x4, [sp, #24]
  41cb24:	ldur	w8, [x29, #-20]
  41cb28:	ldur	w9, [x29, #-28]
  41cb2c:	cmp	w8, w9
  41cb30:	b.lt	41cb4c <_ZdlPvm@@Base+0x14b8>  // b.tstop
  41cb34:	ldur	w8, [x29, #-20]
  41cb38:	ldr	x9, [sp, #24]
  41cb3c:	str	w8, [x9]
  41cb40:	ldur	x9, [x29, #-16]
  41cb44:	stur	x9, [x29, #-8]
  41cb48:	b	41cbe4 <_ZdlPvm@@Base+0x1550>
  41cb4c:	ldur	w8, [x29, #-28]
  41cb50:	cbnz	w8, 41cb7c <_ZdlPvm@@Base+0x14e8>
  41cb54:	ldur	x8, [x29, #-16]
  41cb58:	str	x8, [sp, #8]
  41cb5c:	cbz	x8, 41cb68 <_ZdlPvm@@Base+0x14d4>
  41cb60:	ldr	x0, [sp, #8]
  41cb64:	bl	401c60 <_ZdaPv@plt>
  41cb68:	ldr	x8, [sp, #24]
  41cb6c:	str	wzr, [x8]
  41cb70:	mov	x8, xzr
  41cb74:	stur	x8, [x29, #-8]
  41cb78:	b	41cbe4 <_ZdlPvm@@Base+0x1550>
  41cb7c:	ldur	w8, [x29, #-28]
  41cb80:	mov	w9, #0x2                   	// #2
  41cb84:	mul	w8, w8, w9
  41cb88:	ldr	x10, [sp, #24]
  41cb8c:	str	w8, [x10]
  41cb90:	mov	w0, w8
  41cb94:	sxtw	x0, w0
  41cb98:	bl	401980 <_Znam@plt>
  41cb9c:	str	x0, [sp, #16]
  41cba0:	ldur	w8, [x29, #-24]
  41cba4:	ldur	w9, [x29, #-28]
  41cba8:	cmp	w8, w9
  41cbac:	b.ge	41cbc8 <_ZdlPvm@@Base+0x1534>  // b.tcont
  41cbb0:	ldur	w8, [x29, #-24]
  41cbb4:	cbz	w8, 41cbc8 <_ZdlPvm@@Base+0x1534>
  41cbb8:	ldr	x0, [sp, #16]
  41cbbc:	ldur	x1, [x29, #-16]
  41cbc0:	ldursw	x2, [x29, #-24]
  41cbc4:	bl	4019a0 <memcpy@plt>
  41cbc8:	ldur	x8, [x29, #-16]
  41cbcc:	str	x8, [sp]
  41cbd0:	cbz	x8, 41cbdc <_ZdlPvm@@Base+0x1548>
  41cbd4:	ldr	x0, [sp]
  41cbd8:	bl	401c60 <_ZdaPv@plt>
  41cbdc:	ldr	x8, [sp, #16]
  41cbe0:	stur	x8, [x29, #-8]
  41cbe4:	ldur	x0, [x29, #-8]
  41cbe8:	ldp	x29, x30, [sp, #64]
  41cbec:	add	sp, sp, #0x50
  41cbf0:	ret
  41cbf4:	sub	sp, sp, #0x30
  41cbf8:	stp	x29, x30, [sp, #32]
  41cbfc:	add	x29, sp, #0x20
  41cc00:	stur	x0, [x29, #-8]
  41cc04:	str	x1, [sp, #16]
  41cc08:	ldur	x8, [x29, #-8]
  41cc0c:	ldr	x9, [sp, #16]
  41cc10:	str	x8, [sp]
  41cc14:	cbz	x9, 41cc94 <_ZdlPvm@@Base+0x1600>
  41cc18:	ldr	x0, [sp, #16]
  41cc1c:	bl	4019e0 <strlen@plt>
  41cc20:	str	w0, [sp, #12]
  41cc24:	ldr	x8, [sp]
  41cc28:	ldr	w9, [x8, #8]
  41cc2c:	ldr	w10, [sp, #12]
  41cc30:	add	w9, w9, w10
  41cc34:	str	w9, [sp, #8]
  41cc38:	ldr	w9, [sp, #8]
  41cc3c:	ldr	w10, [x8, #12]
  41cc40:	cmp	w9, w10
  41cc44:	b.le	41cc6c <_ZdlPvm@@Base+0x15d8>
  41cc48:	ldr	x8, [sp]
  41cc4c:	ldr	x0, [x8]
  41cc50:	ldr	w1, [x8, #12]
  41cc54:	ldr	w2, [x8, #8]
  41cc58:	ldr	w3, [sp, #8]
  41cc5c:	add	x4, x8, #0xc
  41cc60:	bl	41cb04 <_ZdlPvm@@Base+0x1470>
  41cc64:	ldr	x8, [sp]
  41cc68:	str	x0, [x8]
  41cc6c:	ldr	x8, [sp]
  41cc70:	ldr	x9, [x8]
  41cc74:	ldrsw	x10, [x8, #8]
  41cc78:	add	x0, x9, x10
  41cc7c:	ldr	x1, [sp, #16]
  41cc80:	ldrsw	x2, [sp, #12]
  41cc84:	bl	4019a0 <memcpy@plt>
  41cc88:	ldr	w11, [sp, #8]
  41cc8c:	ldr	x8, [sp]
  41cc90:	str	w11, [x8, #8]
  41cc94:	ldr	x0, [sp]
  41cc98:	ldp	x29, x30, [sp, #32]
  41cc9c:	add	sp, sp, #0x30
  41cca0:	ret
  41cca4:	sub	sp, sp, #0x30
  41cca8:	stp	x29, x30, [sp, #32]
  41ccac:	add	x29, sp, #0x20
  41ccb0:	stur	x0, [x29, #-8]
  41ccb4:	str	x1, [sp, #16]
  41ccb8:	ldur	x8, [x29, #-8]
  41ccbc:	ldr	x9, [sp, #16]
  41ccc0:	ldr	w10, [x9, #8]
  41ccc4:	str	x8, [sp]
  41ccc8:	cbz	w10, 41cd48 <_ZdlPvm@@Base+0x16b4>
  41cccc:	ldr	x8, [sp]
  41ccd0:	ldr	w9, [x8, #8]
  41ccd4:	ldr	x10, [sp, #16]
  41ccd8:	ldr	w11, [x10, #8]
  41ccdc:	add	w9, w9, w11
  41cce0:	str	w9, [sp, #12]
  41cce4:	ldr	w9, [sp, #12]
  41cce8:	ldr	w11, [x8, #12]
  41ccec:	cmp	w9, w11
  41ccf0:	b.le	41cd18 <_ZdlPvm@@Base+0x1684>
  41ccf4:	ldr	x8, [sp]
  41ccf8:	ldr	x0, [x8]
  41ccfc:	ldr	w1, [x8, #12]
  41cd00:	ldr	w2, [x8, #8]
  41cd04:	ldr	w3, [sp, #12]
  41cd08:	add	x4, x8, #0xc
  41cd0c:	bl	41cb04 <_ZdlPvm@@Base+0x1470>
  41cd10:	ldr	x8, [sp]
  41cd14:	str	x0, [x8]
  41cd18:	ldr	x8, [sp]
  41cd1c:	ldr	x9, [x8]
  41cd20:	ldrsw	x10, [x8, #8]
  41cd24:	add	x0, x9, x10
  41cd28:	ldr	x9, [sp, #16]
  41cd2c:	ldr	x1, [x9]
  41cd30:	ldr	x9, [sp, #16]
  41cd34:	ldrsw	x2, [x9, #8]
  41cd38:	bl	4019a0 <memcpy@plt>
  41cd3c:	ldr	w11, [sp, #12]
  41cd40:	ldr	x8, [sp]
  41cd44:	str	w11, [x8, #8]
  41cd48:	ldr	x0, [sp]
  41cd4c:	ldp	x29, x30, [sp, #32]
  41cd50:	add	sp, sp, #0x30
  41cd54:	ret
  41cd58:	sub	sp, sp, #0x30
  41cd5c:	stp	x29, x30, [sp, #32]
  41cd60:	add	x29, sp, #0x20
  41cd64:	stur	x0, [x29, #-8]
  41cd68:	str	x1, [sp, #16]
  41cd6c:	str	w2, [sp, #12]
  41cd70:	ldur	x8, [x29, #-8]
  41cd74:	ldr	w9, [sp, #12]
  41cd78:	cmp	w9, #0x0
  41cd7c:	cset	w9, le
  41cd80:	str	x8, [sp]
  41cd84:	tbnz	w9, #0, 41cdf8 <_ZdlPvm@@Base+0x1764>
  41cd88:	ldr	x8, [sp]
  41cd8c:	ldr	w9, [x8, #8]
  41cd90:	ldr	w10, [sp, #12]
  41cd94:	add	w9, w9, w10
  41cd98:	str	w9, [sp, #8]
  41cd9c:	ldr	w9, [sp, #8]
  41cda0:	ldr	w10, [x8, #12]
  41cda4:	cmp	w9, w10
  41cda8:	b.le	41cdd0 <_ZdlPvm@@Base+0x173c>
  41cdac:	ldr	x8, [sp]
  41cdb0:	ldr	x0, [x8]
  41cdb4:	ldr	w1, [x8, #12]
  41cdb8:	ldr	w2, [x8, #8]
  41cdbc:	ldr	w3, [sp, #8]
  41cdc0:	add	x4, x8, #0xc
  41cdc4:	bl	41cb04 <_ZdlPvm@@Base+0x1470>
  41cdc8:	ldr	x8, [sp]
  41cdcc:	str	x0, [x8]
  41cdd0:	ldr	x8, [sp]
  41cdd4:	ldr	x9, [x8]
  41cdd8:	ldrsw	x10, [x8, #8]
  41cddc:	add	x0, x9, x10
  41cde0:	ldr	x1, [sp, #16]
  41cde4:	ldrsw	x2, [sp, #12]
  41cde8:	bl	4019a0 <memcpy@plt>
  41cdec:	ldr	w11, [sp, #8]
  41cdf0:	ldr	x8, [sp]
  41cdf4:	str	w11, [x8, #8]
  41cdf8:	ldp	x29, x30, [sp, #32]
  41cdfc:	add	sp, sp, #0x30
  41ce00:	ret
  41ce04:	sub	sp, sp, #0x50
  41ce08:	stp	x29, x30, [sp, #64]
  41ce0c:	add	x29, sp, #0x40
  41ce10:	stur	x0, [x29, #-8]
  41ce14:	stur	x1, [x29, #-16]
  41ce18:	stur	w2, [x29, #-20]
  41ce1c:	str	x3, [sp, #32]
  41ce20:	str	w4, [sp, #28]
  41ce24:	ldur	x8, [x29, #-8]
  41ce28:	ldur	w9, [x29, #-20]
  41ce2c:	cmp	w9, #0x0
  41ce30:	cset	w9, lt  // lt = tstop
  41ce34:	mov	w10, #0x0                   	// #0
  41ce38:	str	x8, [sp, #16]
  41ce3c:	str	w10, [sp, #12]
  41ce40:	tbnz	w9, #0, 41ce54 <_ZdlPvm@@Base+0x17c0>
  41ce44:	ldr	w8, [sp, #28]
  41ce48:	cmp	w8, #0x0
  41ce4c:	cset	w8, ge  // ge = tcont
  41ce50:	str	w8, [sp, #12]
  41ce54:	ldr	w8, [sp, #12]
  41ce58:	and	w0, w8, #0x1
  41ce5c:	mov	w1, #0xd7                  	// #215
  41ce60:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  41ce64:	add	x2, x2, #0xe93
  41ce68:	bl	408a60 <sqrt@plt+0x6c50>
  41ce6c:	ldur	w8, [x29, #-20]
  41ce70:	ldr	w9, [sp, #28]
  41ce74:	add	w8, w8, w9
  41ce78:	ldr	x10, [sp, #16]
  41ce7c:	str	w8, [x10, #8]
  41ce80:	ldr	w8, [x10, #8]
  41ce84:	cbnz	w8, 41ce9c <_ZdlPvm@@Base+0x1808>
  41ce88:	ldr	x8, [sp, #16]
  41ce8c:	str	wzr, [x8, #12]
  41ce90:	mov	x9, xzr
  41ce94:	str	x9, [x8]
  41ce98:	b	41cf0c <_ZdlPvm@@Base+0x1878>
  41ce9c:	ldr	x8, [sp, #16]
  41cea0:	ldr	w0, [x8, #8]
  41cea4:	add	x1, x8, #0xc
  41cea8:	bl	41c600 <_ZdlPvm@@Base+0xf6c>
  41ceac:	ldr	x8, [sp, #16]
  41ceb0:	str	x0, [x8]
  41ceb4:	ldur	w9, [x29, #-20]
  41ceb8:	cbnz	w9, 41ced4 <_ZdlPvm@@Base+0x1840>
  41cebc:	ldr	x8, [sp, #16]
  41cec0:	ldr	x0, [x8]
  41cec4:	ldr	x1, [sp, #32]
  41cec8:	ldrsw	x2, [sp, #28]
  41cecc:	bl	4019a0 <memcpy@plt>
  41ced0:	b	41cf0c <_ZdlPvm@@Base+0x1878>
  41ced4:	ldr	x8, [sp, #16]
  41ced8:	ldr	x0, [x8]
  41cedc:	ldur	x1, [x29, #-16]
  41cee0:	ldursw	x2, [x29, #-20]
  41cee4:	bl	4019a0 <memcpy@plt>
  41cee8:	ldr	w9, [sp, #28]
  41ceec:	cbz	w9, 41cf0c <_ZdlPvm@@Base+0x1878>
  41cef0:	ldr	x8, [sp, #16]
  41cef4:	ldr	x9, [x8]
  41cef8:	ldursw	x10, [x29, #-20]
  41cefc:	add	x0, x9, x10
  41cf00:	ldr	x1, [sp, #32]
  41cf04:	ldrsw	x2, [sp, #28]
  41cf08:	bl	4019a0 <memcpy@plt>
  41cf0c:	ldp	x29, x30, [sp, #64]
  41cf10:	add	sp, sp, #0x50
  41cf14:	ret
  41cf18:	sub	sp, sp, #0x30
  41cf1c:	stp	x29, x30, [sp, #32]
  41cf20:	add	x29, sp, #0x20
  41cf24:	stur	x0, [x29, #-8]
  41cf28:	str	x1, [sp, #16]
  41cf2c:	ldur	x8, [x29, #-8]
  41cf30:	ldr	w9, [x8, #8]
  41cf34:	ldr	x8, [sp, #16]
  41cf38:	ldr	w10, [x8, #8]
  41cf3c:	cmp	w9, w10
  41cf40:	b.gt	41cf8c <_ZdlPvm@@Base+0x18f8>
  41cf44:	ldur	x8, [x29, #-8]
  41cf48:	ldr	w9, [x8, #8]
  41cf4c:	mov	w10, #0x1                   	// #1
  41cf50:	str	w10, [sp, #12]
  41cf54:	cbz	w9, 41cf80 <_ZdlPvm@@Base+0x18ec>
  41cf58:	ldur	x8, [x29, #-8]
  41cf5c:	ldr	x0, [x8]
  41cf60:	ldr	x8, [sp, #16]
  41cf64:	ldr	x1, [x8]
  41cf68:	ldur	x8, [x29, #-8]
  41cf6c:	ldrsw	x2, [x8, #8]
  41cf70:	bl	401a60 <memcmp@plt>
  41cf74:	cmp	w0, #0x0
  41cf78:	cset	w9, le
  41cf7c:	str	w9, [sp, #12]
  41cf80:	ldr	w8, [sp, #12]
  41cf84:	str	w8, [sp, #8]
  41cf88:	b	41cfd0 <_ZdlPvm@@Base+0x193c>
  41cf8c:	ldr	x8, [sp, #16]
  41cf90:	ldr	w9, [x8, #8]
  41cf94:	mov	w10, #0x0                   	// #0
  41cf98:	str	w10, [sp, #4]
  41cf9c:	cbz	w9, 41cfc8 <_ZdlPvm@@Base+0x1934>
  41cfa0:	ldur	x8, [x29, #-8]
  41cfa4:	ldr	x0, [x8]
  41cfa8:	ldr	x8, [sp, #16]
  41cfac:	ldr	x1, [x8]
  41cfb0:	ldr	x8, [sp, #16]
  41cfb4:	ldrsw	x2, [x8, #8]
  41cfb8:	bl	401a60 <memcmp@plt>
  41cfbc:	cmp	w0, #0x0
  41cfc0:	cset	w9, lt  // lt = tstop
  41cfc4:	str	w9, [sp, #4]
  41cfc8:	ldr	w8, [sp, #4]
  41cfcc:	str	w8, [sp, #8]
  41cfd0:	ldr	w8, [sp, #8]
  41cfd4:	and	w0, w8, #0x1
  41cfd8:	ldp	x29, x30, [sp, #32]
  41cfdc:	add	sp, sp, #0x30
  41cfe0:	ret
  41cfe4:	sub	sp, sp, #0x30
  41cfe8:	stp	x29, x30, [sp, #32]
  41cfec:	add	x29, sp, #0x20
  41cff0:	stur	x0, [x29, #-8]
  41cff4:	str	x1, [sp, #16]
  41cff8:	ldur	x8, [x29, #-8]
  41cffc:	ldr	w9, [x8, #8]
  41d000:	ldr	x8, [sp, #16]
  41d004:	ldr	w10, [x8, #8]
  41d008:	cmp	w9, w10
  41d00c:	b.ge	41d058 <_ZdlPvm@@Base+0x19c4>  // b.tcont
  41d010:	ldur	x8, [x29, #-8]
  41d014:	ldr	w9, [x8, #8]
  41d018:	mov	w10, #0x1                   	// #1
  41d01c:	str	w10, [sp, #12]
  41d020:	cbz	w9, 41d04c <_ZdlPvm@@Base+0x19b8>
  41d024:	ldur	x8, [x29, #-8]
  41d028:	ldr	x0, [x8]
  41d02c:	ldr	x8, [sp, #16]
  41d030:	ldr	x1, [x8]
  41d034:	ldur	x8, [x29, #-8]
  41d038:	ldrsw	x2, [x8, #8]
  41d03c:	bl	401a60 <memcmp@plt>
  41d040:	cmp	w0, #0x0
  41d044:	cset	w9, le
  41d048:	str	w9, [sp, #12]
  41d04c:	ldr	w8, [sp, #12]
  41d050:	str	w8, [sp, #8]
  41d054:	b	41d09c <_ZdlPvm@@Base+0x1a08>
  41d058:	ldr	x8, [sp, #16]
  41d05c:	ldr	w9, [x8, #8]
  41d060:	mov	w10, #0x0                   	// #0
  41d064:	str	w10, [sp, #4]
  41d068:	cbz	w9, 41d094 <_ZdlPvm@@Base+0x1a00>
  41d06c:	ldur	x8, [x29, #-8]
  41d070:	ldr	x0, [x8]
  41d074:	ldr	x8, [sp, #16]
  41d078:	ldr	x1, [x8]
  41d07c:	ldr	x8, [sp, #16]
  41d080:	ldrsw	x2, [x8, #8]
  41d084:	bl	401a60 <memcmp@plt>
  41d088:	cmp	w0, #0x0
  41d08c:	cset	w9, lt  // lt = tstop
  41d090:	str	w9, [sp, #4]
  41d094:	ldr	w8, [sp, #4]
  41d098:	str	w8, [sp, #8]
  41d09c:	ldr	w8, [sp, #8]
  41d0a0:	and	w0, w8, #0x1
  41d0a4:	ldp	x29, x30, [sp, #32]
  41d0a8:	add	sp, sp, #0x30
  41d0ac:	ret
  41d0b0:	sub	sp, sp, #0x30
  41d0b4:	stp	x29, x30, [sp, #32]
  41d0b8:	add	x29, sp, #0x20
  41d0bc:	stur	x0, [x29, #-8]
  41d0c0:	str	x1, [sp, #16]
  41d0c4:	ldur	x8, [x29, #-8]
  41d0c8:	ldr	w9, [x8, #8]
  41d0cc:	ldr	x8, [sp, #16]
  41d0d0:	ldr	w10, [x8, #8]
  41d0d4:	cmp	w9, w10
  41d0d8:	b.lt	41d124 <_ZdlPvm@@Base+0x1a90>  // b.tstop
  41d0dc:	ldr	x8, [sp, #16]
  41d0e0:	ldr	w9, [x8, #8]
  41d0e4:	mov	w10, #0x1                   	// #1
  41d0e8:	str	w10, [sp, #12]
  41d0ec:	cbz	w9, 41d118 <_ZdlPvm@@Base+0x1a84>
  41d0f0:	ldur	x8, [x29, #-8]
  41d0f4:	ldr	x0, [x8]
  41d0f8:	ldr	x8, [sp, #16]
  41d0fc:	ldr	x1, [x8]
  41d100:	ldr	x8, [sp, #16]
  41d104:	ldrsw	x2, [x8, #8]
  41d108:	bl	401a60 <memcmp@plt>
  41d10c:	cmp	w0, #0x0
  41d110:	cset	w9, ge  // ge = tcont
  41d114:	str	w9, [sp, #12]
  41d118:	ldr	w8, [sp, #12]
  41d11c:	str	w8, [sp, #8]
  41d120:	b	41d168 <_ZdlPvm@@Base+0x1ad4>
  41d124:	ldur	x8, [x29, #-8]
  41d128:	ldr	w9, [x8, #8]
  41d12c:	mov	w10, #0x0                   	// #0
  41d130:	str	w10, [sp, #4]
  41d134:	cbz	w9, 41d160 <_ZdlPvm@@Base+0x1acc>
  41d138:	ldur	x8, [x29, #-8]
  41d13c:	ldr	x0, [x8]
  41d140:	ldr	x8, [sp, #16]
  41d144:	ldr	x1, [x8]
  41d148:	ldur	x8, [x29, #-8]
  41d14c:	ldrsw	x2, [x8, #8]
  41d150:	bl	401a60 <memcmp@plt>
  41d154:	cmp	w0, #0x0
  41d158:	cset	w9, gt
  41d15c:	str	w9, [sp, #4]
  41d160:	ldr	w8, [sp, #4]
  41d164:	str	w8, [sp, #8]
  41d168:	ldr	w8, [sp, #8]
  41d16c:	and	w0, w8, #0x1
  41d170:	ldp	x29, x30, [sp, #32]
  41d174:	add	sp, sp, #0x30
  41d178:	ret
  41d17c:	sub	sp, sp, #0x30
  41d180:	stp	x29, x30, [sp, #32]
  41d184:	add	x29, sp, #0x20
  41d188:	stur	x0, [x29, #-8]
  41d18c:	str	x1, [sp, #16]
  41d190:	ldur	x8, [x29, #-8]
  41d194:	ldr	w9, [x8, #8]
  41d198:	ldr	x8, [sp, #16]
  41d19c:	ldr	w10, [x8, #8]
  41d1a0:	cmp	w9, w10
  41d1a4:	b.le	41d1f0 <_ZdlPvm@@Base+0x1b5c>
  41d1a8:	ldr	x8, [sp, #16]
  41d1ac:	ldr	w9, [x8, #8]
  41d1b0:	mov	w10, #0x1                   	// #1
  41d1b4:	str	w10, [sp, #12]
  41d1b8:	cbz	w9, 41d1e4 <_ZdlPvm@@Base+0x1b50>
  41d1bc:	ldur	x8, [x29, #-8]
  41d1c0:	ldr	x0, [x8]
  41d1c4:	ldr	x8, [sp, #16]
  41d1c8:	ldr	x1, [x8]
  41d1cc:	ldr	x8, [sp, #16]
  41d1d0:	ldrsw	x2, [x8, #8]
  41d1d4:	bl	401a60 <memcmp@plt>
  41d1d8:	cmp	w0, #0x0
  41d1dc:	cset	w9, ge  // ge = tcont
  41d1e0:	str	w9, [sp, #12]
  41d1e4:	ldr	w8, [sp, #12]
  41d1e8:	str	w8, [sp, #8]
  41d1ec:	b	41d234 <_ZdlPvm@@Base+0x1ba0>
  41d1f0:	ldur	x8, [x29, #-8]
  41d1f4:	ldr	w9, [x8, #8]
  41d1f8:	mov	w10, #0x0                   	// #0
  41d1fc:	str	w10, [sp, #4]
  41d200:	cbz	w9, 41d22c <_ZdlPvm@@Base+0x1b98>
  41d204:	ldur	x8, [x29, #-8]
  41d208:	ldr	x0, [x8]
  41d20c:	ldr	x8, [sp, #16]
  41d210:	ldr	x1, [x8]
  41d214:	ldur	x8, [x29, #-8]
  41d218:	ldrsw	x2, [x8, #8]
  41d21c:	bl	401a60 <memcmp@plt>
  41d220:	cmp	w0, #0x0
  41d224:	cset	w9, gt
  41d228:	str	w9, [sp, #4]
  41d22c:	ldr	w8, [sp, #4]
  41d230:	str	w8, [sp, #8]
  41d234:	ldr	w8, [sp, #8]
  41d238:	and	w0, w8, #0x1
  41d23c:	ldp	x29, x30, [sp, #32]
  41d240:	add	sp, sp, #0x30
  41d244:	ret
  41d248:	sub	sp, sp, #0x30
  41d24c:	stp	x29, x30, [sp, #32]
  41d250:	add	x29, sp, #0x20
  41d254:	mov	w8, #0x107                 	// #263
  41d258:	adrp	x2, 421000 <_ZdlPvm@@Base+0x596c>
  41d25c:	add	x2, x2, #0xe93
  41d260:	stur	x0, [x29, #-8]
  41d264:	stur	w1, [x29, #-12]
  41d268:	ldur	x9, [x29, #-8]
  41d26c:	ldur	w10, [x29, #-12]
  41d270:	cmp	w10, #0x0
  41d274:	cset	w10, ge  // ge = tcont
  41d278:	and	w0, w10, #0x1
  41d27c:	mov	w1, w8
  41d280:	str	x9, [sp, #8]
  41d284:	bl	408a60 <sqrt@plt+0x6c50>
  41d288:	ldur	w8, [x29, #-12]
  41d28c:	ldr	x9, [sp, #8]
  41d290:	ldr	w10, [x9, #12]
  41d294:	cmp	w8, w10
  41d298:	b.le	41d2c0 <_ZdlPvm@@Base+0x1c2c>
  41d29c:	ldr	x8, [sp, #8]
  41d2a0:	ldr	x0, [x8]
  41d2a4:	ldr	w1, [x8, #12]
  41d2a8:	ldr	w2, [x8, #8]
  41d2ac:	ldur	w3, [x29, #-12]
  41d2b0:	add	x4, x8, #0xc
  41d2b4:	bl	41cb04 <_ZdlPvm@@Base+0x1470>
  41d2b8:	ldr	x8, [sp, #8]
  41d2bc:	str	x0, [x8]
  41d2c0:	ldur	w8, [x29, #-12]
  41d2c4:	ldr	x9, [sp, #8]
  41d2c8:	str	w8, [x9, #8]
  41d2cc:	ldp	x29, x30, [sp, #32]
  41d2d0:	add	sp, sp, #0x30
  41d2d4:	ret
  41d2d8:	sub	sp, sp, #0x10
  41d2dc:	str	x0, [sp, #8]
  41d2e0:	ldr	x8, [sp, #8]
  41d2e4:	str	wzr, [x8, #8]
  41d2e8:	add	sp, sp, #0x10
  41d2ec:	ret
  41d2f0:	sub	sp, sp, #0x40
  41d2f4:	stp	x29, x30, [sp, #48]
  41d2f8:	add	x29, sp, #0x30
  41d2fc:	stur	x0, [x29, #-8]
  41d300:	sturb	w1, [x29, #-9]
  41d304:	ldur	x8, [x29, #-8]
  41d308:	ldr	x9, [x8]
  41d30c:	str	x8, [sp, #16]
  41d310:	cbz	x9, 41d330 <_ZdlPvm@@Base+0x1c9c>
  41d314:	ldr	x8, [sp, #16]
  41d318:	ldr	x0, [x8]
  41d31c:	ldurb	w1, [x29, #-9]
  41d320:	ldrsw	x2, [x8, #8]
  41d324:	bl	401b60 <memchr@plt>
  41d328:	str	x0, [sp, #8]
  41d32c:	b	41d338 <_ZdlPvm@@Base+0x1ca4>
  41d330:	mov	x8, xzr
  41d334:	str	x8, [sp, #8]
  41d338:	ldr	x8, [sp, #8]
  41d33c:	str	x8, [sp, #24]
  41d340:	ldr	x8, [sp, #24]
  41d344:	cbz	x8, 41d360 <_ZdlPvm@@Base+0x1ccc>
  41d348:	ldr	x8, [sp, #24]
  41d34c:	ldr	x9, [sp, #16]
  41d350:	ldr	x10, [x9]
  41d354:	subs	x8, x8, x10
  41d358:	str	x8, [sp]
  41d35c:	b	41d368 <_ZdlPvm@@Base+0x1cd4>
  41d360:	mov	x8, #0xffffffffffffffff    	// #-1
  41d364:	str	x8, [sp]
  41d368:	ldr	x8, [sp]
  41d36c:	mov	w0, w8
  41d370:	ldp	x29, x30, [sp, #48]
  41d374:	add	sp, sp, #0x40
  41d378:	ret
  41d37c:	sub	sp, sp, #0x40
  41d380:	stp	x29, x30, [sp, #48]
  41d384:	add	x29, sp, #0x30
  41d388:	stur	x0, [x29, #-8]
  41d38c:	ldur	x8, [x29, #-8]
  41d390:	ldr	x9, [x8]
  41d394:	stur	x9, [x29, #-16]
  41d398:	ldr	w10, [x8, #8]
  41d39c:	stur	w10, [x29, #-20]
  41d3a0:	str	wzr, [sp, #24]
  41d3a4:	str	wzr, [sp, #20]
  41d3a8:	ldr	w8, [sp, #20]
  41d3ac:	ldur	w9, [x29, #-20]
  41d3b0:	cmp	w8, w9
  41d3b4:	b.ge	41d3e4 <_ZdlPvm@@Base+0x1d50>  // b.tcont
  41d3b8:	ldur	x8, [x29, #-16]
  41d3bc:	ldrsw	x9, [sp, #20]
  41d3c0:	ldrb	w10, [x8, x9]
  41d3c4:	cbnz	w10, 41d3d4 <_ZdlPvm@@Base+0x1d40>
  41d3c8:	ldr	w8, [sp, #24]
  41d3cc:	add	w8, w8, #0x1
  41d3d0:	str	w8, [sp, #24]
  41d3d4:	ldr	w8, [sp, #20]
  41d3d8:	add	w8, w8, #0x1
  41d3dc:	str	w8, [sp, #20]
  41d3e0:	b	41d3a8 <_ZdlPvm@@Base+0x1d14>
  41d3e4:	ldur	w8, [x29, #-20]
  41d3e8:	add	w8, w8, #0x1
  41d3ec:	ldr	w9, [sp, #24]
  41d3f0:	subs	w8, w8, w9
  41d3f4:	mov	w0, w8
  41d3f8:	sxtw	x0, w0
  41d3fc:	bl	401ce0 <malloc@plt>
  41d400:	str	x0, [sp, #8]
  41d404:	ldr	x10, [sp, #8]
  41d408:	str	x10, [sp]
  41d40c:	str	wzr, [sp, #20]
  41d410:	ldr	w8, [sp, #20]
  41d414:	ldur	w9, [x29, #-20]
  41d418:	cmp	w8, w9
  41d41c:	b.ge	41d460 <_ZdlPvm@@Base+0x1dcc>  // b.tcont
  41d420:	ldur	x8, [x29, #-16]
  41d424:	ldrsw	x9, [sp, #20]
  41d428:	ldrb	w10, [x8, x9]
  41d42c:	cbz	w10, 41d450 <_ZdlPvm@@Base+0x1dbc>
  41d430:	ldur	x8, [x29, #-16]
  41d434:	ldrsw	x9, [sp, #20]
  41d438:	add	x8, x8, x9
  41d43c:	ldrb	w10, [x8]
  41d440:	ldr	x8, [sp]
  41d444:	add	x9, x8, #0x1
  41d448:	str	x9, [sp]
  41d44c:	strb	w10, [x8]
  41d450:	ldr	w8, [sp, #20]
  41d454:	add	w8, w8, #0x1
  41d458:	str	w8, [sp, #20]
  41d45c:	b	41d410 <_ZdlPvm@@Base+0x1d7c>
  41d460:	ldr	x8, [sp]
  41d464:	mov	w9, #0x0                   	// #0
  41d468:	strb	w9, [x8]
  41d46c:	ldr	x0, [sp, #8]
  41d470:	ldp	x29, x30, [sp, #48]
  41d474:	add	sp, sp, #0x40
  41d478:	ret
  41d47c:	sub	sp, sp, #0x50
  41d480:	stp	x29, x30, [sp, #64]
  41d484:	add	x29, sp, #0x40
  41d488:	stur	x0, [x29, #-8]
  41d48c:	ldur	x8, [x29, #-8]
  41d490:	ldr	w9, [x8, #8]
  41d494:	subs	w9, w9, #0x1
  41d498:	stur	w9, [x29, #-12]
  41d49c:	str	x8, [sp, #24]
  41d4a0:	ldur	w8, [x29, #-12]
  41d4a4:	cmp	w8, #0x0
  41d4a8:	cset	w8, lt  // lt = tstop
  41d4ac:	mov	w9, #0x0                   	// #0
  41d4b0:	str	w9, [sp, #20]
  41d4b4:	tbnz	w8, #0, 41d4d4 <_ZdlPvm@@Base+0x1e40>
  41d4b8:	ldr	x8, [sp, #24]
  41d4bc:	ldr	x9, [x8]
  41d4c0:	ldursw	x10, [x29, #-12]
  41d4c4:	ldrb	w11, [x9, x10]
  41d4c8:	cmp	w11, #0x20
  41d4cc:	cset	w11, eq  // eq = none
  41d4d0:	str	w11, [sp, #20]
  41d4d4:	ldr	w8, [sp, #20]
  41d4d8:	tbnz	w8, #0, 41d4e0 <_ZdlPvm@@Base+0x1e4c>
  41d4dc:	b	41d4f0 <_ZdlPvm@@Base+0x1e5c>
  41d4e0:	ldur	w8, [x29, #-12]
  41d4e4:	subs	w8, w8, #0x1
  41d4e8:	stur	w8, [x29, #-12]
  41d4ec:	b	41d4a0 <_ZdlPvm@@Base+0x1e0c>
  41d4f0:	ldr	x8, [sp, #24]
  41d4f4:	ldr	x9, [x8]
  41d4f8:	stur	x9, [x29, #-24]
  41d4fc:	ldur	w10, [x29, #-12]
  41d500:	cmp	w10, #0x0
  41d504:	cset	w10, le
  41d508:	tbnz	w10, #0, 41d538 <_ZdlPvm@@Base+0x1ea4>
  41d50c:	ldur	x8, [x29, #-24]
  41d510:	ldrb	w9, [x8]
  41d514:	cmp	w9, #0x20
  41d518:	b.ne	41d538 <_ZdlPvm@@Base+0x1ea4>  // b.any
  41d51c:	ldur	x8, [x29, #-24]
  41d520:	add	x8, x8, #0x1
  41d524:	stur	x8, [x29, #-24]
  41d528:	ldur	w9, [x29, #-12]
  41d52c:	subs	w9, w9, #0x1
  41d530:	stur	w9, [x29, #-12]
  41d534:	b	41d50c <_ZdlPvm@@Base+0x1e78>
  41d538:	ldr	x8, [sp, #24]
  41d53c:	ldr	w9, [x8, #8]
  41d540:	subs	w9, w9, #0x1
  41d544:	ldur	w10, [x29, #-12]
  41d548:	cmp	w9, w10
  41d54c:	b.eq	41d5f0 <_ZdlPvm@@Base+0x1f5c>  // b.none
  41d550:	ldur	w8, [x29, #-12]
  41d554:	cmp	w8, #0x0
  41d558:	cset	w8, lt  // lt = tstop
  41d55c:	tbnz	w8, #0, 41d5b8 <_ZdlPvm@@Base+0x1f24>
  41d560:	ldur	w8, [x29, #-12]
  41d564:	add	w8, w8, #0x1
  41d568:	ldr	x9, [sp, #24]
  41d56c:	str	w8, [x9, #8]
  41d570:	ldrsw	x0, [x9, #12]
  41d574:	bl	401980 <_Znam@plt>
  41d578:	str	x0, [sp, #32]
  41d57c:	ldr	x0, [sp, #32]
  41d580:	ldur	x1, [x29, #-24]
  41d584:	ldr	x9, [sp, #24]
  41d588:	ldrsw	x2, [x9, #8]
  41d58c:	bl	4019a0 <memcpy@plt>
  41d590:	ldr	x9, [sp, #24]
  41d594:	ldr	x10, [x9]
  41d598:	str	x10, [sp, #8]
  41d59c:	cbz	x10, 41d5a8 <_ZdlPvm@@Base+0x1f14>
  41d5a0:	ldr	x0, [sp, #8]
  41d5a4:	bl	401c60 <_ZdaPv@plt>
  41d5a8:	ldr	x8, [sp, #32]
  41d5ac:	ldr	x9, [sp, #24]
  41d5b0:	str	x8, [x9]
  41d5b4:	b	41d5f0 <_ZdlPvm@@Base+0x1f5c>
  41d5b8:	ldr	x8, [sp, #24]
  41d5bc:	str	wzr, [x8, #8]
  41d5c0:	ldr	x9, [x8]
  41d5c4:	cbz	x9, 41d5f0 <_ZdlPvm@@Base+0x1f5c>
  41d5c8:	ldr	x8, [sp, #24]
  41d5cc:	ldr	x9, [x8]
  41d5d0:	str	x9, [sp]
  41d5d4:	cbz	x9, 41d5e0 <_ZdlPvm@@Base+0x1f4c>
  41d5d8:	ldr	x0, [sp]
  41d5dc:	bl	401c60 <_ZdaPv@plt>
  41d5e0:	mov	x8, xzr
  41d5e4:	ldr	x9, [sp, #24]
  41d5e8:	str	x8, [x9]
  41d5ec:	str	wzr, [x9, #12]
  41d5f0:	ldp	x29, x30, [sp, #64]
  41d5f4:	add	sp, sp, #0x50
  41d5f8:	ret
  41d5fc:	sub	sp, sp, #0x40
  41d600:	stp	x29, x30, [sp, #48]
  41d604:	add	x29, sp, #0x30
  41d608:	stur	x0, [x29, #-8]
  41d60c:	stur	x1, [x29, #-16]
  41d610:	ldur	x0, [x29, #-8]
  41d614:	bl	40c964 <sqrt@plt+0xab54>
  41d618:	stur	w0, [x29, #-20]
  41d61c:	ldur	x0, [x29, #-8]
  41d620:	bl	408b80 <sqrt@plt+0x6d70>
  41d624:	str	x0, [sp, #16]
  41d628:	str	wzr, [sp, #12]
  41d62c:	ldr	w8, [sp, #12]
  41d630:	ldur	w9, [x29, #-20]
  41d634:	cmp	w8, w9
  41d638:	b.ge	41d660 <_ZdlPvm@@Base+0x1fcc>  // b.tcont
  41d63c:	ldr	x8, [sp, #16]
  41d640:	ldrsw	x9, [sp, #12]
  41d644:	ldrb	w0, [x8, x9]
  41d648:	ldur	x1, [x29, #-16]
  41d64c:	bl	401a20 <putc@plt>
  41d650:	ldr	w8, [sp, #12]
  41d654:	add	w8, w8, #0x1
  41d658:	str	w8, [sp, #12]
  41d65c:	b	41d62c <_ZdlPvm@@Base+0x1f98>
  41d660:	ldp	x29, x30, [sp, #48]
  41d664:	add	sp, sp, #0x40
  41d668:	ret
  41d66c:	sub	sp, sp, #0x40
  41d670:	stp	x29, x30, [sp, #48]
  41d674:	add	x29, sp, #0x30
  41d678:	adrp	x9, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41d67c:	add	x9, x9, #0x568
  41d680:	adrp	x1, 420000 <_ZdlPvm@@Base+0x496c>
  41d684:	add	x1, x1, #0xaf4
  41d688:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x96c>
  41d68c:	add	x10, x10, #0x664
  41d690:	stur	x8, [x29, #-8]
  41d694:	stur	w0, [x29, #-12]
  41d698:	ldur	w2, [x29, #-12]
  41d69c:	mov	x0, x9
  41d6a0:	str	x8, [sp, #24]
  41d6a4:	str	x9, [sp, #16]
  41d6a8:	str	x10, [sp, #8]
  41d6ac:	bl	401af0 <sprintf@plt>
  41d6b0:	ldr	x8, [sp, #24]
  41d6b4:	mov	x0, x8
  41d6b8:	ldr	x1, [sp, #16]
  41d6bc:	ldr	x9, [sp, #8]
  41d6c0:	blr	x9
  41d6c4:	ldp	x29, x30, [sp, #48]
  41d6c8:	add	sp, sp, #0x40
  41d6cc:	ret
  41d6d0:	sub	sp, sp, #0x30
  41d6d4:	stp	x29, x30, [sp, #32]
  41d6d8:	add	x29, sp, #0x20
  41d6dc:	str	x0, [sp, #16]
  41d6e0:	ldr	x8, [sp, #16]
  41d6e4:	cbnz	x8, 41d6f4 <_ZdlPvm@@Base+0x2060>
  41d6e8:	mov	x8, xzr
  41d6ec:	stur	x8, [x29, #-8]
  41d6f0:	b	41d71c <_ZdlPvm@@Base+0x2088>
  41d6f4:	ldr	x0, [sp, #16]
  41d6f8:	bl	4019e0 <strlen@plt>
  41d6fc:	add	x0, x0, #0x1
  41d700:	bl	401ce0 <malloc@plt>
  41d704:	str	x0, [sp, #8]
  41d708:	ldr	x0, [sp, #8]
  41d70c:	ldr	x1, [sp, #16]
  41d710:	bl	401ad0 <strcpy@plt>
  41d714:	ldr	x8, [sp, #8]
  41d718:	stur	x8, [x29, #-8]
  41d71c:	ldur	x0, [x29, #-8]
  41d720:	ldp	x29, x30, [sp, #32]
  41d724:	add	sp, sp, #0x30
  41d728:	ret
  41d72c:	sub	sp, sp, #0xb0
  41d730:	stp	x29, x30, [sp, #160]
  41d734:	add	x29, sp, #0xa0
  41d738:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41d73c:	add	x8, x8, #0x578
  41d740:	adrp	x9, 421000 <_ZdlPvm@@Base+0x596c>
  41d744:	add	x9, x9, #0xec4
  41d748:	adrp	x10, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41d74c:	add	x10, x10, #0x584
  41d750:	adrp	x11, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41d754:	add	x11, x11, #0x580
  41d758:	adrp	x12, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41d75c:	add	x12, x12, #0x588
  41d760:	adrp	x13, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41d764:	add	x13, x13, #0x590
  41d768:	adrp	x14, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41d76c:	add	x14, x14, #0x30
  41d770:	stur	x0, [x29, #-8]
  41d774:	stur	x1, [x29, #-16]
  41d778:	stur	w2, [x29, #-20]
  41d77c:	ldur	x15, [x29, #-8]
  41d780:	ldur	x16, [x29, #-16]
  41d784:	str	x8, [sp, #80]
  41d788:	str	x9, [sp, #72]
  41d78c:	str	x10, [sp, #64]
  41d790:	str	x11, [sp, #56]
  41d794:	str	x12, [sp, #48]
  41d798:	str	x13, [sp, #40]
  41d79c:	str	x14, [sp, #32]
  41d7a0:	str	x15, [sp, #24]
  41d7a4:	cbnz	x16, 41d7b8 <_ZdlPvm@@Base+0x2124>
  41d7a8:	mov	x8, xzr
  41d7ac:	ldr	x9, [sp, #24]
  41d7b0:	str	x8, [x9]
  41d7b4:	b	41dcb0 <_ZdlPvm@@Base+0x261c>
  41d7b8:	ldur	x8, [x29, #-16]
  41d7bc:	ldrb	w9, [x8]
  41d7c0:	cbnz	w9, 41d7d8 <_ZdlPvm@@Base+0x2144>
  41d7c4:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  41d7c8:	add	x8, x8, #0xa1f
  41d7cc:	ldr	x9, [sp, #24]
  41d7d0:	str	x8, [x9]
  41d7d4:	b	41dcb0 <_ZdlPvm@@Base+0x261c>
  41d7d8:	ldr	x8, [sp, #80]
  41d7dc:	ldr	x9, [x8]
  41d7e0:	cbnz	x9, 41d86c <_ZdlPvm@@Base+0x21d8>
  41d7e4:	ldr	x8, [sp, #72]
  41d7e8:	ldr	w9, [x8]
  41d7ec:	ldr	x10, [sp, #64]
  41d7f0:	str	w9, [x10]
  41d7f4:	ldrsw	x11, [x10]
  41d7f8:	mov	x12, #0x8                   	// #8
  41d7fc:	mul	x13, x11, x12
  41d800:	umulh	x11, x11, x12
  41d804:	mov	x12, #0xffffffffffffffff    	// #-1
  41d808:	cmp	x11, #0x0
  41d80c:	csel	x0, x12, x13, ne  // ne = any
  41d810:	bl	401980 <_Znam@plt>
  41d814:	ldr	x8, [sp, #80]
  41d818:	str	x0, [x8]
  41d81c:	stur	wzr, [x29, #-24]
  41d820:	ldur	w8, [x29, #-24]
  41d824:	ldr	x9, [sp, #64]
  41d828:	ldr	w10, [x9]
  41d82c:	cmp	w8, w10
  41d830:	b.ge	41d864 <_ZdlPvm@@Base+0x21d0>  // b.tcont
  41d834:	ldr	x8, [sp, #80]
  41d838:	ldr	x9, [x8]
  41d83c:	ldursw	x10, [x29, #-24]
  41d840:	mov	x11, #0x8                   	// #8
  41d844:	mul	x10, x11, x10
  41d848:	add	x9, x9, x10
  41d84c:	mov	x10, xzr
  41d850:	str	x10, [x9]
  41d854:	ldur	w8, [x29, #-24]
  41d858:	add	w8, w8, #0x1
  41d85c:	stur	w8, [x29, #-24]
  41d860:	b	41d820 <_ZdlPvm@@Base+0x218c>
  41d864:	ldr	x8, [sp, #56]
  41d868:	str	wzr, [x8]
  41d86c:	ldur	x0, [x29, #-16]
  41d870:	bl	41dcbc <_ZdlPvm@@Base+0x2628>
  41d874:	stur	w0, [x29, #-28]
  41d878:	ldr	x8, [sp, #80]
  41d87c:	ldr	x9, [x8]
  41d880:	ldur	w10, [x29, #-28]
  41d884:	ldr	x11, [sp, #64]
  41d888:	ldr	w12, [x11]
  41d88c:	udiv	w13, w10, w12
  41d890:	mul	w12, w13, w12
  41d894:	subs	w10, w10, w12
  41d898:	mov	w14, w10
  41d89c:	ubfx	x14, x14, #0, #32
  41d8a0:	mov	x15, #0x8                   	// #8
  41d8a4:	mul	x14, x15, x14
  41d8a8:	add	x9, x9, x14
  41d8ac:	stur	x9, [x29, #-40]
  41d8b0:	ldur	x8, [x29, #-40]
  41d8b4:	ldr	x8, [x8]
  41d8b8:	cbz	x8, 41d938 <_ZdlPvm@@Base+0x22a4>
  41d8bc:	ldur	x0, [x29, #-16]
  41d8c0:	ldur	x8, [x29, #-40]
  41d8c4:	ldr	x1, [x8]
  41d8c8:	bl	401ca0 <strcmp@plt>
  41d8cc:	cbnz	w0, 41d8e4 <_ZdlPvm@@Base+0x2250>
  41d8d0:	ldur	x8, [x29, #-40]
  41d8d4:	ldr	x8, [x8]
  41d8d8:	ldr	x9, [sp, #24]
  41d8dc:	str	x8, [x9]
  41d8e0:	b	41dcb0 <_ZdlPvm@@Base+0x261c>
  41d8e4:	ldur	x8, [x29, #-40]
  41d8e8:	ldr	x9, [sp, #80]
  41d8ec:	ldr	x10, [x9]
  41d8f0:	cmp	x8, x10
  41d8f4:	b.ne	41d924 <_ZdlPvm@@Base+0x2290>  // b.any
  41d8f8:	ldr	x8, [sp, #80]
  41d8fc:	ldr	x9, [x8]
  41d900:	ldr	x10, [sp, #64]
  41d904:	ldrsw	x11, [x10]
  41d908:	mov	x12, #0x8                   	// #8
  41d90c:	mul	x11, x12, x11
  41d910:	add	x9, x9, x11
  41d914:	mov	x11, #0xfffffffffffffff8    	// #-8
  41d918:	add	x9, x9, x11
  41d91c:	stur	x9, [x29, #-40]
  41d920:	b	41d934 <_ZdlPvm@@Base+0x22a0>
  41d924:	ldur	x8, [x29, #-40]
  41d928:	mov	x9, #0xfffffffffffffff8    	// #-8
  41d92c:	add	x8, x8, x9
  41d930:	stur	x8, [x29, #-40]
  41d934:	b	41d8b0 <_ZdlPvm@@Base+0x221c>
  41d938:	ldur	w8, [x29, #-20]
  41d93c:	cmp	w8, #0x2
  41d940:	b.ne	41d954 <_ZdlPvm@@Base+0x22c0>  // b.any
  41d944:	mov	x8, xzr
  41d948:	ldr	x9, [sp, #24]
  41d94c:	str	x8, [x9]
  41d950:	b	41dcb0 <_ZdlPvm@@Base+0x261c>
  41d954:	ldr	x8, [sp, #56]
  41d958:	ldr	w9, [x8]
  41d95c:	ldr	x10, [sp, #64]
  41d960:	ldr	w11, [x10]
  41d964:	subs	w11, w11, #0x1
  41d968:	cmp	w9, w11
  41d96c:	b.ge	41d9a8 <_ZdlPvm@@Base+0x2314>  // b.tcont
  41d970:	ldr	x8, [sp, #56]
  41d974:	ldr	w9, [x8]
  41d978:	scvtf	d0, w9
  41d97c:	ldr	x10, [sp, #64]
  41d980:	ldr	w9, [x10]
  41d984:	scvtf	d1, w9
  41d988:	mov	x11, #0x3333333333333333    	// #3689348814741910323
  41d98c:	movk	x11, #0x3fd3, lsl #48
  41d990:	fmov	d2, x11
  41d994:	fmul	d1, d1, d2
  41d998:	fcmp	d0, d1
  41d99c:	cset	w9, ge  // ge = tcont
  41d9a0:	tbnz	w9, #0, 41d9a8 <_ZdlPvm@@Base+0x2314>
  41d9a4:	b	41dbc4 <_ZdlPvm@@Base+0x2530>
  41d9a8:	ldr	x8, [sp, #80]
  41d9ac:	ldr	x9, [x8]
  41d9b0:	stur	x9, [x29, #-48]
  41d9b4:	ldr	x9, [sp, #64]
  41d9b8:	ldr	w10, [x9]
  41d9bc:	stur	w10, [x29, #-52]
  41d9c0:	mov	w10, #0x1                   	// #1
  41d9c4:	stur	w10, [x29, #-56]
  41d9c8:	ldursw	x8, [x29, #-56]
  41d9cc:	ldr	x9, [sp, #72]
  41d9d0:	ldr	w10, [x9, x8, lsl #2]
  41d9d4:	ldur	w11, [x29, #-52]
  41d9d8:	cmp	w10, w11
  41d9dc:	b.hi	41da18 <_ZdlPvm@@Base+0x2384>  // b.pmore
  41d9e0:	ldursw	x8, [x29, #-56]
  41d9e4:	ldr	x9, [sp, #72]
  41d9e8:	ldr	w10, [x9, x8, lsl #2]
  41d9ec:	cbnz	w10, 41da08 <_ZdlPvm@@Base+0x2374>
  41d9f0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41d9f4:	add	x0, x0, #0xeb0
  41d9f8:	ldr	x1, [sp, #32]
  41d9fc:	ldr	x2, [sp, #32]
  41da00:	ldr	x3, [sp, #32]
  41da04:	bl	412740 <sqrt@plt+0x10930>
  41da08:	ldur	w8, [x29, #-56]
  41da0c:	add	w8, w8, #0x1
  41da10:	stur	w8, [x29, #-56]
  41da14:	b	41d9c8 <_ZdlPvm@@Base+0x2334>
  41da18:	ldursw	x8, [x29, #-56]
  41da1c:	ldr	x9, [sp, #72]
  41da20:	ldr	w10, [x9, x8, lsl #2]
  41da24:	ldr	x8, [sp, #64]
  41da28:	str	w10, [x8]
  41da2c:	ldr	x11, [sp, #56]
  41da30:	str	wzr, [x11]
  41da34:	ldrsw	x12, [x8]
  41da38:	mov	x13, #0x8                   	// #8
  41da3c:	mul	x14, x12, x13
  41da40:	umulh	x12, x12, x13
  41da44:	mov	x13, #0xffffffffffffffff    	// #-1
  41da48:	cmp	x12, #0x0
  41da4c:	csel	x0, x13, x14, ne  // ne = any
  41da50:	bl	401980 <_Znam@plt>
  41da54:	ldr	x8, [sp, #80]
  41da58:	str	x0, [x8]
  41da5c:	stur	wzr, [x29, #-56]
  41da60:	ldur	w8, [x29, #-56]
  41da64:	ldr	x9, [sp, #64]
  41da68:	ldr	w10, [x9]
  41da6c:	cmp	w8, w10
  41da70:	b.ge	41daa4 <_ZdlPvm@@Base+0x2410>  // b.tcont
  41da74:	ldr	x8, [sp, #80]
  41da78:	ldr	x9, [x8]
  41da7c:	ldursw	x10, [x29, #-56]
  41da80:	mov	x11, #0x8                   	// #8
  41da84:	mul	x10, x11, x10
  41da88:	add	x9, x9, x10
  41da8c:	mov	x10, xzr
  41da90:	str	x10, [x9]
  41da94:	ldur	w8, [x29, #-56]
  41da98:	add	w8, w8, #0x1
  41da9c:	stur	w8, [x29, #-56]
  41daa0:	b	41da60 <_ZdlPvm@@Base+0x23cc>
  41daa4:	ldur	x8, [x29, #-48]
  41daa8:	ldur	w9, [x29, #-52]
  41daac:	mov	w10, w9
  41dab0:	mov	x11, #0x8                   	// #8
  41dab4:	mul	x10, x11, x10
  41dab8:	add	x8, x8, x10
  41dabc:	mov	x10, #0xfffffffffffffff8    	// #-8
  41dac0:	add	x8, x8, x10
  41dac4:	stur	x8, [x29, #-40]
  41dac8:	ldur	x8, [x29, #-40]
  41dacc:	ldur	x9, [x29, #-48]
  41dad0:	cmp	x8, x9
  41dad4:	b.cc	41db18 <_ZdlPvm@@Base+0x2484>  // b.lo, b.ul, b.last
  41dad8:	ldur	x8, [x29, #-40]
  41dadc:	ldr	x1, [x8]
  41dae0:	sub	x8, x29, #0x40
  41dae4:	mov	x0, x8
  41dae8:	mov	w2, #0x1                   	// #1
  41daec:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x196c>
  41daf0:	add	x9, x9, #0x72c
  41daf4:	str	x8, [sp, #16]
  41daf8:	blr	x9
  41dafc:	ldr	x0, [sp, #16]
  41db00:	bl	41de94 <_ZdlPvm@@Base+0x2800>
  41db04:	ldur	x8, [x29, #-40]
  41db08:	mov	x9, #0xfffffffffffffff8    	// #-8
  41db0c:	add	x8, x8, x9
  41db10:	stur	x8, [x29, #-40]
  41db14:	b	41dac8 <_ZdlPvm@@Base+0x2434>
  41db18:	ldur	x8, [x29, #-48]
  41db1c:	str	x8, [sp, #8]
  41db20:	cbz	x8, 41db2c <_ZdlPvm@@Base+0x2498>
  41db24:	ldr	x0, [sp, #8]
  41db28:	bl	401c60 <_ZdaPv@plt>
  41db2c:	ldr	x8, [sp, #80]
  41db30:	ldr	x9, [x8]
  41db34:	ldur	w10, [x29, #-28]
  41db38:	ldr	x11, [sp, #64]
  41db3c:	ldr	w12, [x11]
  41db40:	udiv	w13, w10, w12
  41db44:	mul	w12, w13, w12
  41db48:	subs	w10, w10, w12
  41db4c:	mov	w14, w10
  41db50:	ubfx	x14, x14, #0, #32
  41db54:	mov	x15, #0x8                   	// #8
  41db58:	mul	x14, x15, x14
  41db5c:	add	x9, x9, x14
  41db60:	stur	x9, [x29, #-40]
  41db64:	ldur	x8, [x29, #-40]
  41db68:	ldr	x8, [x8]
  41db6c:	cbz	x8, 41dbc4 <_ZdlPvm@@Base+0x2530>
  41db70:	ldur	x8, [x29, #-40]
  41db74:	ldr	x9, [sp, #80]
  41db78:	ldr	x10, [x9]
  41db7c:	cmp	x8, x10
  41db80:	b.ne	41dbb0 <_ZdlPvm@@Base+0x251c>  // b.any
  41db84:	ldr	x8, [sp, #80]
  41db88:	ldr	x9, [x8]
  41db8c:	ldr	x10, [sp, #64]
  41db90:	ldrsw	x11, [x10]
  41db94:	mov	x12, #0x8                   	// #8
  41db98:	mul	x11, x12, x11
  41db9c:	add	x9, x9, x11
  41dba0:	mov	x11, #0xfffffffffffffff8    	// #-8
  41dba4:	add	x9, x9, x11
  41dba8:	stur	x9, [x29, #-40]
  41dbac:	b	41dbc0 <_ZdlPvm@@Base+0x252c>
  41dbb0:	ldur	x8, [x29, #-40]
  41dbb4:	mov	x9, #0xfffffffffffffff8    	// #-8
  41dbb8:	add	x8, x8, x9
  41dbbc:	stur	x8, [x29, #-40]
  41dbc0:	b	41db64 <_ZdlPvm@@Base+0x24d0>
  41dbc4:	ldr	x8, [sp, #56]
  41dbc8:	ldr	w9, [x8]
  41dbcc:	add	w9, w9, #0x1
  41dbd0:	str	w9, [x8]
  41dbd4:	ldur	w9, [x29, #-20]
  41dbd8:	cmp	w9, #0x1
  41dbdc:	b.ne	41dbf8 <_ZdlPvm@@Base+0x2564>  // b.any
  41dbe0:	ldur	x8, [x29, #-16]
  41dbe4:	ldur	x9, [x29, #-40]
  41dbe8:	str	x8, [x9]
  41dbec:	ldr	x9, [sp, #24]
  41dbf0:	str	x8, [x9]
  41dbf4:	b	41dcb0 <_ZdlPvm@@Base+0x261c>
  41dbf8:	ldur	x0, [x29, #-16]
  41dbfc:	bl	4019e0 <strlen@plt>
  41dc00:	add	x8, x0, #0x1
  41dc04:	stur	w8, [x29, #-68]
  41dc08:	ldr	x9, [sp, #48]
  41dc0c:	ldr	x10, [x9]
  41dc10:	cbz	x10, 41dc28 <_ZdlPvm@@Base+0x2594>
  41dc14:	ldr	x8, [sp, #40]
  41dc18:	ldr	w9, [x8]
  41dc1c:	ldur	w10, [x29, #-68]
  41dc20:	cmp	w9, w10
  41dc24:	b.ge	41dc64 <_ZdlPvm@@Base+0x25d0>  // b.tcont
  41dc28:	ldur	w8, [x29, #-68]
  41dc2c:	cmp	w8, #0x400
  41dc30:	b.le	41dc40 <_ZdlPvm@@Base+0x25ac>
  41dc34:	ldur	w8, [x29, #-68]
  41dc38:	str	w8, [sp, #4]
  41dc3c:	b	41dc48 <_ZdlPvm@@Base+0x25b4>
  41dc40:	mov	w8, #0x400                 	// #1024
  41dc44:	str	w8, [sp, #4]
  41dc48:	ldr	w8, [sp, #4]
  41dc4c:	ldr	x9, [sp, #40]
  41dc50:	str	w8, [x9]
  41dc54:	ldrsw	x0, [x9]
  41dc58:	bl	401980 <_Znam@plt>
  41dc5c:	ldr	x9, [sp, #48]
  41dc60:	str	x0, [x9]
  41dc64:	ldr	x8, [sp, #48]
  41dc68:	ldr	x0, [x8]
  41dc6c:	ldur	x1, [x29, #-16]
  41dc70:	bl	401ad0 <strcpy@plt>
  41dc74:	ldr	x8, [sp, #48]
  41dc78:	ldr	x9, [x8]
  41dc7c:	ldur	x10, [x29, #-40]
  41dc80:	str	x9, [x10]
  41dc84:	ldr	x10, [sp, #24]
  41dc88:	str	x9, [x10]
  41dc8c:	ldursw	x9, [x29, #-68]
  41dc90:	ldr	x11, [x8]
  41dc94:	add	x9, x11, x9
  41dc98:	str	x9, [x8]
  41dc9c:	ldur	w12, [x29, #-68]
  41dca0:	ldr	x9, [sp, #40]
  41dca4:	ldr	w13, [x9]
  41dca8:	subs	w12, w13, w12
  41dcac:	str	w12, [x9]
  41dcb0:	ldp	x29, x30, [sp, #160]
  41dcb4:	add	sp, sp, #0xb0
  41dcb8:	ret
  41dcbc:	sub	sp, sp, #0x10
  41dcc0:	str	x0, [sp, #8]
  41dcc4:	str	wzr, [sp, #4]
  41dcc8:	ldr	x8, [sp, #8]
  41dccc:	ldrb	w9, [x8]
  41dcd0:	cbz	w9, 41dd88 <_ZdlPvm@@Base+0x26f4>
  41dcd4:	ldr	x8, [sp, #8]
  41dcd8:	add	x9, x8, #0x1
  41dcdc:	str	x9, [sp, #8]
  41dce0:	ldrb	w10, [x8]
  41dce4:	str	w10, [sp, #4]
  41dce8:	ldr	x8, [sp, #8]
  41dcec:	ldrb	w10, [x8]
  41dcf0:	cbz	w10, 41dd88 <_ZdlPvm@@Base+0x26f4>
  41dcf4:	ldr	w8, [sp, #4]
  41dcf8:	lsl	w8, w8, #7
  41dcfc:	str	w8, [sp, #4]
  41dd00:	ldr	x9, [sp, #8]
  41dd04:	add	x10, x9, #0x1
  41dd08:	str	x10, [sp, #8]
  41dd0c:	ldrb	w8, [x9]
  41dd10:	ldr	w11, [sp, #4]
  41dd14:	add	w8, w11, w8
  41dd18:	str	w8, [sp, #4]
  41dd1c:	ldr	x8, [sp, #8]
  41dd20:	ldrb	w9, [x8]
  41dd24:	cbz	w9, 41dd88 <_ZdlPvm@@Base+0x26f4>
  41dd28:	ldr	w8, [sp, #4]
  41dd2c:	lsl	w8, w8, #4
  41dd30:	str	w8, [sp, #4]
  41dd34:	ldr	x9, [sp, #8]
  41dd38:	ldrb	w8, [x9]
  41dd3c:	ldr	w10, [sp, #4]
  41dd40:	add	w8, w10, w8
  41dd44:	str	w8, [sp, #4]
  41dd48:	ldr	w8, [sp, #4]
  41dd4c:	and	w8, w8, #0xf0000000
  41dd50:	str	w8, [sp]
  41dd54:	cbnz	w8, 41dd78 <_ZdlPvm@@Base+0x26e4>
  41dd58:	ldr	w8, [sp]
  41dd5c:	ldr	w9, [sp, #4]
  41dd60:	eor	w8, w9, w8, lsr #24
  41dd64:	str	w8, [sp, #4]
  41dd68:	ldr	w8, [sp]
  41dd6c:	ldr	w9, [sp, #4]
  41dd70:	eor	w8, w9, w8
  41dd74:	str	w8, [sp, #4]
  41dd78:	ldr	x8, [sp, #8]
  41dd7c:	add	x8, x8, #0x1
  41dd80:	str	x8, [sp, #8]
  41dd84:	b	41dd1c <_ZdlPvm@@Base+0x2688>
  41dd88:	ldr	w0, [sp, #4]
  41dd8c:	add	sp, sp, #0x10
  41dd90:	ret
  41dd94:	sub	sp, sp, #0x90
  41dd98:	stp	x29, x30, [sp, #128]
  41dd9c:	add	x29, sp, #0x80
  41dda0:	mov	w8, wzr
  41dda4:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x196c>
  41dda8:	add	x9, x9, #0x72c
  41ddac:	sub	x10, x29, #0x8
  41ddb0:	sub	x11, x29, #0x10
  41ddb4:	sub	x12, x29, #0x18
  41ddb8:	stur	x0, [x29, #-16]
  41ddbc:	stur	x1, [x29, #-24]
  41ddc0:	mov	x0, x11
  41ddc4:	stur	w8, [x29, #-36]
  41ddc8:	stur	x9, [x29, #-48]
  41ddcc:	stur	x10, [x29, #-56]
  41ddd0:	str	x11, [sp, #64]
  41ddd4:	str	x12, [sp, #56]
  41ddd8:	bl	41dea4 <_ZdlPvm@@Base+0x2810>
  41dddc:	bl	4019e0 <strlen@plt>
  41dde0:	ldr	x9, [sp, #56]
  41dde4:	str	x0, [sp, #48]
  41dde8:	mov	x0, x9
  41ddec:	bl	41dea4 <_ZdlPvm@@Base+0x2810>
  41ddf0:	bl	4019e0 <strlen@plt>
  41ddf4:	ldr	x9, [sp, #48]
  41ddf8:	add	x10, x9, x0
  41ddfc:	add	x0, x10, #0x1
  41de00:	bl	401980 <_Znam@plt>
  41de04:	stur	x0, [x29, #-32]
  41de08:	ldur	x0, [x29, #-32]
  41de0c:	ldr	x9, [sp, #64]
  41de10:	str	x0, [sp, #40]
  41de14:	mov	x0, x9
  41de18:	bl	41dea4 <_ZdlPvm@@Base+0x2810>
  41de1c:	ldr	x9, [sp, #40]
  41de20:	str	x0, [sp, #32]
  41de24:	mov	x0, x9
  41de28:	ldr	x1, [sp, #32]
  41de2c:	bl	401ad0 <strcpy@plt>
  41de30:	ldur	x9, [x29, #-32]
  41de34:	ldr	x10, [sp, #56]
  41de38:	mov	x0, x10
  41de3c:	str	x9, [sp, #24]
  41de40:	bl	41dea4 <_ZdlPvm@@Base+0x2810>
  41de44:	ldr	x9, [sp, #24]
  41de48:	str	x0, [sp, #16]
  41de4c:	mov	x0, x9
  41de50:	ldr	x1, [sp, #16]
  41de54:	bl	401de0 <strcat@plt>
  41de58:	ldur	x1, [x29, #-32]
  41de5c:	ldur	x9, [x29, #-56]
  41de60:	mov	x0, x9
  41de64:	ldur	w2, [x29, #-36]
  41de68:	ldur	x10, [x29, #-48]
  41de6c:	blr	x10
  41de70:	ldur	x9, [x29, #-32]
  41de74:	str	x9, [sp, #8]
  41de78:	cbz	x9, 41de84 <_ZdlPvm@@Base+0x27f0>
  41de7c:	ldr	x0, [sp, #8]
  41de80:	bl	401c60 <_ZdaPv@plt>
  41de84:	ldur	x0, [x29, #-8]
  41de88:	ldp	x29, x30, [sp, #128]
  41de8c:	add	sp, sp, #0x90
  41de90:	ret
  41de94:	sub	sp, sp, #0x10
  41de98:	str	x0, [sp, #8]
  41de9c:	add	sp, sp, #0x10
  41dea0:	ret
  41dea4:	sub	sp, sp, #0x10
  41dea8:	str	x0, [sp, #8]
  41deac:	ldr	x8, [sp, #8]
  41deb0:	ldr	x0, [x8]
  41deb4:	add	sp, sp, #0x10
  41deb8:	ret
  41debc:	sub	sp, sp, #0x60
  41dec0:	stp	x29, x30, [sp, #80]
  41dec4:	add	x29, sp, #0x50
  41dec8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x596c>
  41decc:	add	x8, x8, #0xf08
  41ded0:	adrp	x9, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41ded4:	add	x9, x9, #0x5b0
  41ded8:	stur	x0, [x29, #-8]
  41dedc:	mov	x0, x8
  41dee0:	str	x9, [sp, #16]
  41dee4:	bl	401d20 <getenv@plt>
  41dee8:	stur	x0, [x29, #-16]
  41deec:	cbnz	x0, 41df10 <_ZdlPvm@@Base+0x287c>
  41def0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41def4:	add	x0, x0, #0xf0e
  41def8:	bl	401d20 <getenv@plt>
  41defc:	stur	x0, [x29, #-16]
  41df00:	cbnz	x0, 41df10 <_ZdlPvm@@Base+0x287c>
  41df04:	adrp	x8, 421000 <_ZdlPvm@@Base+0x596c>
  41df08:	add	x8, x8, #0xf15
  41df0c:	stur	x8, [x29, #-16]
  41df10:	ldur	x0, [x29, #-16]
  41df14:	bl	4019e0 <strlen@plt>
  41df18:	stur	x0, [x29, #-24]
  41df1c:	ldur	x8, [x29, #-16]
  41df20:	ldur	x9, [x29, #-24]
  41df24:	add	x8, x8, x9
  41df28:	mov	x9, #0xffffffffffffffff    	// #-1
  41df2c:	add	x8, x8, x9
  41df30:	stur	x8, [x29, #-32]
  41df34:	ldur	x8, [x29, #-32]
  41df38:	ldrb	w1, [x8]
  41df3c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41df40:	add	x0, x0, #0x920
  41df44:	bl	401a90 <strchr@plt>
  41df48:	mov	w10, wzr
  41df4c:	mov	w11, #0x1                   	// #1
  41df50:	cmp	x0, #0x0
  41df54:	csel	w10, w11, w10, eq  // eq = none
  41df58:	stur	w10, [x29, #-36]
  41df5c:	ldur	x8, [x29, #-24]
  41df60:	ldursw	x9, [x29, #-36]
  41df64:	add	x8, x8, x9
  41df68:	add	x0, x8, #0x1
  41df6c:	bl	401980 <_Znam@plt>
  41df70:	str	x0, [sp, #32]
  41df74:	ldr	x0, [sp, #32]
  41df78:	ldur	x1, [x29, #-16]
  41df7c:	bl	401ad0 <strcpy@plt>
  41df80:	ldur	w10, [x29, #-36]
  41df84:	cbz	w10, 41df98 <_ZdlPvm@@Base+0x2904>
  41df88:	ldr	x0, [sp, #32]
  41df8c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  41df90:	add	x1, x1, #0x920
  41df94:	bl	401de0 <strcat@plt>
  41df98:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x296c>
  41df9c:	add	x8, x8, #0xd7b
  41dfa0:	str	x8, [sp, #24]
  41dfa4:	ldr	x0, [sp, #32]
  41dfa8:	bl	41e660 <_ZdlPvm@@Base+0x2fcc>
  41dfac:	cmp	x0, #0xe
  41dfb0:	b.hi	41dfd0 <_ZdlPvm@@Base+0x293c>  // b.pmore
  41dfb4:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x396c>
  41dfb8:	add	x8, x8, #0xa1f
  41dfbc:	str	x8, [sp, #24]
  41dfc0:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41dfc4:	add	x8, x8, #0x5c0
  41dfc8:	mov	w9, #0x1                   	// #1
  41dfcc:	str	w9, [x8]
  41dfd0:	ldur	x8, [x29, #-24]
  41dfd4:	ldursw	x9, [x29, #-36]
  41dfd8:	add	x8, x8, x9
  41dfdc:	ldr	x0, [sp, #24]
  41dfe0:	str	x8, [sp, #8]
  41dfe4:	bl	4019e0 <strlen@plt>
  41dfe8:	ldr	x8, [sp, #8]
  41dfec:	add	x9, x8, x0
  41dff0:	adrp	x10, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41dff4:	add	x10, x10, #0x5b8
  41dff8:	str	x9, [x10]
  41dffc:	ldr	x9, [x10]
  41e000:	add	x0, x9, #0x1
  41e004:	bl	401980 <_Znam@plt>
  41e008:	ldr	x8, [sp, #16]
  41e00c:	str	x0, [x8]
  41e010:	ldr	x0, [x8]
  41e014:	ldr	x1, [sp, #32]
  41e018:	bl	401ad0 <strcpy@plt>
  41e01c:	ldr	x8, [sp, #16]
  41e020:	ldr	x9, [x8]
  41e024:	ldr	x1, [sp, #24]
  41e028:	mov	x0, x9
  41e02c:	bl	401de0 <strcat@plt>
  41e030:	ldr	x8, [sp, #32]
  41e034:	str	x8, [sp]
  41e038:	cbz	x8, 41e044 <_ZdlPvm@@Base+0x29b0>
  41e03c:	ldr	x0, [sp]
  41e040:	bl	401c60 <_ZdaPv@plt>
  41e044:	ldp	x29, x30, [sp, #80]
  41e048:	add	sp, sp, #0x60
  41e04c:	ret
  41e050:	sub	sp, sp, #0x20
  41e054:	stp	x29, x30, [sp, #16]
  41e058:	add	x29, sp, #0x10
  41e05c:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41e060:	add	x8, x8, #0x5b0
  41e064:	str	x0, [sp, #8]
  41e068:	ldr	x8, [x8]
  41e06c:	str	x8, [sp]
  41e070:	cbz	x8, 41e07c <_ZdlPvm@@Base+0x29e8>
  41e074:	ldr	x0, [sp]
  41e078:	bl	401c60 <_ZdaPv@plt>
  41e07c:	ldp	x29, x30, [sp, #16]
  41e080:	add	sp, sp, #0x20
  41e084:	ret
  41e088:	sub	sp, sp, #0x40
  41e08c:	stp	x29, x30, [sp, #48]
  41e090:	add	x29, sp, #0x30
  41e094:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41e098:	add	x8, x8, #0x5c0
  41e09c:	stur	x0, [x29, #-8]
  41e0a0:	stur	x1, [x29, #-16]
  41e0a4:	ldr	w9, [x8]
  41e0a8:	cbz	w9, 41e0b8 <_ZdlPvm@@Base+0x2a24>
  41e0ac:	ldur	x8, [x29, #-16]
  41e0b0:	str	x8, [sp]
  41e0b4:	b	41e0c0 <_ZdlPvm@@Base+0x2a2c>
  41e0b8:	ldur	x8, [x29, #-8]
  41e0bc:	str	x8, [sp]
  41e0c0:	ldr	x8, [sp]
  41e0c4:	str	x8, [sp, #24]
  41e0c8:	str	wzr, [sp, #20]
  41e0cc:	ldr	x8, [sp, #24]
  41e0d0:	cbz	x8, 41e0e0 <_ZdlPvm@@Base+0x2a4c>
  41e0d4:	ldr	x0, [sp, #24]
  41e0d8:	bl	4019e0 <strlen@plt>
  41e0dc:	str	w0, [sp, #20]
  41e0e0:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41e0e4:	add	x8, x8, #0x5b8
  41e0e8:	ldr	x8, [x8]
  41e0ec:	ldrsw	x9, [sp, #20]
  41e0f0:	add	x8, x8, x9
  41e0f4:	add	x8, x8, #0x6
  41e0f8:	add	x0, x8, #0x1
  41e0fc:	bl	401980 <_Znam@plt>
  41e100:	str	x0, [sp, #8]
  41e104:	ldr	x0, [sp, #8]
  41e108:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41e10c:	add	x8, x8, #0x5b0
  41e110:	ldr	x1, [x8]
  41e114:	bl	401ad0 <strcpy@plt>
  41e118:	ldr	w10, [sp, #20]
  41e11c:	cmp	w10, #0x0
  41e120:	cset	w10, le
  41e124:	tbnz	w10, #0, 41e134 <_ZdlPvm@@Base+0x2aa0>
  41e128:	ldr	x0, [sp, #8]
  41e12c:	ldr	x1, [sp, #24]
  41e130:	bl	401de0 <strcat@plt>
  41e134:	ldr	x0, [sp, #8]
  41e138:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  41e13c:	add	x1, x1, #0xf1a
  41e140:	bl	401de0 <strcat@plt>
  41e144:	ldr	x8, [sp, #8]
  41e148:	mov	x0, x8
  41e14c:	ldp	x29, x30, [sp, #48]
  41e150:	add	sp, sp, #0x40
  41e154:	ret
  41e158:	sub	sp, sp, #0x60
  41e15c:	stp	x29, x30, [sp, #80]
  41e160:	add	x29, sp, #0x50
  41e164:	adrp	x8, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41e168:	add	x8, x8, #0x5c8
  41e16c:	stur	x0, [x29, #-8]
  41e170:	ldr	x8, [x8]
  41e174:	stur	x8, [x29, #-16]
  41e178:	ldur	x8, [x29, #-16]
  41e17c:	cbz	x8, 41e234 <_ZdlPvm@@Base+0x2ba0>
  41e180:	ldur	x8, [x29, #-16]
  41e184:	ldr	x0, [x8]
  41e188:	bl	401b10 <unlink@plt>
  41e18c:	cmp	w0, #0x0
  41e190:	cset	w9, ge  // ge = tcont
  41e194:	tbnz	w9, #0, 41e1f0 <_ZdlPvm@@Base+0x2b5c>
  41e198:	ldur	x8, [x29, #-16]
  41e19c:	ldr	x1, [x8]
  41e1a0:	sub	x0, x29, #0x20
  41e1a4:	bl	412278 <sqrt@plt+0x10468>
  41e1a8:	b	41e1ac <_ZdlPvm@@Base+0x2b18>
  41e1ac:	bl	401c70 <__errno_location@plt>
  41e1b0:	ldr	w0, [x0]
  41e1b4:	bl	401ac0 <strerror@plt>
  41e1b8:	add	x8, sp, #0x20
  41e1bc:	str	x0, [sp, #16]
  41e1c0:	mov	x0, x8
  41e1c4:	ldr	x1, [sp, #16]
  41e1c8:	bl	412278 <sqrt@plt+0x10468>
  41e1cc:	b	41e1d0 <_ZdlPvm@@Base+0x2b3c>
  41e1d0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41e1d4:	add	x0, x0, #0xf21
  41e1d8:	sub	x1, x29, #0x20
  41e1dc:	add	x2, sp, #0x20
  41e1e0:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41e1e4:	add	x3, x3, #0x30
  41e1e8:	bl	412650 <sqrt@plt+0x10840>
  41e1ec:	b	41e1f0 <_ZdlPvm@@Base+0x2b5c>
  41e1f0:	ldur	x8, [x29, #-16]
  41e1f4:	str	x8, [sp, #24]
  41e1f8:	ldur	x8, [x29, #-16]
  41e1fc:	ldr	x8, [x8, #8]
  41e200:	stur	x8, [x29, #-16]
  41e204:	ldr	x8, [sp, #24]
  41e208:	ldr	x8, [x8]
  41e20c:	str	x8, [sp, #8]
  41e210:	cbz	x8, 41e21c <_ZdlPvm@@Base+0x2b88>
  41e214:	ldr	x0, [sp, #8]
  41e218:	bl	401c60 <_ZdaPv@plt>
  41e21c:	ldr	x8, [sp, #24]
  41e220:	str	x8, [sp]
  41e224:	cbz	x8, 41e230 <_ZdlPvm@@Base+0x2b9c>
  41e228:	ldr	x0, [sp]
  41e22c:	bl	41b668 <_ZdlPv@@Base>
  41e230:	b	41e178 <_ZdlPvm@@Base+0x2ae4>
  41e234:	ldp	x29, x30, [sp, #80]
  41e238:	add	sp, sp, #0x60
  41e23c:	ret
  41e240:	bl	408b98 <sqrt@plt+0x6d88>
  41e244:	sub	sp, sp, #0xa0
  41e248:	stp	x29, x30, [sp, #144]
  41e24c:	add	x29, sp, #0x90
  41e250:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2cd0>
  41e254:	add	x8, x8, #0x30
  41e258:	stur	x0, [x29, #-8]
  41e25c:	stur	x1, [x29, #-16]
  41e260:	stur	x2, [x29, #-24]
  41e264:	stur	w3, [x29, #-28]
  41e268:	ldur	x0, [x29, #-16]
  41e26c:	ldur	x1, [x29, #-24]
  41e270:	str	x8, [sp, #48]
  41e274:	bl	41e088 <_ZdlPvm@@Base+0x29f4>
  41e278:	stur	x0, [x29, #-40]
  41e27c:	bl	401c70 <__errno_location@plt>
  41e280:	str	wzr, [x0]
  41e284:	ldur	x0, [x29, #-40]
  41e288:	bl	401b70 <mkstemp@plt>
  41e28c:	stur	w0, [x29, #-44]
  41e290:	ldur	w9, [x29, #-44]
  41e294:	cmp	w9, #0x0
  41e298:	cset	w9, ge  // ge = tcont
  41e29c:	tbnz	w9, #0, 41e2dc <_ZdlPvm@@Base+0x2c48>
  41e2a0:	bl	401c70 <__errno_location@plt>
  41e2a4:	ldr	w0, [x0]
  41e2a8:	bl	401ac0 <strerror@plt>
  41e2ac:	sub	x8, x29, #0x40
  41e2b0:	str	x0, [sp, #40]
  41e2b4:	mov	x0, x8
  41e2b8:	ldr	x1, [sp, #40]
  41e2bc:	str	x8, [sp, #32]
  41e2c0:	bl	412278 <sqrt@plt+0x10468>
  41e2c4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41e2c8:	add	x0, x0, #0xf38
  41e2cc:	ldr	x1, [sp, #32]
  41e2d0:	ldr	x2, [sp, #48]
  41e2d4:	ldr	x3, [sp, #48]
  41e2d8:	bl	412740 <sqrt@plt+0x10930>
  41e2dc:	bl	401c70 <__errno_location@plt>
  41e2e0:	str	wzr, [x0]
  41e2e4:	ldur	w0, [x29, #-44]
  41e2e8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x596c>
  41e2ec:	add	x1, x1, #0xf59
  41e2f0:	bl	401d90 <fdopen@plt>
  41e2f4:	str	x0, [sp, #72]
  41e2f8:	ldr	x8, [sp, #72]
  41e2fc:	cbnz	x8, 41e33c <_ZdlPvm@@Base+0x2ca8>
  41e300:	bl	401c70 <__errno_location@plt>
  41e304:	ldr	w0, [x0]
  41e308:	bl	401ac0 <strerror@plt>
  41e30c:	add	x8, sp, #0x38
  41e310:	str	x0, [sp, #24]
  41e314:	mov	x0, x8
  41e318:	ldr	x1, [sp, #24]
  41e31c:	str	x8, [sp, #16]
  41e320:	bl	412278 <sqrt@plt+0x10468>
  41e324:	adrp	x0, 421000 <_ZdlPvm@@Base+0x596c>
  41e328:	add	x0, x0, #0xf5c
  41e32c:	ldr	x1, [sp, #16]
  41e330:	ldr	x2, [sp, #48]
  41e334:	ldr	x3, [sp, #48]
  41e338:	bl	412740 <sqrt@plt+0x10930>
  41e33c:	ldur	w8, [x29, #-28]
  41e340:	cbz	w8, 41e34c <_ZdlPvm@@Base+0x2cb8>
  41e344:	ldur	x0, [x29, #-40]
  41e348:	bl	41e388 <_ZdlPvm@@Base+0x2cf4>
  41e34c:	ldur	x8, [x29, #-8]
  41e350:	cbz	x8, 41e364 <_ZdlPvm@@Base+0x2cd0>
  41e354:	ldur	x8, [x29, #-40]
  41e358:	ldur	x9, [x29, #-8]
  41e35c:	str	x8, [x9]
  41e360:	b	41e378 <_ZdlPvm@@Base+0x2ce4>
  41e364:	ldur	x8, [x29, #-40]
  41e368:	str	x8, [sp, #8]
  41e36c:	cbz	x8, 41e378 <_ZdlPvm@@Base+0x2ce4>
  41e370:	ldr	x0, [sp, #8]
  41e374:	bl	401c60 <_ZdaPv@plt>
  41e378:	ldr	x0, [sp, #72]
  41e37c:	ldp	x29, x30, [sp, #144]
  41e380:	add	sp, sp, #0xa0
  41e384:	ret
  41e388:	sub	sp, sp, #0x50
  41e38c:	stp	x29, x30, [sp, #64]
  41e390:	add	x29, sp, #0x40
  41e394:	mov	x8, #0x10                  	// #16
  41e398:	stur	x0, [x29, #-8]
  41e39c:	ldur	x0, [x29, #-8]
  41e3a0:	str	x8, [sp, #16]
  41e3a4:	bl	4019e0 <strlen@plt>
  41e3a8:	add	x0, x0, #0x1
  41e3ac:	bl	401980 <_Znam@plt>
  41e3b0:	stur	x0, [x29, #-16]
  41e3b4:	ldur	x0, [x29, #-16]
  41e3b8:	ldur	x1, [x29, #-8]
  41e3bc:	bl	401ad0 <strcpy@plt>
  41e3c0:	ldr	x8, [sp, #16]
  41e3c4:	mov	x0, x8
  41e3c8:	bl	41b590 <_Znwm@@Base>
  41e3cc:	ldur	x1, [x29, #-16]
  41e3d0:	str	x0, [sp, #8]
  41e3d4:	bl	41e424 <_ZdlPvm@@Base+0x2d90>
  41e3d8:	b	41e3dc <_ZdlPvm@@Base+0x2d48>
  41e3dc:	ldr	x8, [sp, #8]
  41e3e0:	stur	x8, [x29, #-24]
  41e3e4:	adrp	x9, 43c000 <stderr@@GLIBC_2.17+0x3cd0>
  41e3e8:	add	x9, x9, #0x5c8
  41e3ec:	ldr	x10, [x9]
  41e3f0:	ldur	x11, [x29, #-24]
  41e3f4:	str	x10, [x11, #8]
  41e3f8:	ldur	x10, [x29, #-24]
  41e3fc:	str	x10, [x9]
  41e400:	ldp	x29, x30, [sp, #64]
  41e404:	add	sp, sp, #0x50
  41e408:	ret
  41e40c:	str	x0, [sp, #32]
  41e410:	str	w1, [sp, #28]
  41e414:	ldr	x0, [sp, #8]
  41e418:	bl	41b668 <_ZdlPv@@Base>
  41e41c:	ldr	x0, [sp, #32]
  41e420:	bl	401d70 <_Unwind_Resume@plt>
  41e424:	sub	sp, sp, #0x10
  41e428:	mov	x8, xzr
  41e42c:	str	x0, [sp, #8]
  41e430:	str	x1, [sp]
  41e434:	ldr	x9, [sp, #8]
  41e438:	ldr	x10, [sp]
  41e43c:	str	x10, [x9]
  41e440:	str	x8, [x9, #8]
  41e444:	add	sp, sp, #0x10
  41e448:	ret
  41e44c:	sub	sp, sp, #0x40
  41e450:	stp	x29, x30, [sp, #48]
  41e454:	add	x29, sp, #0x30
  41e458:	stur	x0, [x29, #-16]
  41e45c:	ldur	x8, [x29, #-16]
  41e460:	ldrb	w9, [x8]
  41e464:	cmp	w9, #0x75
  41e468:	b.eq	41e478 <_ZdlPvm@@Base+0x2de4>  // b.none
  41e46c:	mov	x8, xzr
  41e470:	stur	x8, [x29, #-8]
  41e474:	b	41e650 <_ZdlPvm@@Base+0x2fbc>
  41e478:	ldur	x8, [x29, #-16]
  41e47c:	add	x8, x8, #0x1
  41e480:	stur	x8, [x29, #-16]
  41e484:	str	x8, [sp, #24]
  41e488:	str	wzr, [sp, #20]
  41e48c:	ldr	x8, [sp, #24]
  41e490:	str	x8, [sp, #8]
  41e494:	ldr	x8, [sp, #24]
  41e498:	ldrb	w1, [x8]
  41e49c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  41e4a0:	add	x0, x0, #0x929
  41e4a4:	bl	408ab8 <sqrt@plt+0x6ca8>
  41e4a8:	cbnz	w0, 41e4b8 <_ZdlPvm@@Base+0x2e24>
  41e4ac:	mov	x8, xzr
  41e4b0:	stur	x8, [x29, #-8]
  41e4b4:	b	41e650 <_ZdlPvm@@Base+0x2fbc>
  41e4b8:	ldr	x8, [sp, #24]
  41e4bc:	ldrb	w1, [x8]
  41e4c0:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  41e4c4:	add	x0, x0, #0x829
  41e4c8:	bl	408ab8 <sqrt@plt+0x6ca8>
  41e4cc:	cbz	w0, 41e4f4 <_ZdlPvm@@Base+0x2e60>
  41e4d0:	ldr	w8, [sp, #20]
  41e4d4:	mov	w9, #0x10                  	// #16
  41e4d8:	mul	w8, w8, w9
  41e4dc:	ldr	x10, [sp, #24]
  41e4e0:	ldrb	w9, [x10]
  41e4e4:	subs	w9, w9, #0x30
  41e4e8:	add	w8, w8, w9
  41e4ec:	str	w8, [sp, #20]
  41e4f0:	b	41e540 <_ZdlPvm@@Base+0x2eac>
  41e4f4:	ldr	x8, [sp, #24]
  41e4f8:	ldrb	w1, [x8]
  41e4fc:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1cd0>
  41e500:	add	x0, x0, #0x629
  41e504:	bl	408ab8 <sqrt@plt+0x6ca8>
  41e508:	cbz	w0, 41e534 <_ZdlPvm@@Base+0x2ea0>
  41e50c:	ldr	w8, [sp, #20]
  41e510:	mov	w9, #0x10                  	// #16
  41e514:	mul	w8, w8, w9
  41e518:	ldr	x10, [sp, #24]
  41e51c:	ldrb	w9, [x10]
  41e520:	subs	w9, w9, #0x41
  41e524:	add	w9, w9, #0xa
  41e528:	add	w8, w8, w9
  41e52c:	str	w8, [sp, #20]
  41e530:	b	41e540 <_ZdlPvm@@Base+0x2eac>
  41e534:	mov	x8, xzr
  41e538:	stur	x8, [x29, #-8]
  41e53c:	b	41e650 <_ZdlPvm@@Base+0x2fbc>
  41e540:	ldr	w8, [sp, #20]
  41e544:	mov	w9, #0x10ffff              	// #1114111
  41e548:	cmp	w8, w9
  41e54c:	b.le	41e55c <_ZdlPvm@@Base+0x2ec8>
  41e550:	mov	x8, xzr
  41e554:	stur	x8, [x29, #-8]
  41e558:	b	41e650 <_ZdlPvm@@Base+0x2fbc>
  41e55c:	ldr	x8, [sp, #24]
  41e560:	add	x8, x8, #0x1
  41e564:	str	x8, [sp, #24]
  41e568:	ldr	x8, [sp, #24]
  41e56c:	ldrb	w9, [x8]
  41e570:	cbz	w9, 41e584 <_ZdlPvm@@Base+0x2ef0>
  41e574:	ldr	x8, [sp, #24]
  41e578:	ldrb	w9, [x8]
  41e57c:	cmp	w9, #0x5f
  41e580:	b.ne	41e588 <_ZdlPvm@@Base+0x2ef4>  // b.any
  41e584:	b	41e58c <_ZdlPvm@@Base+0x2ef8>
  41e588:	b	41e494 <_ZdlPvm@@Base+0x2e00>
  41e58c:	ldr	w8, [sp, #20]
  41e590:	mov	w9, #0xd800                	// #55296
  41e594:	cmp	w8, w9
  41e598:	b.lt	41e5ac <_ZdlPvm@@Base+0x2f18>  // b.tstop
  41e59c:	ldr	w8, [sp, #20]
  41e5a0:	mov	w9, #0xdbff                	// #56319
  41e5a4:	cmp	w8, w9
  41e5a8:	b.le	41e5cc <_ZdlPvm@@Base+0x2f38>
  41e5ac:	ldr	w8, [sp, #20]
  41e5b0:	mov	w9, #0xdc00                	// #56320
  41e5b4:	cmp	w8, w9
  41e5b8:	b.lt	41e5d8 <_ZdlPvm@@Base+0x2f44>  // b.tstop
  41e5bc:	ldr	w8, [sp, #20]
  41e5c0:	mov	w9, #0xdfff                	// #57343
  41e5c4:	cmp	w8, w9
  41e5c8:	b.gt	41e5d8 <_ZdlPvm@@Base+0x2f44>
  41e5cc:	mov	x8, xzr
  41e5d0:	stur	x8, [x29, #-8]
  41e5d4:	b	41e650 <_ZdlPvm@@Base+0x2fbc>
  41e5d8:	ldr	w8, [sp, #20]
  41e5dc:	mov	w9, #0xffff                	// #65535
  41e5e0:	cmp	w8, w9
  41e5e4:	b.le	41e608 <_ZdlPvm@@Base+0x2f74>
  41e5e8:	ldr	x8, [sp, #8]
  41e5ec:	ldrb	w9, [x8]
  41e5f0:	cmp	w9, #0x30
  41e5f4:	b.ne	41e604 <_ZdlPvm@@Base+0x2f70>  // b.any
  41e5f8:	mov	x8, xzr
  41e5fc:	stur	x8, [x29, #-8]
  41e600:	b	41e650 <_ZdlPvm@@Base+0x2fbc>
  41e604:	b	41e628 <_ZdlPvm@@Base+0x2f94>
  41e608:	ldr	x8, [sp, #24]
  41e60c:	ldr	x9, [sp, #8]
  41e610:	subs	x8, x8, x9
  41e614:	cmp	x8, #0x4
  41e618:	b.eq	41e628 <_ZdlPvm@@Base+0x2f94>  // b.none
  41e61c:	mov	x8, xzr
  41e620:	stur	x8, [x29, #-8]
  41e624:	b	41e650 <_ZdlPvm@@Base+0x2fbc>
  41e628:	ldr	x8, [sp, #24]
  41e62c:	ldrb	w9, [x8]
  41e630:	cbnz	w9, 41e638 <_ZdlPvm@@Base+0x2fa4>
  41e634:	b	41e648 <_ZdlPvm@@Base+0x2fb4>
  41e638:	ldr	x8, [sp, #24]
  41e63c:	add	x8, x8, #0x1
  41e640:	str	x8, [sp, #24]
  41e644:	b	41e488 <_ZdlPvm@@Base+0x2df4>
  41e648:	ldur	x8, [x29, #-16]
  41e64c:	stur	x8, [x29, #-8]
  41e650:	ldur	x0, [x29, #-8]
  41e654:	ldp	x29, x30, [sp, #48]
  41e658:	add	sp, sp, #0x40
  41e65c:	ret
  41e660:	sub	sp, sp, #0x20
  41e664:	stp	x29, x30, [sp, #16]
  41e668:	add	x29, sp, #0x10
  41e66c:	mov	w1, #0x3                   	// #3
  41e670:	str	x0, [sp, #8]
  41e674:	ldr	x0, [sp, #8]
  41e678:	bl	401c30 <pathconf@plt>
  41e67c:	ldp	x29, x30, [sp, #16]
  41e680:	add	sp, sp, #0x20
  41e684:	ret
  41e688:	stp	x29, x30, [sp, #-64]!
  41e68c:	mov	x29, sp
  41e690:	stp	x19, x20, [sp, #16]
  41e694:	adrp	x20, 435000 <_ZdlPvm@@Base+0x1996c>
  41e698:	add	x20, x20, #0xd10
  41e69c:	stp	x21, x22, [sp, #32]
  41e6a0:	adrp	x21, 435000 <_ZdlPvm@@Base+0x1996c>
  41e6a4:	add	x21, x21, #0xca0
  41e6a8:	sub	x20, x20, x21
  41e6ac:	mov	w22, w0
  41e6b0:	stp	x23, x24, [sp, #48]
  41e6b4:	mov	x23, x1
  41e6b8:	mov	x24, x2
  41e6bc:	bl	401940 <_Znam@plt-0x40>
  41e6c0:	cmp	xzr, x20, asr #3
  41e6c4:	b.eq	41e6f0 <_ZdlPvm@@Base+0x305c>  // b.none
  41e6c8:	asr	x20, x20, #3
  41e6cc:	mov	x19, #0x0                   	// #0
  41e6d0:	ldr	x3, [x21, x19, lsl #3]
  41e6d4:	mov	x2, x24
  41e6d8:	add	x19, x19, #0x1
  41e6dc:	mov	x1, x23
  41e6e0:	mov	w0, w22
  41e6e4:	blr	x3
  41e6e8:	cmp	x20, x19
  41e6ec:	b.ne	41e6d0 <_ZdlPvm@@Base+0x303c>  // b.any
  41e6f0:	ldp	x19, x20, [sp, #16]
  41e6f4:	ldp	x21, x22, [sp, #32]
  41e6f8:	ldp	x23, x24, [sp, #48]
  41e6fc:	ldp	x29, x30, [sp], #64
  41e700:	ret
  41e704:	nop
  41e708:	ret

Disassembly of section .fini:

000000000041e70c <.fini>:
  41e70c:	stp	x29, x30, [sp, #-16]!
  41e710:	mov	x29, sp
  41e714:	ldp	x29, x30, [sp], #16
  41e718:	ret
