;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 130, 9
	ADD -203, <-130
	SPL 0, <-22
	SUB @-127, 100
	SUB -1, <-20
	MOV #73, @200
	SUB #72, @200
	SLT 0, 0
	JMN 0, 1
	JMN 0, 1
	SUB #72, @200
	JMN 2, 6
	SPL 0, <-22
	JMN 2, 6
	ADD 210, 63
	ADD 210, 63
	ADD 210, 63
	ADD 210, 63
	CMP -207, <-120
	ADD 210, 60
	SUB @-127, 100
	SLT -130, 9
	SUB @-0, 32
	SUB @121, 106
	MOV #73, @200
	SLT -39, 907
	ADD @130, 9
	SLT -0, 900
	SLT -0, 900
	CMP -207, <-120
	SLT -0, 900
	SUB #72, @200
	ADD 210, 60
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	SUB 300, 90
	SPL 0, <-22
	MOV -1, <-20
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-22
	ADD #270, <1
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, @10
	ADD -203, <-130
	SPL 0, <-22
