<<<<<<< HEAD
module top_module (
    input clk,
    input d, 
    input ar,   // asynchronous reset
    output reg q);

    always @(posedge clk or posedge ar) begin
        if(ar) begin
            q<=0;
        end
        else  q<=d;
    end
endmodule
=======
module top_module (
    input clk,
    input d, 
    input ar,   // asynchronous reset
    output reg q);

    always @(posedge clk or posedge ar) begin
        if(ar) begin
            q<=0;
        end
        else  q<=d;
    end
endmodule
>>>>>>> d96ee98fb7d32fd804ae8ec4881a76e286ef3d75
