and r0, r0, #31 
mvn r1, r0 
lsl r0, r0, #31 
and r1, r1, r0, lsl #31 
