// Seed: 1515794225
module module_0 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    input wire id_3,
    input tri id_4,
    output tri0 id_5,
    input supply0 id_6,
    output tri id_7,
    output uwire id_8,
    output tri1 id_9,
    input wand id_10,
    output uwire id_11,
    output tri0 id_12,
    input wor id_13
);
  logic id_15;
  ;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1,
    output tri0  id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  uwire id_5
);
  logic id_7;
  wor [1 'b0 : -1 'b0] id_8;
  assign id_8 = (id_3 - 1);
  assign id_0 = -1'b0;
  always #(id_7) begin : LABEL_0
    id_1 <= -1;
  end
  wire id_9;
  final $clog2(29);
  ;
  wire id_10;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_5,
      id_5,
      id_0,
      id_3,
      id_4,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire [1 : 1] id_11;
  logic [-1 'b0 : -1] id_12 = id_11;
endmodule
