

================================================================
== Vivado HLS Report for 'lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Fri Jun 18 14:14:39 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.074 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    5|    5| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                   |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                              Instance                             |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58         |sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84         |tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-------------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     12|        -|        -|     -|
|Expression           |        -|      -|        0|      390|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        8|     75|        4|     3618|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      147|     -|
|Register             |        -|      -|      690|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|     87|      694|     4155|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      2|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------+---------+-------+---+------+-----+
    |                              Instance                             |                       Module                      | BRAM_18K| DSP48E| FF|  LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------+---------+-------+---+------+-----+
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0    |        0|     61|  0|  1163|    0|
    |call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        0|     14|  0|   383|    0|
    |grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58         |sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s   |        6|      0|  2|  1530|    0|
    |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84         |tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s   |        2|      0|  2|   542|    0|
    +-------------------------------------------------------------------+---------------------------------------------------+---------+-------+---+------+-----+
    |Total                                                              |                                                   |        8|     75|  4|  3618|    0|
    +-------------------------------------------------------------------+---------------------------------------------------+---------+-------+---+------+-----+

    * DSP48E: 
    +---------------------------------------------+-----------------------------------------+--------------+
    |                   Instance                  |                  Module                 |  Expression  |
    +---------------------------------------------+-----------------------------------------+--------------+
    |myproject_mac_muladd_16s_16s_26s_26_1_1_U28  |myproject_mac_muladd_16s_16s_26s_26_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_16s_16s_26s_26_1_1_U29  |myproject_mac_muladd_16s_16s_26s_26_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_16s_16s_26s_26_1_1_U30  |myproject_mac_muladd_16s_16s_26s_26_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_16s_16s_26s_26_1_1_U31  |myproject_mac_muladd_16s_16s_26s_26_1_1  | i0 + i1 * i2 |
    |myproject_mul_mul_16s_16s_26_1_1_U24         |myproject_mul_mul_16s_16s_26_1_1         |    i0 * i1   |
    |myproject_mul_mul_16s_16s_26_1_1_U25         |myproject_mul_mul_16s_16s_26_1_1         |    i0 * i1   |
    |myproject_mul_mul_16s_16s_26_1_1_U26         |myproject_mul_mul_16s_16s_26_1_1         |    i0 * i1   |
    |myproject_mul_mul_16s_16s_26_1_1_U27         |myproject_mul_mul_16s_16s_26_1_1         |    i0 * i1   |
    |myproject_mul_mul_16s_16s_26_1_1_U32         |myproject_mul_mul_16s_16s_26_1_1         |    i0 * i1   |
    |myproject_mul_mul_16s_16s_26_1_1_U33         |myproject_mul_mul_16s_16s_26_1_1         |    i0 * i1   |
    |myproject_mul_mul_16s_16s_26_1_1_U34         |myproject_mul_mul_16s_16s_26_1_1         |    i0 * i1   |
    |myproject_mul_mul_16s_16s_26_1_1_U35         |myproject_mul_mul_16s_16s_26_1_1         |    i0 * i1   |
    +---------------------------------------------+-----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |inputacc_c_0_V_fu_368_p2                                                      |     +    |      0|  0|  16|          16|          16|
    |inputacc_c_1_V_fu_374_p2                                                      |     +    |      0|  0|  16|          16|          16|
    |inputacc_c_2_V_fu_380_p2                                                      |     +    |      0|  0|  16|          16|          16|
    |inputacc_c_3_V_fu_386_p2                                                      |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_0_V_fu_296_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_10_V_fu_356_p2                                                   |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_11_V_fu_362_p2                                                   |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_1_V_fu_302_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_2_V_fu_308_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_3_V_fu_314_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_4_V_fu_320_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_5_V_fu_326_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_6_V_fu_332_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_7_V_fu_338_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_8_V_fu_344_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |inputacc_ifo_9_V_fu_350_p2                                                    |     +    |      0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_11001                                                     |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone                                                   |    or    |      0|  0|   2|           1|           1|
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_0_V_read  |  select  |      0|  0|  16|           1|           1|
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_1_V_read  |  select  |      0|  0|  16|           1|           1|
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_2_V_read  |  select  |      0|  0|  16|           1|           1|
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_3_V_read  |  select  |      0|  0|  16|           1|           1|
    |select_ln161_2_fu_495_p3                                                      |  select  |      0|  0|  16|           1|           1|
    |select_ln161_4_fu_502_p3                                                      |  select  |      0|  0|  16|           1|           1|
    |select_ln161_6_fu_509_p3                                                      |  select  |      0|  0|  16|           1|           1|
    |select_ln161_fu_488_p3                                                        |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                                                                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                         |          |      0|  0| 390|         267|         268|
    +------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                   | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                 |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0                                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_state_V_0_load                                         |   9|          2|   16|         32|
    |ap_sig_allocacmp_h_state_V_1_load                                         |   9|          2|   16|         32|
    |ap_sig_allocacmp_h_state_V_2_load                                         |   9|          2|   16|         32|
    |ap_sig_allocacmp_h_state_V_3_load                                         |   9|          2|   16|         32|
    |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read  |  15|          3|   16|         48|
    |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read  |  15|          3|   16|         48|
    |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read  |  15|          3|   16|         48|
    |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read  |  15|          3|   16|         48|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                     | 147|         30|  131|        330|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                  |   1|   0|    1|          0|
    |data_0_V_read_assign_2_reg_948                                           |  16|   0|   16|          0|
    |data_1_V_read_assign_2_reg_953                                           |  16|   0|   16|          0|
    |data_2_V_read_assign_2_reg_958                                           |  16|   0|   16|          0|
    |data_3_V_read_assign_2_reg_963                                           |  16|   0|   16|          0|
    |grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |h_state_V_0                                                              |  16|   0|   16|          0|
    |h_state_V_1                                                              |  16|   0|   16|          0|
    |h_state_V_2                                                              |  16|   0|   16|          0|
    |h_state_V_3                                                              |  16|   0|   16|          0|
    |inputacc_c_0_V_reg_868                                                   |  16|   0|   16|          0|
    |inputacc_c_1_V_reg_873                                                   |  16|   0|   16|          0|
    |inputacc_c_2_V_reg_878                                                   |  16|   0|   16|          0|
    |inputacc_c_3_V_reg_883                                                   |  16|   0|   16|          0|
    |inputacc_ifo_0_V_reg_808                                                 |  16|   0|   16|          0|
    |inputacc_ifo_10_V_reg_858                                                |  16|   0|   16|          0|
    |inputacc_ifo_11_V_reg_863                                                |  16|   0|   16|          0|
    |inputacc_ifo_1_V_reg_813                                                 |  16|   0|   16|          0|
    |inputacc_ifo_2_V_reg_818                                                 |  16|   0|   16|          0|
    |inputacc_ifo_3_V_reg_823                                                 |  16|   0|   16|          0|
    |inputacc_ifo_4_V_reg_828                                                 |  16|   0|   16|          0|
    |inputacc_ifo_5_V_reg_833                                                 |  16|   0|   16|          0|
    |inputacc_ifo_6_V_reg_838                                                 |  16|   0|   16|          0|
    |inputacc_ifo_7_V_reg_843                                                 |  16|   0|   16|          0|
    |inputacc_ifo_8_V_reg_848                                                 |  16|   0|   16|          0|
    |inputacc_ifo_9_V_reg_853                                                 |  16|   0|   16|          0|
    |mul_ln703_1_reg_933                                                      |  26|   0|   26|          0|
    |mul_ln703_2_reg_938                                                      |  26|   0|   26|          0|
    |mul_ln703_3_reg_943                                                      |  26|   0|   26|          0|
    |mul_ln703_reg_928                                                        |  26|   0|   26|          0|
    |reset_state_read_reg_800                                                 |   1|   0|    1|          0|
    |s_newstate_V_0                                                           |  16|   0|   16|          0|
    |s_newstate_V_1                                                           |  16|   0|   16|          0|
    |s_newstate_V_2                                                           |  16|   0|   16|          0|
    |s_newstate_V_3                                                           |  16|   0|   16|          0|
    |tmpres_ifo_10_reg_923                                                    |  16|   0|   16|          0|
    |tmpres_ifo_4_reg_888                                                     |  16|   0|   16|          0|
    |tmpres_ifo_5_reg_893                                                     |  16|   0|   16|          0|
    |tmpres_ifo_6_reg_898                                                     |  16|   0|   16|          0|
    |tmpres_ifo_7_reg_903                                                     |  16|   0|   16|          0|
    |tmpres_ifo_8_reg_908                                                     |  16|   0|   16|          0|
    |tmpres_ifo_9_reg_913                                                     |  16|   0|   16|          0|
    |tmpres_ifo_s_reg_918                                                     |  16|   0|   16|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 690|   0|  690|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_done        | out |    1| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | lstm_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> | return value |
|reset_state    |  in |    1|   ap_none  |                     reset_state                    |    scalar    |
|data_0_V_read  |  in |   16|   ap_none  |                    data_0_V_read                   |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+

