5 b 21 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd exclude9.8.vcd -o exclude9.8.cdd -v exclude9.8.v -ep -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude9.8.v 11 35 1
2 1 0 0 1 1 4 0 0 a
2 2 0 0 0 2a 20000 0 0 2 34 a
2 3 0 0 1 29 20008 1 2 1 34 2
2 4 16 70008 3 45 2100a 3 0 1 34 2
2 5 18 40008 1 0 20004 0 0 2 36 0
2 6 17 80008 1 1 6 0 0 a
2 7 18 0 1 2d 2004a 5 6 1 34 1002
2 8 19 40008 0 0 20010 0 0 2 36 4
2 9 19 0 0 2d 20022 8 6 1 34 2
2 10 21 0 0 30 24002 0 0 1 34 2
2 11 21 130016 0 0 e0010 0 0 1 36 2
2 12 21 f000f 0 1 c0400 0 0 b
2 13 21 f0016 0 37 c6022 11 12
2 14 19 130016 0 0 20010 0 0 1 36 1
2 15 19 f000f 0 1 400 0 0 b
2 16 19 f0016 0 37 6022 14 15
2 17 18 130016 1 0 20004 0 0 1 36 0
2 18 18 f000f 0 1 400 0 0 b
2 19 18 f0016 1 37 6006 17 18
1 a 13 3000a 1 0 1 0 2 33 a
1 b 14 83000a 1 0 0 0 1 33 2
4 13 4 4
4 10 13 4
4 16 4 4
4 9 16 10
4 19 4 4
4 7 19 9
4 4 7 0
3 1 main.$u0 "main.$u0" exclude9.8.v 0 33 1
