// This code snippet is a design for a 4-bit counter in Verilog
module counter(
    input clk, // clock input
    input rst, // reset input
    output reg [3:0] count // 4-bit count output
    );
    
    always @(posedge clk or rst) begin // always block triggered on positive edge of clock or reset
        if (rst) begin // if reset is high
            count <= 4'b0000; // set count to 0
        end else begin // if reset is low
            if (count == 4'b1111) begin // if count is at max value
                count <= 4'b0000; // reset to 0
            end else begin // if count is not at max value
                count <= count + 1; // increment count by 1
            end
        end
    end
    
endmodule