****************************************
Report : timing
        -path_type short
        -delay_type max
        -max_paths 50
        -report_by design
        -nosplit
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 01:48:48 2024
****************************************

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.48      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.48      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_31__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_31__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_31__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_24__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_24__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_24__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_26__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_26__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_26__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_15__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_15__2_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.54 f
  data arrival time                                                              4.54

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_15__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.05      4.95
  data required time                                                             4.95
  --------------------------------------------------------------------------------------------
  data required time                                                             4.95
  data arrival time                                                             -4.54
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.41



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_27__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_27__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_27__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_25__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_25__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_25__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_30__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_30__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_30__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_21__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_21__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_21__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_6__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_6__21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_6__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_28__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_28__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_28__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_29__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_29__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_29__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_3__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_3__21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.56 f
  data arrival time                                                              4.56

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_3__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.56
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_7__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_7__21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_7__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_4__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_4__21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_4__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_2__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_2__21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_2__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_23__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_23__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_23__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_5__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_5__21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_5__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_11__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_11__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_11__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_10__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_10__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_10__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_22__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_22__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_22__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_17__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_17__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_17__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_12__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_12__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.47      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_12__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_19__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_19__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_19__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_20__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_20__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_20__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_13__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_13__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_13__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_16__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_16__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_16__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_14__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_14__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_14__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_18__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_18__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_18__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_8__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_8__21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_8__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_15__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_15__21_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_15__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_1__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_1__21_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.46      4.55 f
  data arrival time                                                              4.55

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_1__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.55
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.42



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_5__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (ideal)                                          0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.09      0.09 r
  ...
  id_stage_i/registers_i/mem_reg_5__2_/D (SAEDRVT14_FSDPRBQ_V2_4)      4.45      4.53 f
  data arrival time                                                              4.53

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (ideal)                                          0.00      5.00
  id_stage_i/registers_i/mem_reg_5__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      5.00 r
  library setup time                                                  -0.03      4.97
  data required time                                                             4.97
  --------------------------------------------------------------------------------------------
  data required time                                                             4.97
  data arrival time                                                             -4.53
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.44


1
