Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Feb  6 16:58:55 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 4.364ns (21.555%)  route 15.882ns (78.445%))
  Logic Levels:           19  (CARRY4=3 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.028ns = ( 16.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          1.779     0.322    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1_repN_1_alias
    SLICE_X94Y63         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.518     0.840 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]/Q
                         net (fo=22, routed)          0.830     1.670    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[28]_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124     1.794 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT4_1/O
                         net (fo=22, routed)          1.794     3.588    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/dtlb_pte_q_reg[ppn][21]_0[26]
    SLICE_X97Y59         LUT4 (Prop_lut4_I2_O)        0.154     3.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___136_comp/O
                         net (fo=1, routed)           1.847     5.589    i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][25]_repN_alias
    SLICE_X95Y61         LUT6 (Prop_lut6_I3_O)        0.327     5.916 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_405_comp/O
                         net (fo=1, routed)           0.000     5.916    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_686
    SLICE_X95Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82/CO[3]
                         net (fo=1, routed)           1.589     8.056    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[35]_i_82_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.180 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_432_comp/O
                         net (fo=1, routed)           0.622     8.802    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.926 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_434/O
                         net (fo=36, routed)          0.516     9.442    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I1_O)        0.124     9.566 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_comp/O
                         net (fo=59, routed)          1.112    10.679    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X65Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.803 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=14, routed)          1.165    11.967    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/dcache_req_ports_ex_cache[1][kill_req]_alias
    SLICE_X67Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.091 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp/O
                         net (fo=1, routed)           0.642    12.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.124    12.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.621    13.479    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.603 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.136 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.911    15.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    15.288 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, routed)           0.472    15.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_1/O
                         net (fo=28, routed)          0.781    16.665    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/dcache_req_ports_cache_ex[0][data_gnt]_alias
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.789 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_4_comp/O
                         net (fo=1, routed)           0.599    17.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.118    17.506 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___237_i_1/O
                         net (fo=17, routed)          0.834    18.340    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_354
    SLICE_X60Y46         LUT5 (Prop_lut5_I3_O)        0.351    18.691 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___240_comp_5/O
                         net (fo=4, routed)           0.923    19.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.332    19.946 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.622    20.568    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_6/O
                         net (fo=2, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_6
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=1, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=9, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=16, routed)          0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=11, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=27, routed)          0.133    14.775    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.866 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=16, routed)          0.147    15.013    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.104 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16221, routed)       1.591    16.695    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.568    17.262    
                         clock uncertainty           -0.082    17.180    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -3.954    




