Arnold, R., Mueller, F., and Whalley, D. 1994. Bounding worst-case instruction cache performance. In Proceedings of the Fifteenth IEEE Real-time Systems Symposium, San Juan. IEEE Computer Society Press. 172--181.
Benitez, M. 1994. Retargetable register allocation. Ph.D. thesis, University of Virginia, Char-lottesville, VA.
M. E. Benitez , J. W. Davidson, A portable global optimizer and linker, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.329-338, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54023]
Manuel E. Benitez , Jack W. Davidson, The Advantages of Machine-Dependent Global Optimization, Proceedings of the International Conference on Programming Languages and System Architectures, p.105-124, March 02-04, 1994
Brad Calder , Dirk Grunwald, Reducing branch costs via branch alignment, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.242-251, October 05-07, 1994, San Jose, California, USA[doi>10.1145/195473.195553]
Jakob Engblom , Andreas Ermedahl, Modeling complex flows for worst-case execution time analysis, Proceedings of the 21st IEEE conference on Real-time systems symposium, November 27-30, 2000, Orlando, Florida
Jennifer Eyre , Jeff Bier, DSP Processors Hit the Mainstream, Computer, v.31 n.8, p.51-59, August 1998[doi>10.1109/2.707617]
Marion G. Harmon , T. P. Baker , David B. Whalley, A retargetable technique for predicting execution time of code segments, Real-Time Systems, v.7 n.2, p.159-182, Sept. 1994[doi>10.1007/BF01088803]
Christopher Healy , David Whalley, Tighter Timing Predictions by Automatic Detection and Exploitation of Value-Dependent Constraints, Proceedings of the Fifth IEEE Real-Time Technology and Applications Symposium, p.79, June 02-04, 1999
Christopher A. Healy , David B. Whalley, Automatic detection and exploitation of branch constraints for timing analysis, IEEE Transactions on Software Engineering, v.28 n.8, p.763-781, August 2002[doi>10.1109/TSE.2002.1027799]
C. A. Healy , D. B. Whalley , M. G. Harmon, Integrating the timing analysis of pipelining and instruction caching, Proceedings of the 16th IEEE Real-Time Systems Symposium, p.288, December 05-07, 1995
Christopher A. Healy , Robert D. Arnold , Frank Mueller , Marion G. Harmon , David B. Walley, Bounding Pipeline and Instruction Cache Performance, IEEE Transactions on Computers, v.48 n.1, p.53-70, January 1999[doi>10.1109/12.743411]
Christopher Healy , Mikael Sjödin , Viresh Rustagi , David Whalley , Robert Van Engelen, Supporting Timing Analysis by Automatic Bounding of LoopIterations, Real-Time Systems, v.18 n.2/3, p.129-156, May 2000[doi>10.1023/A:1008189014032]
Healy, C., Whalley, D., and Van engelen, R. 2000b. A general approach for tight timing predictions of non-rectangular loops. In WIP Proceedings of the IEEE Real-Time Technology and Applications Symposium, Washington, DC. IEEE Computer Society Press. 11--14.
Seongsoo Hong , Richard Gerber, Compiling real-time programs into schedulable code, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.166-176, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155106]
Lo Ko , C. Healy , E. Ratliff , R. Arnold , D. Whalley , M. Harmon, Supporting the specification and analysis of timing constraints, Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96), p.170, June 10-12, 1996
Lo Ko , Nagham Al-Yaqoubi , Christopher Healy , Emily Ratliff , Robert Arnold , David Whalley , Marion Harmon, Timing constraint specification and analysis, Software—Practice & Experience, v.29 n.1, p.77-98, Jan. 1999[doi>10.1002/(SICI)1097-024X(199901)29:1<77::AID-SPE222>3.3.CO;2-V]
Prasad Kulkarni , Wankang Zhao , Hwashin Moon , Kyunghwan Cho , David Whalley , Jack Davidson , Mark Bailey , Yunheung Paek , Kyle Gallivan, Finding effective optimization phase sequences, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780735]
Lee, S., Lee, J., Park, C., and Min, S. 2004. A flexible tradeoff between code size and wcet using a dual instruction set processor. In International Workshop on Software and Compilers for Embedded Systems, Amsterdam. Springer, New york. 244--258.
Y.-T. S. Li , S. Malik , A. Wolfe, Efficient microarchitecture modeling and path analysis for real-time software, Proceedings of the 16th IEEE Real-Time Systems Symposium, p.298, December 05-07, 1995
S.-S. Lim , J. H. Han , J. Kim , S. L. Min, A Worst Case Timing Analysis Technique for Multiple-Issue Machines, Proceedings of the IEEE Real-Time Systems Symposium, p.334, December 02-04, 1998
Thomas Lundqvist , Per Stenström, Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques, Proceedings of the  ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, p.1-15, June 01, 1998
S. McFarling , J. Hennesey, Reducing the cost of branches, Proceedings of the 13th annual international symposium on Computer architecture, p.396-403, June 02-05, 1986, Tokyo, Japan
Mueller, F. 1997. Timing predictions for multi-level caches. In ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-time Systems, Las Vegas, NV. ACM Press, New York. 29--36.
Frank Mueller, Timing Analysis for Instruction Caches, Real-Time Systems, v.18 n.2/3, p.217-247, May 2000[doi>10.1023/A:1008145215849]
Karl Pettis , Robert C. Hansen, Profile guided code positioning, Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, p.16-27, June 1990, White Plains, New York, USA[doi>10.1145/93542.93550]
A. C. Shaw, Reasoning About Time in Higher-Level Language Software, IEEE Transactions on Software Engineering, v.15 n.7, p.875-889, July 1989[doi>10.1109/32.29487]
Star Core, I. 2001a. Sc100 simulator reference manual.
Star Core, I. 2001b. Sc110 dsp core reference manual.
T. Marlowe, S. M. 1992. Safe optimization for hard real-time programming. In Special Session on Real-Time Programming, Second International Conference on Systems Integration. 438--446.
Emilio Vivancos , Christopher Healy , Frank Mueller , David Whalley, Parametric Timing Analysis, Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, p.88-93, August 2001, Snow Bird, Utah, USA[doi>10.1145/384197.384230]
Randall T. White , Christopher A. Healy , David B. Whalley , Frank Mueller , Marion G. Harmon, Timing Analysis for Data Caches and Set-Associative Caches, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.192, June 09-11, 1997
Randall T. White , Frank Mueller , Chris Healy , David Whalley , Marion Harmon, Timing Analysis for Data and Wrap-Around Fill Caches, Real-Time Systems, v.17 n.2-3, p.209-233, Nov. 1999[doi>10.1023/A:1008190423977]
Wankang Zhao , Baosheng Cai , David Whalley , Mark W. Bailey , Robert van Engelen , Xin Yuan , Jason D. Hiser , Jack W. Davidson , Kyle Gallivan , Douglas L. Jones, VISTA: a system for interactive code improvement, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513857]
