JDF B
// Created by Version 1.3 
PROJECT VHDL/Schematic example
DESIGN limitcnt Normal
DEVKIT LC4128ZE-5TN100C
ENTRY Schematic/VHDL
STIMULUS stimulus.vhd
DOCUMENT limitcnt.txt
MODULE busifc.vhd
MODSTYLE busifc Normal
MODULE counter.vhd
MODSTYLE counter Normal
STIMULUS counter counttb.vhd
MODULE compare.vhd
MODSTYLE compare Normal
MODULE top.sch
MODSTYLE top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE top
