0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/lab/serial_binary_adder/serial_binary_adder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/lab/serial_binary_adder/serial_binary_adder.srcs/sim_1/new/sim.v,1739205285,verilog,,,,sim,,,,,,,,
C:/FPGA_lab/lab/serial_binary_adder/serial_binary_adder.srcs/sources_1/new/Serialbinaryadder.v,1739205285,verilog,,C:/FPGA_lab/lab/serial_binary_adder/serial_binary_adder.srcs/sim_1/new/sim.v,,Serialbinaryadder,,,,,,,,
