timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_4T_96318590_X1_Y1_1680779959_1680779961 PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0 -1 0 516 0 1 3024
use PMOS_4T_75629612_X1_Y1_1680779958_1680779961 PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0 1 0 516 0 -1 3024
use NMOS_4T_61184386_X1_Y1_1680779956_1680779961 NMOS_4T_61184386_X1_Y1_1680779956_1680779961_0 1 0 516 0 1 3024
use NMOS_4T_61184386_X1_Y1_1680779956_1680779961 NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1 -1 0 516 0 -1 3024
use PMOS_S_92403763_X1_Y1_1680779960_1680779961 PMOS_S_92403763_X1_Y1_1680779960_1680779961_0 1 0 1032 0 1 2352
use PMOS_S_92403763_X1_Y1_1680779960_1680779961 PMOS_S_92403763_X1_Y1_1680779960_1680779961_1 -1 0 516 0 -1 1512
use NMOS_S_18927041_X1_Y1_1680779957_1680779961 NMOS_S_18927041_X1_Y1_1680779957_1680779961_0 1 0 1032 0 -1 2352
use NMOS_S_18927041_X1_Y1_1680779957_1680779961 NMOS_S_18927041_X1_Y1_1680779957_1680779961_1 1 0 516 0 -1 1512
node "m1_430_560#" 0 88.5014 430 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_430_1400#" 0 59.3354 430 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_430_2072#" 0 58.3012 430 2072 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_774_2072#" 3 274.136 774 2072 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28224 1344 22400 912 0 0 0 0 0 0 0 0
node "m1_344_2828#" 2 77.547 344 2828 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24640 1104 17696 744 0 0 0 0 0 0 0 0
node "m1_430_3080#" 0 -15.2306 430 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_312_2912#" 1 104.496 312 2912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "m1_430_3920#" 0 61.569 430 3920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "li_577_2923#" 74 143.273 577 2923 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14300 672 10528 600 0 0 0 0 0 0 0 0 0 0
node "li_1093_1411#" 486 1461.24 1093 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 47712 2040 41216 1584 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_344_2828#" "li_577_2923#" 115.138
cap "m1_344_2828#" "m1_430_2072#" 15.136
cap "m1_430_3080#" "li_1093_1411#" 0.279393
cap "m1_312_2912#" "li_1093_1411#" 0.71833
cap "li_577_2923#" "m1_430_1400#" 0.00193268
cap "m1_430_1400#" "m1_430_2072#" 11.3634
cap "m1_344_2828#" "m1_430_3080#" 55.7597
cap "li_577_2923#" "m1_430_2072#" 0.00633256
cap "li_577_2923#" "m1_430_3920#" 2.0025
cap "m1_774_2072#" "m1_430_2072#" 11.5675
cap "m1_312_2912#" "m1_344_2828#" 43.4161
cap "m1_344_2828#" "li_1093_1411#" 5.94714
cap "m1_430_3080#" "li_577_2923#" 53.413
cap "m1_430_1400#" "m1_430_560#" 9.07434
cap "m1_430_3080#" "m1_430_3920#" 7.28058
cap "m1_312_2912#" "li_577_2923#" 31.4955
cap "li_1093_1411#" "m1_430_1400#" 11.3236
cap "li_1093_1411#" "li_577_2923#" 9.20109
cap "m1_774_2072#" "li_1093_1411#" 166.849
cap "li_1093_1411#" "m1_430_2072#" 0.279393
cap "li_1093_1411#" "m1_430_3920#" 15.9135
cap "m1_312_2912#" "m1_430_3080#" 24.2287
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_230_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_200_252#" 3.703
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" 0.0945188
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" 285.089
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" 0.789882
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_0/w_0_0#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" 4.61349
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_147_441#" 0.952274
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_200_252#" 13.3447
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_200_252#" 1.86815
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_147_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" 2.575
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_200_252#" 122.914
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_0/w_0_0#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_200_252#" 4.12015
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_230_441#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" 40.7698
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_230_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" 31.8212
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" -1.23595
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 723.568
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 0.255871
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" 18.0726
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" 3.05755
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" 2.17601
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" 0.654925
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 2.02217
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" 67.3966
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" 3.40836
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 385.863
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" 2.21247
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" 1.82645
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" 24.7271
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" 6.41163
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" 136.73
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 17.7541
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 42.8033
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" 97.5102
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 92.94
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" 0.327423
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" 3.22377
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" 537.29
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" 2.63486
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" 230.398
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" 0.00641829
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" 92.7701
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/w_0_0#" 215.26
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" 58.0142
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" -2.02544
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" 0.0330509
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" 12.0886
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" 273.883
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" 103.879
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" 0.0330509
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" 0.0499559
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" 1.28747
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 242.617
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" "NMOS_S_18927041_X1_Y1_1680779957_1680779961_0/a_147_504#" 0.0537637
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" 8.27322
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" -2.19256
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" -2.0118
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 1.7688
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" 15.0085
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" 88.627
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" 561.756
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "NMOS_S_18927041_X1_Y1_1680779957_1680779961_1/a_147_504#" 0.122221
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" 0.893647
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" -3.30255
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" 0.0898613
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/w_0_0#" 79.9191
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/w_0_0#" 11.0098
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/w_0_0#" 70.036
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/w_0_0#" 36.6754
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/w_0_0#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_0/a_241_1232#" 37.4818
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_0/a_241_1232#" 0.0187877
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_0/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/VSUBS" "NMOS_S_18927041_X1_Y1_1680779957_1680779961_1/a_147_504#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779961_1/a_147_504#" "NMOS_S_18927041_X1_Y1_1680779957_1680779961_0/a_147_504#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779961_0/a_147_504#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/VSUBS"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/VSUBS" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_0/VSUBS"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779961_0/VSUBS" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/VSUBS"
merge "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/VSUBS" "VSUBS"
merge "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_147_441#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_230_504#" -290.697 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_230_504#" "m1_312_2912#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779961_0/a_230_504#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_0/a_230_441#" -1274.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12880 -1020 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779961_0/a_230_441#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_200_252#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#"
merge "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_200_252#" "m1_430_2072#"
merge "m1_430_2072#" "m1_774_2072#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_0/a_230_504#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" -1072.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12992 -1024 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_230_441#" "m1_430_3080#"
merge "m1_430_3080#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_147_504#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_1/a_147_504#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_147_441#"
merge "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_147_441#" "m1_344_2828#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779961_1/a_200_252#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_200_252#" -363.298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_200_252#" "m1_430_560#"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779961_0/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/w_0_0#" -468.99 0 0 0 0 0 -1344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779961_0/a_200_252#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_0/a_200_252#" -3349.74 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20720 -1806 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#"
merge "PMOS_4T_96318590_X1_Y1_1680779959_1680779961_0/a_200_252#" "m1_430_3920#"
merge "m1_430_3920#" "NMOS_S_18927041_X1_Y1_1680779957_1680779961_1/a_230_504#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779961_1/a_230_504#" "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_230_441#"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779961_1/a_230_441#" "m1_430_1400#"
merge "m1_430_1400#" "NMOS_S_18927041_X1_Y1_1680779957_1680779961_0/a_200_252#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779961_0/a_200_252#" "li_1093_1411#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779961_0/a_147_504#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" -458.668 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5712 -428 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_75629612_X1_Y1_1680779958_1680779961_0/a_230_441#" "li_577_2923#"
