# 4-bit Ripple Up Counter (Verilog - Vivado Project)

This project implements a 4-bit ripple up counter using T Flip-Flops in Verilog, created in Vivado.

## Directory Structure

- `src/` – Verilog source code
- `tb/` – Testbench code
- `vivado/` – Vivado project file (optional)

## How to Simulate (Vivado)

1. Open `four_bit_ripple_up_counter.xpr` in Vivado.
2. Use the built-in simulator to run the testbench.

## Author

Aniket Gupta – July 2025
"# DD" 
