#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8e5af13560 .scope module, "tb_arm" "tb_arm" 2 1;
 .timescale 0 0;
v0x600001518000_0 .var "CLK", 0 0;
v0x600001518090_0 .net "Instr", 31 0, L_0x600000c140e0;  1 drivers
v0x600001518120_0 .net "Result", 31 0, L_0x600001611720;  1 drivers
E_0x600003206980 .event negedge, v0x600001512490_0;
S_0x7f8e5af13d50 .scope module, "uut" "arm" 2 6, 3 4 0, S_0x7f8e5af13560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 32 "Result";
    .port_info 2 /OUTPUT 32 "Instr";
v0x60000151f690_0 .net "ALUControl", 1 0, v0x600001512d90_0;  1 drivers
v0x60000151f720_0 .net "ALUFlags", 3 0, v0x60000151c360_0;  1 drivers
v0x60000151f7b0_0 .net "ALUSrc", 0 0, v0x600001512eb0_0;  1 drivers
v0x60000151f840_0 .net "CLK", 0 0, v0x600001518000_0;  1 drivers
v0x60000151f8d0_0 .net "Cond", 3 0, L_0x600001610000;  1 drivers
v0x60000151f960_0 .net "Funct", 5 0, L_0x600001610640;  1 drivers
v0x60000151f9f0_0 .net "ImmSrc", 1 0, v0x6000015130f0_0;  1 drivers
v0x60000151fa80_0 .net "Instr", 31 0, L_0x600000c140e0;  alias, 1 drivers
v0x60000151fb10_0 .net "MemWrite", 0 0, L_0x600000c14af0;  1 drivers
v0x60000151fba0_0 .net "MemtoReg", 0 0, v0x600001513210_0;  1 drivers
v0x60000151fc30_0 .net "Op", 1 0, L_0x600001610320;  1 drivers
v0x60000151fcc0_0 .net "PCSrc", 0 0, L_0x600000c14a10;  1 drivers
v0x60000151fd50_0 .net "Rd", 3 0, L_0x6000016106e0;  1 drivers
v0x60000151fde0_0 .net "RegSrc", 1 0, v0x600001513450_0;  1 drivers
v0x60000151fe70_0 .net "RegWrite", 0 0, L_0x600000c14a80;  1 drivers
v0x60000151ff00_0 .net "Result", 31 0, L_0x600001611720;  alias, 1 drivers
L_0x600001610000 .part L_0x600000c140e0, 28, 4;
L_0x600001610320 .part L_0x600000c140e0, 26, 2;
L_0x600001610640 .part L_0x600000c140e0, 20, 6;
L_0x6000016106e0 .part L_0x600000c140e0, 12, 4;
S_0x7f8e5af14950 .scope module, "control_unit_uut" "control_unit" 3 33, 4 4 0, S_0x7f8e5af13d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "Cond";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "Op";
    .port_info 4 /INPUT 6 "Funct";
    .port_info 5 /INPUT 4 "Rd";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "MemtoReg";
    .port_info 10 /OUTPUT 1 "ALUSrc";
    .port_info 11 /OUTPUT 2 "ImmSrc";
    .port_info 12 /OUTPUT 2 "RegSrc";
    .port_info 13 /OUTPUT 2 "ALUControl";
v0x600001513840_0 .net "ALUControl", 1 0, v0x600001512d90_0;  alias, 1 drivers
v0x6000015138d0_0 .net "ALUFlags", 3 0, v0x60000151c360_0;  alias, 1 drivers
v0x600001513960_0 .net "ALUSrc", 0 0, v0x600001512eb0_0;  alias, 1 drivers
v0x6000015139f0_0 .net "CLK", 0 0, v0x600001518000_0;  alias, 1 drivers
v0x600001513a80_0 .net "Cond", 3 0, L_0x600001610000;  alias, 1 drivers
v0x600001513b10_0 .net "FlagW", 1 0, v0x600001512fd0_0;  1 drivers
v0x600001513ba0_0 .net "Funct", 5 0, L_0x600001610640;  alias, 1 drivers
v0x600001513c30_0 .net "ImmSrc", 1 0, v0x6000015130f0_0;  alias, 1 drivers
v0x600001513cc0_0 .net "MemW", 0 0, v0x600001513180_0;  1 drivers
v0x600001513d50_0 .net "MemWrite", 0 0, L_0x600000c14af0;  alias, 1 drivers
v0x600001513de0_0 .net "MemtoReg", 0 0, v0x600001513210_0;  alias, 1 drivers
v0x600001513e70_0 .net "Op", 1 0, L_0x600001610320;  alias, 1 drivers
v0x600001513f00_0 .net "PCS", 0 0, L_0x600000c14bd0;  1 drivers
v0x60000151c000_0 .net "PCSrc", 0 0, L_0x600000c14a10;  alias, 1 drivers
v0x60000151c090_0 .net "Rd", 3 0, L_0x6000016106e0;  alias, 1 drivers
v0x60000151c120_0 .net "RegSrc", 1 0, v0x600001513450_0;  alias, 1 drivers
v0x60000151c1b0_0 .net "RegW", 0 0, v0x6000015134e0_0;  1 drivers
v0x60000151c240_0 .net "RegWrite", 0 0, L_0x600000c14a80;  alias, 1 drivers
S_0x7f8e5af10fc0 .scope module, "conditional_logic_unit" "conditional_logic" 4 17, 5 1 0, S_0x7f8e5af14950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "Cond";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagW";
    .port_info 4 /INPUT 1 "PCS";
    .port_info 5 /INPUT 1 "RegW";
    .port_info 6 /INPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "MemWrite";
L_0x600000c149a0 .functor BUFZ 4, v0x60000151c360_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000c14a10 .functor AND 1, v0x6000015125b0_0, L_0x600000c14bd0, C4<1>, C4<1>;
L_0x600000c14a80 .functor AND 1, v0x6000015125b0_0, L_0x600000c14a80, C4<1>, C4<1>;
L_0x600000c14af0 .functor AND 1, v0x6000015125b0_0, L_0x600000c14af0, C4<1>, C4<1>;
v0x600001512370_0 .net "ALUFlags", 3 0, v0x60000151c360_0;  alias, 1 drivers
v0x600001512400_0 .net "C", 0 0, L_0x6000016119a0;  1 drivers
v0x600001512490_0 .net "CLK", 0 0, v0x600001518000_0;  alias, 1 drivers
v0x600001512520_0 .net "Cond", 3 0, L_0x600001610000;  alias, 1 drivers
v0x6000015125b0_0 .var "CondEx", 0 0;
v0x600001512640_0 .net "FlagW", 1 0, v0x600001512fd0_0;  alias, 1 drivers
v0x6000015126d0_0 .var "Flags_NZ", 1 0;
v0x600001512760_0 .var "Flags_VC", 1 0;
v0x6000015127f0_0 .net "MemW", 0 0, L_0x600000c14af0;  alias, 1 drivers
v0x600001512880_0 .net "MemWrite", 0 0, L_0x600000c14af0;  alias, 1 drivers
v0x600001512910_0 .net "N", 0 0, L_0x6000016117c0;  1 drivers
v0x6000015129a0_0 .net "PCS", 0 0, L_0x600000c14bd0;  alias, 1 drivers
v0x600001512a30_0 .net "PCSrc", 0 0, L_0x600000c14a10;  alias, 1 drivers
v0x600001512ac0_0 .net "RegW", 0 0, L_0x600000c14a80;  alias, 1 drivers
v0x600001512b50_0 .net "RegWrite", 0 0, L_0x600000c14a80;  alias, 1 drivers
v0x600001512be0_0 .net "V", 0 0, L_0x600001611900;  1 drivers
v0x600001512c70_0 .net "Z", 0 0, L_0x600001611860;  1 drivers
v0x600001512d00_0 .net *"_ivl_6", 3 0, L_0x600000c149a0;  1 drivers
E_0x6000032069c0/0 .event anyedge, v0x600001512520_0, v0x600001512c70_0, v0x600001512400_0, v0x600001512910_0;
E_0x6000032069c0/1 .event anyedge, v0x600001512be0_0;
E_0x6000032069c0 .event/or E_0x6000032069c0/0, E_0x6000032069c0/1;
E_0x600003206a00 .event posedge, v0x600001512490_0;
L_0x6000016117c0 .part L_0x600000c149a0, 3, 1;
L_0x600001611860 .part L_0x600000c149a0, 2, 1;
L_0x600001611900 .part L_0x600000c149a0, 1, 1;
L_0x6000016119a0 .part L_0x600000c149a0, 0, 1;
S_0x7f8e5af11130 .scope module, "decoder_unit" "decoder" 4 30, 6 2 0, S_0x7f8e5af14950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0x600000c14b60 .functor AND 1, L_0x600001611ae0, v0x6000015134e0_0, C4<1>, C4<1>;
L_0x600000c14bd0 .functor OR 1, L_0x600000c14b60, v0x600001512f40_0, C4<0>, C4<0>;
v0x600001512d90_0 .var "ALUControl", 1 0;
v0x600001512e20_0 .var "ALUOp", 0 0;
v0x600001512eb0_0 .var "ALUSrc", 0 0;
v0x600001512f40_0 .var "Branch", 0 0;
v0x600001512fd0_0 .var "FlagW", 1 0;
v0x600001513060_0 .net "Funct", 5 0, L_0x600001610640;  alias, 1 drivers
v0x6000015130f0_0 .var "ImmSrc", 1 0;
v0x600001513180_0 .var "MemW", 0 0;
v0x600001513210_0 .var "MemtoReg", 0 0;
v0x6000015132a0_0 .net "Op", 1 0, L_0x600001610320;  alias, 1 drivers
v0x600001513330_0 .net "PCS", 0 0, L_0x600000c14bd0;  alias, 1 drivers
v0x6000015133c0_0 .net "Rd", 3 0, L_0x6000016106e0;  alias, 1 drivers
v0x600001513450_0 .var "RegSrc", 1 0;
v0x6000015134e0_0 .var "RegW", 0 0;
v0x600001513570_0 .net *"_ivl_0", 31 0, L_0x600001611a40;  1 drivers
L_0x7f8e60050200 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001513600_0 .net *"_ivl_3", 27 0, L_0x7f8e60050200;  1 drivers
L_0x7f8e60050248 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x600001513690_0 .net/2u *"_ivl_4", 31 0, L_0x7f8e60050248;  1 drivers
v0x600001513720_0 .net *"_ivl_6", 0 0, L_0x600001611ae0;  1 drivers
v0x6000015137b0_0 .net *"_ivl_9", 0 0, L_0x600000c14b60;  1 drivers
E_0x600003206a40 .event anyedge, v0x6000015132a0_0, v0x600001513060_0, v0x600001512e20_0;
L_0x600001611a40 .concat [ 4 28 0 0], L_0x6000016106e0, L_0x7f8e60050200;
L_0x600001611ae0 .cmp/eq 32, L_0x600001611a40, L_0x7f8e60050248;
S_0x7f8e5af12cc0 .scope module, "datapath_uut" "datapath" 3 18, 7 9 0, S_0x7f8e5af13d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "RegSrc";
    .port_info 7 /INPUT 2 "ImmSrc";
    .port_info 8 /INPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "Result";
    .port_info 11 /OUTPUT 32 "Instr";
v0x60000151e7f0_0 .net "ALUControl", 1 0, v0x600001512d90_0;  alias, 1 drivers
v0x60000151e880_0 .net "ALUFlags", 3 0, v0x60000151c360_0;  alias, 1 drivers
v0x60000151e910_0 .net "ALUResult", 31 0, v0x60000151c3f0_0;  1 drivers
v0x60000151e9a0_0 .net "ALUSrc", 0 0, v0x600001512eb0_0;  alias, 1 drivers
v0x60000151ea30_0 .net "CLK", 0 0, v0x600001518000_0;  alias, 1 drivers
v0x60000151eac0_0 .net "ExtImm", 31 0, v0x60000151cab0_0;  1 drivers
v0x60000151eb50_0 .net "ImmSrc", 1 0, v0x6000015130f0_0;  alias, 1 drivers
v0x60000151ebe0_0 .net "Instr", 31 0, L_0x600000c140e0;  alias, 1 drivers
v0x60000151ec70_0 .net "MemWrite", 0 0, L_0x600000c14af0;  alias, 1 drivers
v0x60000151ed00_0 .net "MemtoReg", 0 0, v0x600001513210_0;  alias, 1 drivers
v0x60000151ed90_0 .net "PCPlus4", 31 0, L_0x600001610820;  1 drivers
v0x60000151ee20_0 .net "PCPlus8", 31 0, L_0x6000016108c0;  1 drivers
v0x60000151eeb0_0 .net "PCSrc", 0 0, L_0x600000c14a10;  alias, 1 drivers
v0x60000151ef40_0 .net "PC_in", 31 0, L_0x600001610780;  1 drivers
v0x60000151efd0_0 .net "PC_out", 31 0, v0x60000151db90_0;  1 drivers
v0x60000151f060_0 .net "RA1", 3 0, L_0x600001610aa0;  1 drivers
v0x60000151f0f0_0 .net "RA2", 3 0, L_0x600001610c80;  1 drivers
v0x60000151f180_0 .net "RD1", 31 0, L_0x6000016110e0;  1 drivers
v0x60000151f210_0 .net "RD2", 31 0, L_0x600001611360;  1 drivers
v0x60000151f2a0_0 .net "ReadData", 31 0, L_0x600000c14930;  1 drivers
v0x60000151f330_0 .net "RegSrc", 1 0, v0x600001513450_0;  alias, 1 drivers
v0x60000151f3c0_0 .net "RegWrite", 0 0, L_0x600000c14a80;  alias, 1 drivers
v0x60000151f450_0 .net "Result", 31 0, L_0x600001611720;  alias, 1 drivers
v0x60000151f4e0_0 .net "SrcB", 31 0, L_0x600001611540;  1 drivers
L_0x7f8e60050008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000151f570_0 .net/2u *"_ivl_0", 31 0, L_0x7f8e60050008;  1 drivers
L_0x7f8e60050050 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000151f600_0 .net/2u *"_ivl_4", 31 0, L_0x7f8e60050050;  1 drivers
L_0x600001610820 .arith/sum 32, v0x60000151db90_0, L_0x7f8e60050008;
L_0x6000016108c0 .arith/sum 32, v0x60000151db90_0, L_0x7f8e60050050;
L_0x600001610b40 .part L_0x600000c140e0, 16, 4;
L_0x600001610be0 .part v0x600001513450_0, 0, 1;
L_0x600001610d20 .part L_0x600000c140e0, 0, 4;
L_0x600001610dc0 .part L_0x600000c140e0, 12, 4;
L_0x600001610e60 .part v0x600001513450_0, 1, 1;
L_0x600001611400 .part L_0x600000c140e0, 12, 4;
L_0x6000016114a0 .part L_0x600000c140e0, 0, 24;
S_0x7f8e5af10410 .scope module, "alu_unit" "alu" 7 86, 8 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
v0x60000151c2d0_0 .net "ALUControl", 1 0, v0x600001512d90_0;  alias, 1 drivers
v0x60000151c360_0 .var "ALUFlags", 3 0;
v0x60000151c3f0_0 .var "ALUResult", 31 0;
v0x60000151c480_0 .net "SrcA", 31 0, L_0x6000016110e0;  alias, 1 drivers
v0x60000151c510_0 .net "SrcB", 31 0, L_0x600001611540;  alias, 1 drivers
E_0x600003206b80 .event anyedge, v0x600001512d90_0, v0x60000151c480_0, v0x60000151c510_0, v0x60000151c3f0_0;
S_0x7f8e5af10580 .scope module, "data_memory_unit" "data_memory" 7 94, 9 3 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 32 "WriteData";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 32 "ReadData";
L_0x600000c14930 .functor BUFZ 32, L_0x6000016115e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000151c5a0_0 .net "Address", 31 0, v0x60000151c3f0_0;  alias, 1 drivers
v0x60000151c630_0 .net "CLK", 0 0, v0x600001518000_0;  alias, 1 drivers
v0x60000151c6c0_0 .net "MemWrite", 0 0, L_0x600000c14af0;  alias, 1 drivers
v0x60000151c750_0 .net "ReadData", 31 0, L_0x600000c14930;  alias, 1 drivers
v0x60000151c7e0_0 .net "WriteData", 31 0, L_0x600001611360;  alias, 1 drivers
v0x60000151c870_0 .net *"_ivl_0", 31 0, L_0x6000016115e0;  1 drivers
v0x60000151c900_0 .net *"_ivl_3", 29 0, L_0x600001611680;  1 drivers
v0x60000151c990_0 .var/i "i", 31 0;
v0x60000151ca20 .array "memory", 0 63, 31 0;
L_0x6000016115e0 .array/port v0x60000151ca20, L_0x600001611680;
L_0x600001611680 .part v0x60000151c3f0_0, 2, 30;
S_0x7f8e5af106f0 .scope module, "extend_unit" "extend" 7 71, 10 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ImmSrc";
    .port_info 1 /INPUT 24 "Extend_in";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x60000151cab0_0 .var "ExtImm", 31 0;
v0x60000151cb40_0 .net "Extend_in", 23 0, L_0x6000016114a0;  1 drivers
v0x60000151cbd0_0 .net "ImmSrc", 1 0, v0x6000015130f0_0;  alias, 1 drivers
E_0x600003206cc0 .event anyedge, v0x6000015130f0_0, v0x60000151cb40_0;
S_0x7f8e5af11770 .scope module, "instruction_memory_unit" "instruction_memory" 7 36, 11 3 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /OUTPUT 32 "ReadData";
L_0x600000c140e0 .functor BUFZ 32, L_0x600001610960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000151cc60_0 .net "Address", 31 0, v0x60000151db90_0;  alias, 1 drivers
v0x60000151ccf0_0 .net "ReadData", 31 0, L_0x600000c140e0;  alias, 1 drivers
v0x60000151cd80_0 .net *"_ivl_0", 31 0, L_0x600001610960;  1 drivers
v0x60000151ce10_0 .net *"_ivl_3", 29 0, L_0x600001610a00;  1 drivers
v0x60000151cea0 .array "memory", 0 63, 31 0;
L_0x600001610960 .array/port v0x60000151cea0, L_0x600001610a00;
L_0x600001610a00 .part v0x60000151db90_0, 2, 30;
S_0x7f8e5af118e0 .scope module, "mux2x1_4" "mux2x1" 7 104, 12 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x600003206dc0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x60000151cf30_0 .net "a", 31 0, v0x60000151c3f0_0;  alias, 1 drivers
v0x60000151cfc0_0 .net "b", 31 0, L_0x600000c14930;  alias, 1 drivers
v0x60000151d050_0 .net "out", 31 0, L_0x600001611720;  alias, 1 drivers
v0x60000151d0e0_0 .net "sel", 0 0, v0x600001513210_0;  alias, 1 drivers
L_0x600001611720 .functor MUXZ 32, v0x60000151c3f0_0, L_0x600000c14930, v0x600001513210_0, C4<>;
S_0x7f8e5af11a50 .scope module, "mux2x1_PC" "mux2x1" 7 20, 12 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x600003206ec0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x60000151d170_0 .net "a", 31 0, L_0x600001611720;  alias, 1 drivers
v0x60000151d200_0 .net "b", 31 0, L_0x600001610820;  alias, 1 drivers
v0x60000151d290_0 .net "out", 31 0, L_0x600001610780;  alias, 1 drivers
v0x60000151d320_0 .net "sel", 0 0, L_0x600000c14a10;  alias, 1 drivers
L_0x600001610780 .functor MUXZ 32, L_0x600001611720, L_0x600001610820, L_0x600000c14a10, C4<>;
S_0x7f8e5af11bc0 .scope module, "mux2x1_RA1" "mux2x1" 7 43, 12 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
P_0x600003206f80 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000100>;
v0x60000151d3b0_0 .net "a", 3 0, L_0x600001610b40;  1 drivers
L_0x7f8e60050098 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x60000151d440_0 .net "b", 3 0, L_0x7f8e60050098;  1 drivers
v0x60000151d4d0_0 .net "out", 3 0, L_0x600001610aa0;  alias, 1 drivers
v0x60000151d560_0 .net "sel", 0 0, L_0x600001610be0;  1 drivers
L_0x600001610aa0 .functor MUXZ 4, L_0x600001610b40, L_0x7f8e60050098, L_0x600001610be0, C4<>;
S_0x7f8e5af14ed0 .scope module, "mux2x1_RA2" "mux2x1" 7 52, 12 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
P_0x600003207000 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000100>;
v0x60000151d5f0_0 .net "a", 3 0, L_0x600001610d20;  1 drivers
v0x60000151d680_0 .net "b", 3 0, L_0x600001610dc0;  1 drivers
v0x60000151d710_0 .net "out", 3 0, L_0x600001610c80;  alias, 1 drivers
v0x60000151d7a0_0 .net "sel", 0 0, L_0x600001610e60;  1 drivers
L_0x600001610c80 .functor MUXZ 4, L_0x600001610d20, L_0x600001610dc0, L_0x600001610e60, C4<>;
S_0x7f8e5af15040 .scope module, "mux2x1_SrcB" "mux2x1" 7 79, 12 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x600003206d80 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x60000151d830_0 .net "a", 31 0, L_0x600001611360;  alias, 1 drivers
v0x60000151d8c0_0 .net "b", 31 0, v0x60000151cab0_0;  alias, 1 drivers
v0x60000151d950_0 .net "out", 31 0, L_0x600001611540;  alias, 1 drivers
v0x60000151d9e0_0 .net "sel", 0 0, v0x600001512eb0_0;  alias, 1 drivers
L_0x600001611540 .functor MUXZ 32, L_0x600001611360, v0x60000151cab0_0, v0x600001512eb0_0, C4<>;
S_0x7f8e5af151b0 .scope module, "program_counter_unit" "program_counter" 7 27, 13 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "PC_in";
    .port_info 2 /OUTPUT 32 "PC_out";
v0x60000151da70_0 .net "CLK", 0 0, v0x600001518000_0;  alias, 1 drivers
v0x60000151db00_0 .net "PC_in", 31 0, L_0x600001610780;  alias, 1 drivers
v0x60000151db90_0 .var "PC_out", 31 0;
S_0x7f8e5af15320 .scope module, "register_file_unit" "register_file" 7 59, 14 1 0, S_0x7f8e5af12cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 4 "A1";
    .port_info 3 /INPUT 4 "A2";
    .port_info 4 /INPUT 4 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /INPUT 32 "R15";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x60000151dc20_0 .net "A1", 3 0, L_0x600001610aa0;  alias, 1 drivers
v0x60000151dcb0_0 .net "A2", 3 0, L_0x600001610c80;  alias, 1 drivers
v0x60000151dd40_0 .net "A3", 3 0, L_0x600001611400;  1 drivers
v0x60000151ddd0_0 .net "CLK", 0 0, v0x600001518000_0;  alias, 1 drivers
v0x60000151de60_0 .net "R15", 31 0, L_0x6000016108c0;  alias, 1 drivers
v0x60000151def0_0 .net "RD1", 31 0, L_0x6000016110e0;  alias, 1 drivers
v0x60000151df80_0 .net "RD2", 31 0, L_0x600001611360;  alias, 1 drivers
v0x60000151e010_0 .net "WD3", 31 0, L_0x600001611720;  alias, 1 drivers
v0x60000151e0a0_0 .net "WE3", 0 0, L_0x600000c14af0;  alias, 1 drivers
L_0x7f8e600500e0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x60000151e130_0 .net/2u *"_ivl_0", 3 0, L_0x7f8e600500e0;  1 drivers
L_0x7f8e60050170 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x60000151e1c0_0 .net/2u *"_ivl_12", 3 0, L_0x7f8e60050170;  1 drivers
v0x60000151e250_0 .net *"_ivl_14", 0 0, L_0x600001611180;  1 drivers
v0x60000151e2e0_0 .net *"_ivl_16", 31 0, L_0x600001611220;  1 drivers
v0x60000151e370_0 .net *"_ivl_18", 5 0, L_0x6000016112c0;  1 drivers
v0x60000151e400_0 .net *"_ivl_2", 0 0, L_0x600001610f00;  1 drivers
L_0x7f8e600501b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000151e490_0 .net *"_ivl_21", 1 0, L_0x7f8e600501b8;  1 drivers
v0x60000151e520_0 .net *"_ivl_4", 31 0, L_0x600001610fa0;  1 drivers
v0x60000151e5b0_0 .net *"_ivl_6", 5 0, L_0x600001611040;  1 drivers
L_0x7f8e60050128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000151e640_0 .net *"_ivl_9", 1 0, L_0x7f8e60050128;  1 drivers
v0x60000151e6d0_0 .var/i "i", 31 0;
v0x60000151e760 .array "registers", 0 14, 31 0;
E_0x600003207100/0 .event anyedge, v0x6000015127f0_0;
E_0x600003207100/1 .event posedge, v0x600001512490_0;
E_0x600003207100 .event/or E_0x600003207100/0, E_0x600003207100/1;
L_0x600001610f00 .cmp/eq 4, L_0x600001610aa0, L_0x7f8e600500e0;
L_0x600001610fa0 .array/port v0x60000151e760, L_0x600001611040;
L_0x600001611040 .concat [ 4 2 0 0], L_0x600001610aa0, L_0x7f8e60050128;
L_0x6000016110e0 .functor MUXZ 32, L_0x600001610fa0, L_0x6000016108c0, L_0x600001610f00, C4<>;
L_0x600001611180 .cmp/eq 4, L_0x600001610c80, L_0x7f8e60050170;
L_0x600001611220 .array/port v0x60000151e760, L_0x6000016112c0;
L_0x6000016112c0 .concat [ 4 2 0 0], L_0x600001610c80, L_0x7f8e600501b8;
L_0x600001611360 .functor MUXZ 32, L_0x600001611220, L_0x6000016108c0, L_0x600001611180, C4<>;
    .scope S_0x7f8e5af151b0;
T_0 ;
    %wait E_0x600003206a00;
    %load/vec4 v0x60000151db00_0;
    %assign/vec4 v0x60000151db90_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8e5af11770;
T_1 ;
    %vpi_call 11 12 "$display", "Initializing memory" {0 0 0};
    %vpi_call 11 14 "$readmemh", "instruction.dat", v0x60000151cea0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f8e5af15320;
T_2 ;
    %vpi_call 14 16 "$display", "Initializing registers" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000151e6d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x60000151e6d0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x60000151e6d0_0;
    %store/vec4a v0x60000151e760, 4, 0;
    %load/vec4 v0x60000151e6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000151e6d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7f8e5af15320;
T_3 ;
    %wait E_0x600003207100;
    %load/vec4 v0x60000151e0a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x60000151e010_0;
    %load/vec4 v0x60000151dd40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000151e760, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8e5af106f0;
T_4 ;
    %wait E_0x600003206cc0;
    %load/vec4 v0x60000151cbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x60000151cab0_0, 0, 32;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x60000151cb40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000151cab0_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x60000151cb40_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000151cab0_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x60000151cb40_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x60000151cb40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x60000151cab0_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8e5af10410;
T_5 ;
    %wait E_0x600003206b80;
    %load/vec4 v0x60000151c2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x60000151c480_0;
    %load/vec4 v0x60000151c510_0;
    %add;
    %store/vec4 v0x60000151c3f0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x60000151c480_0;
    %load/vec4 v0x60000151c510_0;
    %sub;
    %store/vec4 v0x60000151c3f0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x60000151c480_0;
    %load/vec4 v0x60000151c510_0;
    %and;
    %store/vec4 v0x60000151c3f0_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x60000151c480_0;
    %load/vec4 v0x60000151c510_0;
    %or;
    %store/vec4 v0x60000151c3f0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x60000151c3f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
T_5.6 ;
    %load/vec4 v0x60000151c3f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
T_5.8 ;
    %load/vec4 v0x60000151c480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.12, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000151c510_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v0x60000151c3f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x60000151c480_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.16, 5;
    %load/vec4 v0x60000151c510_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.15, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000151c3f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
T_5.14 ;
T_5.10 ;
    %load/vec4 v0x60000151c3f0_0;
    %load/vec4 v0x60000151c480_0;
    %cmp/u;
    %jmp/1 T_5.19, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x60000151c3f0_0;
    %load/vec4 v0x60000151c510_0;
    %cmp/u;
    %flag_or 5, 8;
T_5.19;
    %jmp/0xz  T_5.17, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000151c360_0, 4, 1;
T_5.18 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8e5af10580;
T_6 ;
    %vpi_call 9 17 "$display", "Initializing memory" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000151c990_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x60000151c990_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x60000151c990_0;
    %store/vec4a v0x60000151ca20, 4, 0;
    %load/vec4 v0x60000151c990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000151c990_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x7f8e5af10580;
T_7 ;
    %wait E_0x600003206a00;
    %load/vec4 v0x60000151c6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x60000151c7e0_0;
    %load/vec4 v0x60000151c5a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000151ca20, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8e5af10fc0;
T_8 ;
    %wait E_0x600003206a00;
    %load/vec4 v0x600001512640_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x6000015125b0_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x600001512910_0;
    %load/vec4 v0x600001512c70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000015126d0_0, 0;
T_8.0 ;
    %load/vec4 v0x600001512640_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.5, 9;
    %load/vec4 v0x6000015125b0_0;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x600001512be0_0;
    %load/vec4 v0x600001512400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001512760_0, 0;
T_8.3 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8e5af10fc0;
T_9 ;
    %wait E_0x6000032069c0;
    %load/vec4 v0x600001512520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %jmp T_9.15;
T_9.0 ;
    %load/vec4 v0x600001512c70_0;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.1 ;
    %load/vec4 v0x600001512c70_0;
    %inv;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.2 ;
    %load/vec4 v0x600001512400_0;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.3 ;
    %load/vec4 v0x600001512400_0;
    %inv;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.4 ;
    %load/vec4 v0x600001512910_0;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.5 ;
    %load/vec4 v0x600001512910_0;
    %inv;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.6 ;
    %load/vec4 v0x600001512be0_0;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.7 ;
    %load/vec4 v0x600001512be0_0;
    %inv;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.8 ;
    %load/vec4 v0x600001512400_0;
    %load/vec4 v0x600001512c70_0;
    %inv;
    %and;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.9 ;
    %load/vec4 v0x600001512400_0;
    %inv;
    %load/vec4 v0x600001512c70_0;
    %or;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.10 ;
    %load/vec4 v0x600001512910_0;
    %load/vec4 v0x600001512be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.11 ;
    %load/vec4 v0x600001512910_0;
    %load/vec4 v0x600001512be0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v0x600001512c70_0;
    %inv;
    %load/vec4 v0x600001512910_0;
    %load/vec4 v0x600001512be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.13 ;
    %load/vec4 v0x600001512c70_0;
    %load/vec4 v0x600001512910_0;
    %load/vec4 v0x600001512be0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015125b0_0, 0, 1;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f8e5af11130;
T_10 ;
    %wait E_0x600003206a40;
    %load/vec4 v0x6000015132a0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001512f40_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001513210_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001513180_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001512eb0_0;
    %pushi/vec4 3, 3, 2;
    %cassign/vec4 v0x6000015130f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000015134e0_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001513450_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001512e20_0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000015132a0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.5, 4;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001512f40_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001513210_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001513180_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001512eb0_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x6000015130f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000015134e0_0;
    %pushi/vec4 2, 2, 2;
    %cassign/vec4 v0x600001513450_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001512e20_0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x6000015132a0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.8, 4;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001512f40_0;
    %pushi/vec4 1, 1, 1;
    %cassign/vec4 v0x600001513210_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001513180_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001512eb0_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x6000015130f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000015134e0_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x600001513450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001512e20_0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000015132a0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.11, 4;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001512f40_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001513210_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001513180_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001512eb0_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x6000015130f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000015134e0_0;
    %pushi/vec4 2, 2, 2;
    %cassign/vec4 v0x600001513450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001512e20_0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x6000015132a0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.14, 4;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001512f40_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001513210_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001513180_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600001512eb0_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x6000015130f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000015134e0_0;
    %pushi/vec4 3, 2, 2;
    %cassign/vec4 v0x600001513450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600001512e20_0;
T_10.12 ;
T_10.10 ;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %load/vec4 v0x600001512e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x600001513060_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %jmp T_10.21;
T_10.17 ;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
T_10.23 ;
    %jmp T_10.21;
T_10.18 ;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
T_10.25 ;
    %jmp T_10.21;
T_10.19 ;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
T_10.27 ;
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v0x600001513060_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.28, 4;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
    %jmp T_10.29;
T_10.28 ;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600001512d90_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600001512fd0_0;
T_10.29 ;
    %jmp T_10.21;
T_10.21 ;
    %pop/vec4 1;
T_10.16 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f8e5af13560;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001518000_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001518000_0, 0;
    %delay 5, 0;
    %end;
    .thread T_11;
    .scope S_0x7f8e5af13560;
T_12 ;
    %wait E_0x600003206980;
    %vpi_call 2 20 "$display", "Result = %b Instr = %b", v0x600001518120_0, v0x600001518090_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_arm.v";
    "arm.v";
    "./control_unit.v";
    "./conditional_logic.v";
    "./decoder.v";
    "./datapath.v";
    "./alu.v";
    "./data_memory.v";
    "./extend.v";
    "./instruction_memory.v";
    "./mux2-1.v";
    "./program_counter.v";
    "./register_file.v";
