// Seed: 4050366666
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  output id_1;
  logic id_4;
  assign id_1 = 1;
  logic id_5;
  logic id_6;
  logic id_7;
  assign id_5 = id_2 < id_4;
  always @(id_7 or 1'b0) begin
    wait (id_4);
  end
  assign id_5 = ~id_6;
endmodule
module module_1;
  logic id_4;
  logic id_5;
  assign id_1[1 : 1] = id_2;
  assign id_3 = 1;
endmodule
