[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Bindings/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Bindings/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<1030> s<1029> l<3:1> el<1:3>
n<> u<2> t<Package> p<78> s<3> l<3:1> el<3:8>
n<pack1> u<3> t<StringConst> p<78> s<18> l<3:9> el<3:14>
n<> u<4> t<IntegerAtomType_Int> p<5> l<6:13> el<6:16>
n<> u<5> t<Data_type> p<6> c<4> l<6:13> el<6:16>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<6:13> el<6:16>
n<TxWidth> u<7> t<StringConst> p<14> s<13> l<6:17> el<6:24>
n<4> u<8> t<IntConst> p<9> l<6:27> el<6:28>
n<> u<9> t<Primary_literal> p<10> c<8> l<6:27> el<6:28>
n<> u<10> t<Constant_primary> p<11> c<9> l<6:27> el<6:28>
n<> u<11> t<Constant_expression> p<12> c<10> l<6:27> el<6:28>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<6:27> el<6:28>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<6:27> el<6:28>
n<> u<14> t<Param_assignment> p<15> c<7> l<6:17> el<6:28>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<6:17> el<6:28>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<6:3> el<6:28>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<6:3> el<6:29>
n<> u<18> t<Package_item> p<78> c<17> s<54> l<6:3> el<6:29>
n<> u<19> t<IntVec_TypeLogic> p<36> s<35> l<8:16> el<8:21>
n<TxWidth> u<20> t<StringConst> p<21> l<8:23> el<8:30>
n<> u<21> t<Primary_literal> p<22> c<20> l<8:23> el<8:30>
n<> u<22> t<Constant_primary> p<23> c<21> l<8:23> el<8:30>
n<> u<23> t<Constant_expression> p<29> c<22> s<28> l<8:23> el<8:30>
n<1> u<24> t<IntConst> p<25> l<8:31> el<8:32>
n<> u<25> t<Primary_literal> p<26> c<24> l<8:31> el<8:32>
n<> u<26> t<Constant_primary> p<27> c<25> l<8:31> el<8:32>
n<> u<27> t<Constant_expression> p<29> c<26> l<8:31> el<8:32>
n<> u<28> t<BinOp_Minus> p<29> s<27> l<8:30> el<8:31>
n<> u<29> t<Constant_expression> p<34> c<23> s<33> l<8:23> el<8:32>
n<0> u<30> t<IntConst> p<31> l<8:33> el<8:34>
n<> u<31> t<Primary_literal> p<32> c<30> l<8:33> el<8:34>
n<> u<32> t<Constant_primary> p<33> c<31> l<8:33> el<8:34>
n<> u<33> t<Constant_expression> p<34> c<32> l<8:33> el<8:34>
n<> u<34> t<Constant_range> p<35> c<29> l<8:23> el<8:34>
n<> u<35> t<Packed_dimension> p<36> c<34> l<8:22> el<8:35>
n<> u<36> t<Enum_base_type> p<49> c<19> s<42> l<8:16> el<8:35>
n<On> u<37> t<StringConst> p<42> s<41> l<9:7> el<9:9>
n<4'b1010> u<38> t<IntConst> p<39> l<9:13> el<9:20>
n<> u<39> t<Primary_literal> p<40> c<38> l<9:13> el<9:20>
n<> u<40> t<Constant_primary> p<41> c<39> l<9:13> el<9:20>
n<> u<41> t<Constant_expression> p<42> c<40> l<9:13> el<9:20>
n<> u<42> t<Enum_name_declaration> p<49> c<37> s<48> l<9:7> el<9:20>
n<Off> u<43> t<StringConst> p<48> s<47> l<10:7> el<10:10>
n<4'b0101> u<44> t<IntConst> p<45> l<10:13> el<10:20>
n<> u<45> t<Primary_literal> p<46> c<44> l<10:13> el<10:20>
n<> u<46> t<Constant_primary> p<47> c<45> l<10:13> el<10:20>
n<> u<47> t<Constant_expression> p<48> c<46> l<10:13> el<10:20>
n<> u<48> t<Enum_name_declaration> p<49> c<43> l<10:7> el<10:20>
n<> u<49> t<Data_type> p<51> c<36> s<50> l<8:11> el<11:6>
n<lc_tx_e> u<50> t<StringConst> p<51> l<11:7> el<11:14>
n<> u<51> t<Type_declaration> p<52> c<49> l<8:3> el<11:15>
n<> u<52> t<Data_declaration> p<53> c<51> l<8:3> el<11:15>
n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<8:3> el<11:15>
n<> u<54> t<Package_item> p<78> c<53> s<61> l<8:3> el<11:15>
n<lc_tx_e> u<55> t<StringConst> p<56> l<13:13> el<13:20>
n<> u<56> t<Data_type> p<58> c<55> s<57> l<13:13> el<13:20>
n<lc_tx_t> u<57> t<StringConst> p<58> l<13:21> el<13:28>
n<> u<58> t<Type_declaration> p<59> c<56> l<13:5> el<13:29>
n<> u<59> t<Data_declaration> p<60> c<58> l<13:5> el<13:29>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<13:5> el<13:29>
n<> u<61> t<Package_item> p<78> c<60> s<76> l<13:5> el<13:29>
n<lc_tx_t> u<62> t<StringConst> p<63> l<15:14> el<15:21>
n<> u<63> t<Data_type> p<64> c<62> l<15:14> el<15:21>
n<> u<64> t<Data_type_or_implicit> p<74> c<63> s<73> l<15:14> el<15:21>
n<LC_TX_DEFAULT> u<65> t<StringConst> p<72> s<71> l<15:22> el<15:35>
n<Off> u<66> t<StringConst> p<67> l<15:38> el<15:41>
n<> u<67> t<Primary_literal> p<68> c<66> l<15:38> el<15:41>
n<> u<68> t<Constant_primary> p<69> c<67> l<15:38> el<15:41>
n<> u<69> t<Constant_expression> p<70> c<68> l<15:38> el<15:41>
n<> u<70> t<Constant_mintypmax_expression> p<71> c<69> l<15:38> el<15:41>
n<> u<71> t<Constant_param_expression> p<72> c<70> l<15:38> el<15:41>
n<> u<72> t<Param_assignment> p<73> c<65> l<15:22> el<15:41>
n<> u<73> t<List_of_param_assignments> p<74> c<72> l<15:22> el<15:41>
n<> u<74> t<Parameter_declaration> p<75> c<64> l<15:4> el<15:41>
n<> u<75> t<Package_or_generate_item_declaration> p<76> c<74> l<15:4> el<15:42>
n<> u<76> t<Package_item> p<78> c<75> s<77> l<15:4> el<15:42>
n<> u<77> t<Endpackage> p<78> l<17:1> el<17:11>
n<> u<78> t<Package_declaration> p<79> c<2> l<3:1> el<17:11>
n<> u<79> t<Description> p<1029> c<78> s<222> l<3:1> el<17:11>
n<module> u<80> t<Module_keyword> p<99> s<81> l<20:1> el<20:7>
n<dut1> u<81> t<StringConst> p<99> s<96> l<20:8> el<20:12>
n<> u<82> t<IntegerAtomType_Int> p<83> l<21:13> el<21:16>
n<> u<83> t<Data_type> p<84> c<82> l<21:13> el<21:16>
n<> u<84> t<Data_type_or_implicit> p<94> c<83> s<93> l<21:13> el<21:16>
n<NrDevices> u<85> t<StringConst> p<92> s<91> l<21:17> el<21:26>
n<1> u<86> t<IntConst> p<87> l<21:29> el<21:30>
n<> u<87> t<Primary_literal> p<88> c<86> l<21:29> el<21:30>
n<> u<88> t<Constant_primary> p<89> c<87> l<21:29> el<21:30>
n<> u<89> t<Constant_expression> p<90> c<88> l<21:29> el<21:30>
n<> u<90> t<Constant_mintypmax_expression> p<91> c<89> l<21:29> el<21:30>
n<> u<91> t<Constant_param_expression> p<92> c<90> l<21:29> el<21:30>
n<> u<92> t<Param_assignment> p<93> c<85> l<21:17> el<21:30>
n<> u<93> t<List_of_param_assignments> p<94> c<92> l<21:17> el<21:30>
n<> u<94> t<Parameter_declaration> p<95> c<84> l<21:3> el<21:30>
n<> u<95> t<Parameter_port_declaration> p<96> c<94> l<21:3> el<21:30>
n<> u<96> t<Parameter_port_list> p<99> c<95> s<98> l<20:13> el<22:4>
n<> u<97> t<Port> p<98> l<22:5> el<22:5>
n<> u<98> t<List_of_ports> p<99> c<97> l<22:4> el<22:6>
n<> u<99> t<Module_nonansi_header> p<221> c<80> s<141> l<20:1> el<22:7>
n<> u<100> t<IntegerAtomType_Int> p<102> s<101> l<24:14> el<24:17>
n<> u<101> t<Signing_Unsigned> p<102> l<24:18> el<24:26>
n<> u<102> t<Data_type> p<103> c<100> l<24:14> el<24:26>
n<> u<103> t<Data_type_or_implicit> p<135> c<102> s<134> l<24:14> el<24:26>
n<NumBitsDeviceSel> u<104> t<StringConst> p<133> s<132> l<24:27> el<24:43>
n<NrDevices> u<105> t<StringConst> p<106> l<24:46> el<24:55>
n<> u<106> t<Primary_literal> p<107> c<105> l<24:46> el<24:55>
n<> u<107> t<Constant_primary> p<108> c<106> l<24:46> el<24:55>
n<> u<108> t<Constant_expression> p<114> c<107> s<113> l<24:46> el<24:55>
n<1> u<109> t<IntConst> p<110> l<24:58> el<24:59>
n<> u<110> t<Primary_literal> p<111> c<109> l<24:58> el<24:59>
n<> u<111> t<Constant_primary> p<112> c<110> l<24:58> el<24:59>
n<> u<112> t<Constant_expression> p<114> c<111> l<24:58> el<24:59>
n<> u<113> t<BinOp_Great> p<114> s<112> l<24:56> el<24:57>
n<> u<114> t<Constant_expression> p<130> c<108> s<115> l<24:46> el<24:59>
n<> u<115> t<Conditional_operator> p<130> s<125> l<24:60> el<24:61>
n<> u<116> t<Dollar_keyword> p<123> s<117> l<24:62> el<24:63>
n<clog2> u<117> t<StringConst> p<123> s<122> l<24:63> el<24:68>
n<NrDevices> u<118> t<StringConst> p<119> l<24:69> el<24:78>
n<> u<119> t<Primary_literal> p<120> c<118> l<24:69> el<24:78>
n<> u<120> t<Primary> p<121> c<119> l<24:69> el<24:78>
n<> u<121> t<Expression> p<122> c<120> l<24:69> el<24:78>
n<> u<122> t<List_of_arguments> p<123> c<121> l<24:69> el<24:78>
n<> u<123> t<Complex_func_call> p<124> c<116> l<24:62> el<24:79>
n<> u<124> t<Primary> p<125> c<123> l<24:62> el<24:79>
n<> u<125> t<Expression> p<130> c<124> s<129> l<24:62> el<24:79>
n<1> u<126> t<IntConst> p<127> l<24:82> el<24:83>
n<> u<127> t<Primary_literal> p<128> c<126> l<24:82> el<24:83>
n<> u<128> t<Constant_primary> p<129> c<127> l<24:82> el<24:83>
n<> u<129> t<Constant_expression> p<130> c<128> l<24:82> el<24:83>
n<> u<130> t<Constant_expression> p<131> c<114> l<24:46> el<24:83>
n<> u<131> t<Constant_mintypmax_expression> p<132> c<130> l<24:46> el<24:83>
n<> u<132> t<Constant_param_expression> p<133> c<131> l<24:46> el<24:83>
n<> u<133> t<Param_assignment> p<134> c<104> l<24:27> el<24:83>
n<> u<134> t<List_of_param_assignments> p<135> c<133> l<24:27> el<24:83>
n<> u<135> t<Local_parameter_declaration> p<136> c<103> l<24:3> el<24:83>
n<> u<136> t<Package_or_generate_item_declaration> p<137> c<135> l<24:3> el<24:84>
n<> u<137> t<Module_or_generate_item_declaration> p<138> c<136> l<24:3> el<24:84>
n<> u<138> t<Module_common_item> p<139> c<137> l<24:3> el<24:84>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<24:3> el<24:84>
n<> u<140> t<Non_port_module_item> p<141> c<139> l<24:3> el<24:84>
n<> u<141> t<Module_item> p<221> c<140> s<170> l<24:3> el<24:84>
n<> u<142> t<IntVec_TypeLogic> p<159> s<158> l<25:3> el<25:8>
n<NumBitsDeviceSel> u<143> t<StringConst> p<144> l<25:10> el<25:26>
n<> u<144> t<Primary_literal> p<145> c<143> l<25:10> el<25:26>
n<> u<145> t<Constant_primary> p<146> c<144> l<25:10> el<25:26>
n<> u<146> t<Constant_expression> p<152> c<145> s<151> l<25:10> el<25:26>
n<1> u<147> t<IntConst> p<148> l<25:27> el<25:28>
n<> u<148> t<Primary_literal> p<149> c<147> l<25:27> el<25:28>
n<> u<149> t<Constant_primary> p<150> c<148> l<25:27> el<25:28>
n<> u<150> t<Constant_expression> p<152> c<149> l<25:27> el<25:28>
n<> u<151> t<BinOp_Minus> p<152> s<150> l<25:26> el<25:27>
n<> u<152> t<Constant_expression> p<157> c<146> s<156> l<25:10> el<25:28>
n<0> u<153> t<IntConst> p<154> l<25:29> el<25:30>
n<> u<154> t<Primary_literal> p<155> c<153> l<25:29> el<25:30>
n<> u<155> t<Constant_primary> p<156> c<154> l<25:29> el<25:30>
n<> u<156> t<Constant_expression> p<157> c<155> l<25:29> el<25:30>
n<> u<157> t<Constant_range> p<158> c<152> l<25:10> el<25:30>
n<> u<158> t<Packed_dimension> p<159> c<157> l<25:9> el<25:31>
n<> u<159> t<Data_type> p<163> c<142> s<162> l<25:3> el<25:31>
n<device_sel_req> u<160> t<StringConst> p<161> l<25:32> el<25:46>
n<> u<161> t<Variable_decl_assignment> p<162> c<160> l<25:32> el<25:46>
n<> u<162> t<List_of_variable_decl_assignments> p<163> c<161> l<25:32> el<25:46>
n<> u<163> t<Variable_declaration> p<164> c<159> l<25:3> el<25:47>
n<> u<164> t<Data_declaration> p<165> c<163> l<25:3> el<25:47>
n<> u<165> t<Package_or_generate_item_declaration> p<166> c<164> l<25:3> el<25:47>
n<> u<166> t<Module_or_generate_item_declaration> p<167> c<165> l<25:3> el<25:47>
n<> u<167> t<Module_common_item> p<168> c<166> l<25:3> el<25:47>
n<> u<168> t<Module_or_generate_item> p<169> c<167> l<25:3> el<25:47>
n<> u<169> t<Non_port_module_item> p<170> c<168> l<25:3> el<25:47>
n<> u<170> t<Module_item> p<221> c<169> s<187> l<25:3> el<25:47>
n<> u<171> t<IntegerAtomType_Int> p<172> l<26:3> el<26:6>
n<> u<172> t<Data_type> p<180> c<171> s<179> l<26:3> el<26:6>
n<device> u<173> t<StringConst> p<178> s<177> l<26:7> el<26:13>
n<2> u<174> t<IntConst> p<175> l<26:16> el<26:17>
n<> u<175> t<Primary_literal> p<176> c<174> l<26:16> el<26:17>
n<> u<176> t<Primary> p<177> c<175> l<26:16> el<26:17>
n<> u<177> t<Expression> p<178> c<176> l<26:16> el<26:17>
n<> u<178> t<Variable_decl_assignment> p<179> c<173> l<26:7> el<26:17>
n<> u<179> t<List_of_variable_decl_assignments> p<180> c<178> l<26:7> el<26:17>
n<> u<180> t<Variable_declaration> p<181> c<172> l<26:3> el<26:18>
n<> u<181> t<Data_declaration> p<182> c<180> l<26:3> el<26:18>
n<> u<182> t<Package_or_generate_item_declaration> p<183> c<181> l<26:3> el<26:18>
n<> u<183> t<Module_or_generate_item_declaration> p<184> c<182> l<26:3> el<26:18>
n<> u<184> t<Module_common_item> p<185> c<183> l<26:3> el<26:18>
n<> u<185> t<Module_or_generate_item> p<186> c<184> l<26:3> el<26:18>
n<> u<186> t<Non_port_module_item> p<187> c<185> l<26:3> el<26:18>
n<> u<187> t<Module_item> p<221> c<186> s<219> l<26:3> el<26:18>
n<> u<188> t<AlwaysKeywd_Comb> p<215> s<214> l<27:3> el<27:14>
n<device_sel_req> u<189> t<StringConst> p<190> l<28:5> el<28:19>
n<> u<190> t<Ps_or_hierarchical_identifier> p<193> c<189> s<192> l<28:5> el<28:19>
n<> u<191> t<Bit_select> p<192> l<28:20> el<28:20>
n<> u<192> t<Select> p<193> c<191> l<28:20> el<28:20>
n<> u<193> t<Variable_lvalue> p<206> c<190> s<194> l<28:5> el<28:19>
n<> u<194> t<AssignOp_Assign> p<206> s<205> l<28:20> el<28:21>
n<NumBitsDeviceSel> u<195> t<StringConst> p<196> l<28:22> el<28:38>
n<> u<196> t<Ps_type_identifier> p<197> c<195> l<28:22> el<28:38>
n<> u<197> t<Simple_type> p<198> c<196> l<28:22> el<28:38>
n<> u<198> t<Casting_type> p<203> c<197> s<202> l<28:22> el<28:38>
n<device> u<199> t<StringConst> p<200> l<28:40> el<28:46>
n<> u<200> t<Primary_literal> p<201> c<199> l<28:40> el<28:46>
n<> u<201> t<Primary> p<202> c<200> l<28:40> el<28:46>
n<> u<202> t<Expression> p<203> c<201> l<28:40> el<28:46>
n<> u<203> t<Cast> p<204> c<198> l<28:22> el<28:47>
n<> u<204> t<Primary> p<205> c<203> l<28:22> el<28:47>
n<> u<205> t<Expression> p<206> c<204> l<28:22> el<28:47>
n<> u<206> t<Operator_assignment> p<207> c<193> l<28:5> el<28:47>
n<> u<207> t<Blocking_assignment> p<208> c<206> l<28:5> el<28:47>
n<> u<208> t<Statement_item> p<209> c<207> l<28:5> el<28:48>
n<> u<209> t<Statement> p<210> c<208> l<28:5> el<28:48>
n<> u<210> t<Statement_or_null> p<212> c<209> s<211> l<28:5> el<28:48>
n<> u<211> t<End> p<212> l<29:3> el<29:6>
n<> u<212> t<Seq_block> p<213> c<210> l<27:15> el<29:6>
n<> u<213> t<Statement_item> p<214> c<212> l<27:15> el<29:6>
n<> u<214> t<Statement> p<215> c<213> l<27:15> el<29:6>
n<> u<215> t<Always_construct> p<216> c<188> l<27:3> el<29:6>
n<> u<216> t<Module_common_item> p<217> c<215> l<27:3> el<29:6>
n<> u<217> t<Module_or_generate_item> p<218> c<216> l<27:3> el<29:6>
n<> u<218> t<Non_port_module_item> p<219> c<217> l<27:3> el<29:6>
n<> u<219> t<Module_item> p<221> c<218> s<220> l<27:3> el<29:6>
n<> u<220> t<Endmodule> p<221> l<31:1> el<31:10>
n<> u<221> t<Module_declaration> p<222> c<99> l<20:1> el<31:10>
n<> u<222> t<Description> p<1029> c<221> s<377> l<20:1> el<31:10>
n<module> u<223> t<Module_keyword> p<291> s<224> l<35:1> el<35:7>
n<dut2> u<224> t<StringConst> p<291> s<237> l<35:8> el<35:12>
n<> u<225> t<Data_type_or_implicit> p<235> s<234> l<35:25> el<35:25>
n<num_out_p> u<226> t<StringConst> p<233> s<232> l<35:25> el<35:34>
n<"inv"> u<227> t<StringLiteral> p<228> l<35:35> el<35:40>
n<> u<228> t<Primary_literal> p<229> c<227> l<35:35> el<35:40>
n<> u<229> t<Constant_primary> p<230> c<228> l<35:35> el<35:40>
n<> u<230> t<Constant_expression> p<231> c<229> l<35:35> el<35:40>
n<> u<231> t<Constant_mintypmax_expression> p<232> c<230> l<35:35> el<35:40>
n<> u<232> t<Constant_param_expression> p<233> c<231> l<35:35> el<35:40>
n<> u<233> t<Param_assignment> p<234> c<226> l<35:25> el<35:40>
n<> u<234> t<List_of_param_assignments> p<235> c<233> l<35:25> el<35:40>
n<> u<235> t<Parameter_declaration> p<236> c<225> l<35:15> el<35:40>
n<> u<236> t<Parameter_port_declaration> p<237> c<235> l<35:15> el<35:40>
n<> u<237> t<Parameter_port_list> p<291> c<236> s<290> l<35:13> el<35:41>
n<> u<238> t<PortDir_Inp> p<263> s<262> l<37:6> el<37:11>
n<> u<239> t<Dollar_keyword> p<246> s<240> l<37:13> el<37:14>
n<clog2> u<240> t<StringConst> p<246> s<245> l<37:14> el<37:19>
n<num_out_p> u<241> t<StringConst> p<242> l<37:20> el<37:29>
n<> u<242> t<Primary_literal> p<243> c<241> l<37:20> el<37:29>
n<> u<243> t<Primary> p<244> c<242> l<37:20> el<37:29>
n<> u<244> t<Expression> p<245> c<243> l<37:20> el<37:29>
n<> u<245> t<List_of_arguments> p<246> c<244> l<37:20> el<37:29>
n<> u<246> t<Subroutine_call> p<247> c<239> l<37:13> el<37:30>
n<> u<247> t<Constant_primary> p<248> c<246> l<37:13> el<37:30>
n<> u<248> t<Constant_expression> p<254> c<247> s<253> l<37:13> el<37:30>
n<1> u<249> t<IntConst> p<250> l<37:31> el<37:32>
n<> u<250> t<Primary_literal> p<251> c<249> l<37:31> el<37:32>
n<> u<251> t<Constant_primary> p<252> c<250> l<37:31> el<37:32>
n<> u<252> t<Constant_expression> p<254> c<251> l<37:31> el<37:32>
n<> u<253> t<BinOp_Minus> p<254> s<252> l<37:30> el<37:31>
n<> u<254> t<Constant_expression> p<259> c<248> s<258> l<37:13> el<37:32>
n<0> u<255> t<IntConst> p<256> l<37:33> el<37:34>
n<> u<256> t<Primary_literal> p<257> c<255> l<37:33> el<37:34>
n<> u<257> t<Constant_primary> p<258> c<256> l<37:33> el<37:34>
n<> u<258> t<Constant_expression> p<259> c<257> l<37:33> el<37:34>
n<> u<259> t<Constant_range> p<260> c<254> l<37:13> el<37:34>
n<> u<260> t<Packed_dimension> p<261> c<259> l<37:12> el<37:35>
n<> u<261> t<Data_type_or_implicit> p<262> c<260> l<37:12> el<37:35>
n<> u<262> t<Net_port_type> p<263> c<261> l<37:12> el<37:35>
n<> u<263> t<Net_port_header> p<265> c<238> s<264> l<37:6> el<37:35>
n<i> u<264> t<StringConst> p<265> l<37:36> el<37:37>
n<> u<265> t<Ansi_port_declaration> p<290> c<263> s<289> l<37:6> el<37:37>
n<> u<266> t<PortDir_Out> p<287> s<286> l<38:7> el<38:13>
n<> u<267> t<IntVec_TypeLogic> p<284> s<283> l<38:14> el<38:19>
n<num_out_p> u<268> t<StringConst> p<269> l<38:21> el<38:30>
n<> u<269> t<Primary_literal> p<270> c<268> l<38:21> el<38:30>
n<> u<270> t<Constant_primary> p<271> c<269> l<38:21> el<38:30>
n<> u<271> t<Constant_expression> p<277> c<270> s<276> l<38:21> el<38:30>
n<1> u<272> t<IntConst> p<273> l<38:31> el<38:32>
n<> u<273> t<Primary_literal> p<274> c<272> l<38:31> el<38:32>
n<> u<274> t<Constant_primary> p<275> c<273> l<38:31> el<38:32>
n<> u<275> t<Constant_expression> p<277> c<274> l<38:31> el<38:32>
n<> u<276> t<BinOp_Minus> p<277> s<275> l<38:30> el<38:31>
n<> u<277> t<Constant_expression> p<282> c<271> s<281> l<38:21> el<38:32>
n<0> u<278> t<IntConst> p<279> l<38:33> el<38:34>
n<> u<279> t<Primary_literal> p<280> c<278> l<38:33> el<38:34>
n<> u<280> t<Constant_primary> p<281> c<279> l<38:33> el<38:34>
n<> u<281> t<Constant_expression> p<282> c<280> l<38:33> el<38:34>
n<> u<282> t<Constant_range> p<283> c<277> l<38:21> el<38:34>
n<> u<283> t<Packed_dimension> p<284> c<282> l<38:20> el<38:35>
n<> u<284> t<Data_type> p<285> c<267> l<38:14> el<38:35>
n<> u<285> t<Data_type_or_implicit> p<286> c<284> l<38:14> el<38:35>
n<> u<286> t<Net_port_type> p<287> c<285> l<38:14> el<38:35>
n<> u<287> t<Net_port_header> p<289> c<266> s<288> l<38:7> el<38:35>
n<o> u<288> t<StringConst> p<289> l<38:36> el<38:37>
n<> u<289> t<Ansi_port_declaration> p<290> c<287> l<38:7> el<38:37>
n<> u<290> t<List_of_port_declarations> p<291> c<265> l<36:4> el<39:5>
n<> u<291> t<Module_ansi_header> p<376> c<223> s<374> l<35:1> el<39:6>
n<num_out_p> u<292> t<StringConst> p<293> l<41:10> el<41:19>
n<> u<293> t<Primary_literal> p<294> c<292> l<41:10> el<41:19>
n<> u<294> t<Constant_primary> p<295> c<293> l<41:10> el<41:19>
n<> u<295> t<Constant_expression> p<301> c<294> s<300> l<41:10> el<41:19>
n<1> u<296> t<IntConst> p<297> l<41:23> el<41:24>
n<> u<297> t<Primary_literal> p<298> c<296> l<41:23> el<41:24>
n<> u<298> t<Constant_primary> p<299> c<297> l<41:23> el<41:24>
n<> u<299> t<Constant_expression> p<301> c<298> l<41:23> el<41:24>
n<> u<300> t<BinOp_Equiv> p<301> s<299> l<41:20> el<41:22>
n<> u<301> t<Constant_expression> p<370> c<295> s<335> l<41:10> el<41:24>
n<> u<302> t<NetType_Wire> p<311> s<303> l<43:8> el<43:12>
n<> u<303> t<Data_type_or_implicit> p<311> s<310> l<43:13> el<43:13>
n<unused> u<304> t<StringConst> p<309> s<308> l<43:13> el<43:19>
n<i> u<305> t<StringConst> p<306> l<43:22> el<43:23>
n<> u<306> t<Primary_literal> p<307> c<305> l<43:22> el<43:23>
n<> u<307> t<Primary> p<308> c<306> l<43:22> el<43:23>
n<> u<308> t<Expression> p<309> c<307> l<43:22> el<43:23>
n<> u<309> t<Net_decl_assignment> p<310> c<304> l<43:13> el<43:23>
n<> u<310> t<List_of_net_decl_assignments> p<311> c<309> l<43:13> el<43:23>
n<> u<311> t<Net_declaration> p<312> c<302> l<43:8> el<43:24>
n<> u<312> t<Package_or_generate_item_declaration> p<313> c<311> l<43:8> el<43:24>
n<> u<313> t<Module_or_generate_item_declaration> p<314> c<312> l<43:8> el<43:24>
n<> u<314> t<Module_common_item> p<315> c<313> l<43:8> el<43:24>
n<> u<315> t<Module_or_generate_item> p<316> c<314> l<43:8> el<43:24>
n<> u<316> t<Generate_item> p<317> c<315> l<43:8> el<43:24>
n<> u<317> t<Generate_block> p<335> c<316> s<333> l<43:8> el<43:24>
n<o> u<318> t<StringConst> p<319> l<44:15> el<44:16>
n<> u<319> t<Ps_or_hierarchical_identifier> p<322> c<318> s<321> l<44:15> el<44:16>
n<> u<320> t<Constant_bit_select> p<321> l<44:17> el<44:17>
n<> u<321> t<Constant_select> p<322> c<320> l<44:17> el<44:17>
n<> u<322> t<Net_lvalue> p<327> c<319> s<326> l<44:15> el<44:16>
n<> u<323> t<Number_1Tickb1> p<324> l<44:19> el<44:23>
n<> u<324> t<Primary_literal> p<325> c<323> l<44:19> el<44:23>
n<> u<325> t<Primary> p<326> c<324> l<44:19> el<44:23>
n<> u<326> t<Expression> p<327> c<325> l<44:19> el<44:23>
n<> u<327> t<Net_assignment> p<328> c<322> l<44:15> el<44:23>
n<> u<328> t<List_of_net_assignments> p<329> c<327> l<44:15> el<44:23>
n<> u<329> t<Continuous_assign> p<330> c<328> l<44:8> el<44:24>
n<> u<330> t<Module_common_item> p<331> c<329> l<44:8> el<44:24>
n<> u<331> t<Module_or_generate_item> p<332> c<330> l<44:8> el<44:24>
n<> u<332> t<Generate_item> p<333> c<331> l<44:8> el<44:24>
n<> u<333> t<Generate_block> p<335> c<332> s<334> l<44:8> el<44:24>
n<> u<334> t<End> p<335> l<45:4> el<45:7>
n<> u<335> t<Generate_block> p<370> c<317> s<369> l<41:26> el<45:7>
n<o> u<336> t<StringConst> p<337> l<47:15> el<47:16>
n<> u<337> t<Ps_or_hierarchical_identifier> p<340> c<336> s<339> l<47:15> el<47:16>
n<> u<338> t<Constant_bit_select> p<339> l<47:17> el<47:17>
n<> u<339> t<Constant_select> p<340> c<338> l<47:17> el<47:17>
n<> u<340> t<Net_lvalue> p<359> c<337> s<358> l<47:15> el<47:16>
n<num_out_p> u<341> t<StringConst> p<342> l<47:20> el<47:29>
n<> u<342> t<Primary_literal> p<343> c<341> l<47:20> el<47:29>
n<> u<343> t<Constant_primary> p<344> c<342> l<47:20> el<47:29>
n<> u<344> t<Constant_expression> p<345> c<343> l<47:20> el<47:29>
n<> u<345> t<Casting_type> p<356> c<344> s<355> l<47:19> el<47:30>
n<> u<346> t<Number_1Tickb1> p<347> l<47:34> el<47:38>
n<> u<347> t<Primary_literal> p<348> c<346> l<47:34> el<47:38>
n<> u<348> t<Primary> p<349> c<347> l<47:34> el<47:38>
n<> u<349> t<Expression> p<355> c<348> s<354> l<47:34> el<47:38>
n<i> u<350> t<StringConst> p<351> l<47:42> el<47:43>
n<> u<351> t<Primary_literal> p<352> c<350> l<47:42> el<47:43>
n<> u<352> t<Primary> p<353> c<351> l<47:42> el<47:43>
n<> u<353> t<Expression> p<355> c<352> l<47:42> el<47:43>
n<> u<354> t<BinOp_ShiftLeft> p<355> s<353> l<47:39> el<47:41>
n<> u<355> t<Expression> p<356> c<349> l<47:34> el<47:43>
n<> u<356> t<Cast> p<357> c<345> l<47:19> el<47:44>
n<> u<357> t<Primary> p<358> c<356> l<47:19> el<47:44>
n<> u<358> t<Expression> p<359> c<357> l<47:19> el<47:44>
n<> u<359> t<Net_assignment> p<360> c<340> l<47:15> el<47:44>
n<> u<360> t<List_of_net_assignments> p<361> c<359> l<47:15> el<47:44>
n<> u<361> t<Continuous_assign> p<362> c<360> l<47:8> el<47:45>
n<> u<362> t<Module_common_item> p<363> c<361> l<47:8> el<47:45>
n<> u<363> t<Module_or_generate_item> p<364> c<362> l<47:8> el<47:45>
n<> u<364> t<Generate_item> p<365> c<363> l<47:8> el<47:45>
n<> u<365> t<Generate_block> p<367> c<364> s<366> l<47:8> el<47:45>
n<> u<366> t<End> p<367> l<48:6> el<48:9>
n<> u<367> t<Generate_block> p<370> c<365> l<46:9> el<48:9>
n<> u<368> t<IF> p<370> s<301> l<41:6> el<41:8>
n<> u<369> t<Else> p<370> s<367> l<46:4> el<46:8>
n<> u<370> t<If_generate_construct> p<371> c<368> l<41:6> el<48:9>
n<> u<371> t<Conditional_generate_construct> p<372> c<370> l<41:6> el<48:9>
n<> u<372> t<Module_common_item> p<373> c<371> l<41:6> el<48:9>
n<> u<373> t<Module_or_generate_item> p<374> c<372> l<41:6> el<48:9>
n<> u<374> t<Non_port_module_item> p<376> c<373> s<375> l<41:6> el<48:9>
n<> u<375> t<Endmodule> p<376> l<50:1> el<50:10>
n<> u<376> t<Module_declaration> p<377> c<291> l<35:1> el<50:10>
n<> u<377> t<Description> p<1029> c<376> s<515> l<35:1> el<50:10>
n<module> u<378> t<Module_keyword> p<398> s<379> l<54:1> el<54:7>
n<dut3> u<379> t<StringConst> p<398> s<395> l<54:8> el<54:12>
n<> u<380> t<IntegerAtomType_Int> p<382> s<381> l<54:26> el<54:29>
n<> u<381> t<Signing_Unsigned> p<382> l<54:30> el<54:38>
n<> u<382> t<Data_type> p<383> c<380> l<54:26> el<54:38>
n<> u<383> t<Data_type_or_implicit> p<393> c<382> s<392> l<54:26> el<54:38>
n<LfsrDw> u<384> t<StringConst> p<391> s<390> l<54:45> el<54:51>
n<3> u<385> t<IntConst> p<386> l<54:60> el<54:61>
n<> u<386> t<Primary_literal> p<387> c<385> l<54:60> el<54:61>
n<> u<387> t<Constant_primary> p<388> c<386> l<54:60> el<54:61>
n<> u<388> t<Constant_expression> p<389> c<387> l<54:60> el<54:61>
n<> u<389> t<Constant_mintypmax_expression> p<390> c<388> l<54:60> el<54:61>
n<> u<390> t<Constant_param_expression> p<391> c<389> l<54:60> el<54:61>
n<> u<391> t<Param_assignment> p<392> c<384> l<54:45> el<54:61>
n<> u<392> t<List_of_param_assignments> p<393> c<391> l<54:45> el<54:61>
n<> u<393> t<Parameter_declaration> p<394> c<383> l<54:16> el<54:61>
n<> u<394> t<Parameter_port_declaration> p<395> c<393> l<54:16> el<54:61>
n<> u<395> t<Parameter_port_list> p<398> c<394> s<397> l<54:14> el<54:62>
n<> u<396> t<Port> p<397> l<54:64> el<54:64>
n<> u<397> t<List_of_ports> p<398> c<396> l<54:63> el<54:65>
n<> u<398> t<Module_nonansi_header> p<514> c<378> s<418> l<54:1> el<54:66>
n<bsg_dff_reset> u<399> t<StringConst> p<415> s<409> l<56:3> el<56:16>
n<width_p> u<400> t<StringConst> p<407> s<406> l<56:20> el<56:27>
n<2> u<401> t<IntConst> p<402> l<56:28> el<56:29>
n<> u<402> t<Primary_literal> p<403> c<401> l<56:28> el<56:29>
n<> u<403> t<Primary> p<404> c<402> l<56:28> el<56:29>
n<> u<404> t<Expression> p<405> c<403> l<56:28> el<56:29>
n<> u<405> t<Mintypmax_expression> p<406> c<404> l<56:28> el<56:29>
n<> u<406> t<Param_expression> p<407> c<405> l<56:28> el<56:29>
n<> u<407> t<Named_parameter_assignment> p<408> c<400> l<56:19> el<56:30>
n<> u<408> t<List_of_parameter_assignments> p<409> c<407> l<56:19> el<56:30>
n<> u<409> t<Parameter_value_assignment> p<415> c<408> s<414> l<56:17> el<56:31>
n<a1> u<410> t<StringConst> p<411> l<56:32> el<56:34>
n<> u<411> t<Name_of_instance> p<414> c<410> s<413> l<56:32> el<56:34>
n<> u<412> t<Ordered_port_connection> p<413> l<56:35> el<56:35>
n<> u<413> t<List_of_port_connections> p<414> c<412> l<56:35> el<56:35>
n<> u<414> t<Hierarchical_instance> p<415> c<411> l<56:32> el<56:36>
n<> u<415> t<Module_instantiation> p<416> c<399> l<56:3> el<56:37>
n<> u<416> t<Module_or_generate_item> p<417> c<415> l<56:3> el<56:37>
n<> u<417> t<Non_port_module_item> p<418> c<416> l<56:3> el<56:37>
n<> u<418> t<Module_item> p<514> c<417> s<428> l<56:3> el<56:37>
n<bsg_dff_reset> u<419> t<StringConst> p<425> s<424> l<58:3> el<58:16>
n<a2> u<420> t<StringConst> p<421> l<58:17> el<58:19>
n<> u<421> t<Name_of_instance> p<424> c<420> s<423> l<58:17> el<58:19>
n<> u<422> t<Ordered_port_connection> p<423> l<58:20> el<58:20>
n<> u<423> t<List_of_port_connections> p<424> c<422> l<58:20> el<58:20>
n<> u<424> t<Hierarchical_instance> p<425> c<421> l<58:17> el<58:21>
n<> u<425> t<Module_instantiation> p<426> c<419> l<58:3> el<58:22>
n<> u<426> t<Module_or_generate_item> p<427> c<425> l<58:3> el<58:22>
n<> u<427> t<Non_port_module_item> p<428> c<426> l<58:3> el<58:22>
n<> u<428> t<Module_item> p<514> c<427> s<491> l<58:3> el<58:22>
n<next_lfsr_state> u<429> t<StringConst> p<430> l<60:10> el<60:25>
n<> u<430> t<Ps_or_hierarchical_identifier> p<433> c<429> s<432> l<60:10> el<60:25>
n<> u<431> t<Constant_bit_select> p<432> l<60:26> el<60:26>
n<> u<432> t<Constant_select> p<433> c<431> l<60:26> el<60:26>
n<> u<433> t<Net_lvalue> p<485> c<430> s<484> l<60:10> el<60:25>
n<LfsrDw> u<434> t<StringConst> p<435> l<60:28> el<60:34>
n<> u<435> t<Ps_type_identifier> p<436> c<434> l<60:28> el<60:34>
n<> u<436> t<Simple_type> p<437> c<435> l<60:28> el<60:34>
n<> u<437> t<Casting_type> p<442> c<436> s<441> l<60:28> el<60:34>
n<entropy_i> u<438> t<StringConst> p<439> l<60:36> el<60:45>
n<> u<439> t<Primary_literal> p<440> c<438> l<60:36> el<60:45>
n<> u<440> t<Primary> p<441> c<439> l<60:36> el<60:45>
n<> u<441> t<Expression> p<442> c<440> l<60:36> el<60:45>
n<> u<442> t<Cast> p<443> c<437> l<60:28> el<60:46>
n<> u<443> t<Primary> p<444> c<442> l<60:28> el<60:46>
n<> u<444> t<Expression> p<471> c<443> s<470> l<60:28> el<60:46>
n<LfsrDw> u<445> t<StringConst> p<446> l<60:51> el<60:57>
n<> u<446> t<Primary_literal> p<447> c<445> l<60:51> el<60:57>
n<> u<447> t<Primary> p<448> c<446> l<60:51> el<60:57>
n<> u<448> t<Expression> p<460> c<447> s<459> l<60:51> el<60:57>
n<lfsr_q> u<449> t<StringConst> p<456> s<455> l<60:58> el<60:64>
n<0> u<450> t<IntConst> p<451> l<60:65> el<60:66>
n<> u<451> t<Primary_literal> p<452> c<450> l<60:65> el<60:66>
n<> u<452> t<Primary> p<453> c<451> l<60:65> el<60:66>
n<> u<453> t<Expression> p<454> c<452> l<60:65> el<60:66>
n<> u<454> t<Bit_select> p<455> c<453> l<60:64> el<60:67>
n<> u<455> t<Select> p<456> c<454> l<60:64> el<60:67>
n<> u<456> t<Complex_func_call> p<457> c<449> l<60:58> el<60:67>
n<> u<457> t<Primary> p<458> c<456> l<60:58> el<60:67>
n<> u<458> t<Expression> p<459> c<457> l<60:58> el<60:67>
n<> u<459> t<Concatenation> p<460> c<458> l<60:57> el<60:68>
n<> u<460> t<Multiple_concatenation> p<461> c<448> l<60:50> el<60:69>
n<> u<461> t<Primary> p<462> c<460> l<60:50> el<60:69>
n<> u<462> t<Expression> p<468> c<461> s<467> l<60:50> el<60:69>
n<coeffs> u<463> t<StringConst> p<464> l<60:72> el<60:78>
n<> u<464> t<Primary_literal> p<465> c<463> l<60:72> el<60:78>
n<> u<465> t<Primary> p<466> c<464> l<60:72> el<60:78>
n<> u<466> t<Expression> p<468> c<465> l<60:72> el<60:78>
n<> u<467> t<BinOp_BitwAnd> p<468> s<466> l<60:70> el<60:71>
n<> u<468> t<Expression> p<469> c<462> l<60:50> el<60:78>
n<> u<469> t<Expression> p<471> c<468> l<60:49> el<60:79>
n<> u<470> t<BinOp_BitwXor> p<471> s<469> l<60:47> el<60:48>
n<> u<471> t<Expression> p<484> c<444> s<483> l<60:28> el<60:79>
n<lfsr_q> u<472> t<StringConst> p<473> l<60:83> el<60:89>
n<> u<473> t<Primary_literal> p<474> c<472> l<60:83> el<60:89>
n<> u<474> t<Primary> p<475> c<473> l<60:83> el<60:89>
n<> u<475> t<Expression> p<481> c<474> s<480> l<60:83> el<60:89>
n<1> u<476> t<IntConst> p<477> l<60:93> el<60:94>
n<> u<477> t<Primary_literal> p<478> c<476> l<60:93> el<60:94>
n<> u<478> t<Primary> p<479> c<477> l<60:93> el<60:94>
n<> u<479> t<Expression> p<481> c<478> l<60:93> el<60:94>
n<> u<480> t<BinOp_ShiftRight> p<481> s<479> l<60:90> el<60:92>
n<> u<481> t<Expression> p<482> c<475> l<60:83> el<60:94>
n<> u<482> t<Expression> p<484> c<481> l<60:82> el<60:95>
n<> u<483> t<BinOp_BitwXor> p<484> s<482> l<60:80> el<60:81>
n<> u<484> t<Expression> p<485> c<471> l<60:28> el<60:95>
n<> u<485> t<Net_assignment> p<486> c<433> l<60:10> el<60:95>
n<> u<486> t<List_of_net_assignments> p<487> c<485> l<60:10> el<60:95>
n<> u<487> t<Continuous_assign> p<488> c<486> l<60:3> el<60:96>
n<> u<488> t<Module_common_item> p<489> c<487> l<60:3> el<60:96>
n<> u<489> t<Module_or_generate_item> p<490> c<488> l<60:3> el<60:96>
n<> u<490> t<Non_port_module_item> p<491> c<489> l<60:3> el<60:96>
n<> u<491> t<Module_item> p<514> c<490> s<512> l<60:3> el<60:96>
n<lockup> u<492> t<StringConst> p<493> l<62:9> el<62:15>
n<> u<493> t<Ps_or_hierarchical_identifier> p<496> c<492> s<495> l<62:9> el<62:15>
n<> u<494> t<Constant_bit_select> p<495> l<62:16> el<62:16>
n<> u<495> t<Constant_select> p<496> c<494> l<62:16> el<62:16>
n<> u<496> t<Net_lvalue> p<506> c<493> s<505> l<62:9> el<62:15>
n<lfsr_q> u<497> t<StringConst> p<498> l<62:21> el<62:27>
n<> u<498> t<Primary_literal> p<499> c<497> l<62:21> el<62:27>
n<> u<499> t<Primary> p<500> c<498> l<62:21> el<62:27>
n<> u<500> t<Expression> p<502> c<499> l<62:21> el<62:27>
n<> u<501> t<Unary_BitwOr> p<502> s<500> l<62:20> el<62:21>
n<> u<502> t<Expression> p<503> c<501> l<62:20> el<62:27>
n<> u<503> t<Expression> p<505> c<502> l<62:19> el<62:28>
n<> u<504> t<Unary_Tilda> p<505> s<503> l<62:18> el<62:19>
n<> u<505> t<Expression> p<506> c<504> l<62:18> el<62:28>
n<> u<506> t<Net_assignment> p<507> c<496> l<62:9> el<62:28>
n<> u<507> t<List_of_net_assignments> p<508> c<506> l<62:9> el<62:28>
n<> u<508> t<Continuous_assign> p<509> c<507> l<62:2> el<62:29>
n<> u<509> t<Module_common_item> p<510> c<508> l<62:2> el<62:29>
n<> u<510> t<Module_or_generate_item> p<511> c<509> l<62:2> el<62:29>
n<> u<511> t<Non_port_module_item> p<512> c<510> l<62:2> el<62:29>
n<> u<512> t<Module_item> p<514> c<511> s<513> l<62:2> el<62:29>
n<> u<513> t<Endmodule> p<514> l<64:1> el<64:10>
n<> u<514> t<Module_declaration> p<515> c<398> l<54:1> el<64:10>
n<> u<515> t<Description> p<1029> c<514> s<616> l<54:1> el<64:10>
n<module> u<516> t<Module_keyword> p<547> s<517> l<67:1> el<67:7>
n<bsg_dff_reset> u<517> t<StringConst> p<547> s<544> l<67:8> el<67:21>
n<width_p> u<518> t<StringConst> p<526> s<525> l<67:25> el<67:32>
n<1> u<519> t<IntConst> p<520> l<67:34> el<67:35>
n<> u<520> t<Primary_literal> p<521> c<519> l<67:34> el<67:35>
n<> u<521> t<Constant_primary> p<523> c<520> l<67:34> el<67:35>
n<> u<522> t<Unary_Minus> p<523> s<521> l<67:33> el<67:34>
n<> u<523> t<Constant_expression> p<524> c<522> l<67:33> el<67:35>
n<> u<524> t<Constant_mintypmax_expression> p<525> c<523> l<67:33> el<67:35>
n<> u<525> t<Constant_param_expression> p<526> c<524> l<67:33> el<67:35>
n<> u<526> t<Param_assignment> p<543> c<518> s<534> l<67:25> el<67:35>
n<reset_val_p> u<527> t<StringConst> p<534> s<533> l<67:37> el<67:48>
n<0> u<528> t<IntConst> p<529> l<67:49> el<67:50>
n<> u<529> t<Primary_literal> p<530> c<528> l<67:49> el<67:50>
n<> u<530> t<Constant_primary> p<531> c<529> l<67:49> el<67:50>
n<> u<531> t<Constant_expression> p<532> c<530> l<67:49> el<67:50>
n<> u<532> t<Constant_mintypmax_expression> p<533> c<531> l<67:49> el<67:50>
n<> u<533> t<Constant_param_expression> p<534> c<532> l<67:49> el<67:50>
n<> u<534> t<Param_assignment> p<543> c<527> s<542> l<67:37> el<67:50>
n<harden_p> u<535> t<StringConst> p<542> s<541> l<67:52> el<67:60>
n<0> u<536> t<IntConst> p<537> l<67:61> el<67:62>
n<> u<537> t<Primary_literal> p<538> c<536> l<67:61> el<67:62>
n<> u<538> t<Constant_primary> p<539> c<537> l<67:61> el<67:62>
n<> u<539> t<Constant_expression> p<540> c<538> l<67:61> el<67:62>
n<> u<540> t<Constant_mintypmax_expression> p<541> c<539> l<67:61> el<67:62>
n<> u<541> t<Constant_param_expression> p<542> c<540> l<67:61> el<67:62>
n<> u<542> t<Param_assignment> p<543> c<535> l<67:52> el<67:62>
n<> u<543> t<List_of_param_assignments> p<544> c<526> l<67:25> el<67:62>
n<> u<544> t<Parameter_port_list> p<547> c<543> s<546> l<67:23> el<67:63>
n<> u<545> t<Port> p<546> l<69:5> el<68:10>
n<> u<546> t<List_of_ports> p<547> c<545> l<68:4> el<69:6>
n<> u<547> t<Module_nonansi_header> p<615> c<516> s<613> l<67:1> el<69:7>
n<> u<548> t<AlwaysKeywd_Always> p<609> s<608> l<72:4> el<72:10>
n<> u<549> t<Edge_Posedge> p<554> s<553> l<72:13> el<72:20>
n<clk_i> u<550> t<StringConst> p<551> l<72:21> el<72:26>
n<> u<551> t<Primary_literal> p<552> c<550> l<72:21> el<72:26>
n<> u<552> t<Primary> p<553> c<551> l<72:21> el<72:26>
n<> u<553> t<Expression> p<554> c<552> l<72:21> el<72:26>
n<> u<554> t<Event_expression> p<555> c<549> l<72:13> el<72:26>
n<> u<555> t<Event_control> p<556> c<554> l<72:11> el<72:27>
n<> u<556> t<Procedural_timing_control> p<606> c<555> s<605> l<72:11> el<72:27>
n<reset_i> u<557> t<StringConst> p<558> l<74:13> el<74:20>
n<> u<558> t<Primary_literal> p<559> c<557> l<74:13> el<74:20>
n<> u<559> t<Primary> p<560> c<558> l<74:13> el<74:20>
n<> u<560> t<Expression> p<561> c<559> l<74:13> el<74:20>
n<> u<561> t<Expression_or_cond_pattern> p<562> c<560> l<74:13> el<74:20>
n<> u<562> t<Cond_predicate> p<597> c<561> s<583> l<74:13> el<74:20>
n<data_r> u<563> t<StringConst> p<564> l<75:11> el<75:17>
n<> u<564> t<Ps_or_hierarchical_identifier> p<567> c<563> s<566> l<75:11> el<75:17>
n<> u<565> t<Bit_select> p<566> l<75:18> el<75:18>
n<> u<566> t<Select> p<567> c<565> l<75:18> el<75:18>
n<> u<567> t<Variable_lvalue> p<580> c<564> s<579> l<75:11> el<75:17>
n<width_p> u<568> t<StringConst> p<569> l<75:22> el<75:29>
n<> u<569> t<Primary_literal> p<570> c<568> l<75:22> el<75:29>
n<> u<570> t<Constant_primary> p<571> c<569> l<75:22> el<75:29>
n<> u<571> t<Constant_expression> p<572> c<570> l<75:22> el<75:29>
n<> u<572> t<Casting_type> p<577> c<571> s<576> l<75:21> el<75:30>
n<reset_val_p> u<573> t<StringConst> p<574> l<75:34> el<75:45>
n<> u<574> t<Primary_literal> p<575> c<573> l<75:34> el<75:45>
n<> u<575> t<Primary> p<576> c<574> l<75:34> el<75:45>
n<> u<576> t<Expression> p<577> c<575> l<75:34> el<75:45>
n<> u<577> t<Cast> p<578> c<572> l<75:21> el<75:46>
n<> u<578> t<Primary> p<579> c<577> l<75:21> el<75:46>
n<> u<579> t<Expression> p<580> c<578> l<75:21> el<75:46>
n<> u<580> t<Nonblocking_assignment> p<581> c<567> l<75:11> el<75:46>
n<> u<581> t<Statement_item> p<582> c<580> l<75:11> el<75:47>
n<> u<582> t<Statement> p<583> c<581> l<75:11> el<75:47>
n<> u<583> t<Statement_or_null> p<597> c<582> s<596> l<75:11> el<75:47>
n<data_r> u<584> t<StringConst> p<585> l<77:11> el<77:17>
n<> u<585> t<Ps_or_hierarchical_identifier> p<588> c<584> s<587> l<77:11> el<77:17>
n<> u<586> t<Bit_select> p<587> l<77:18> el<77:18>
n<> u<587> t<Select> p<588> c<586> l<77:18> el<77:18>
n<> u<588> t<Variable_lvalue> p<593> c<585> s<592> l<77:11> el<77:17>
n<data_i> u<589> t<StringConst> p<590> l<77:21> el<77:27>
n<> u<590> t<Primary_literal> p<591> c<589> l<77:21> el<77:27>
n<> u<591> t<Primary> p<592> c<590> l<77:21> el<77:27>
n<> u<592> t<Expression> p<593> c<591> l<77:21> el<77:27>
n<> u<593> t<Nonblocking_assignment> p<594> c<588> l<77:11> el<77:27>
n<> u<594> t<Statement_item> p<595> c<593> l<77:11> el<77:28>
n<> u<595> t<Statement> p<596> c<594> l<77:11> el<77:28>
n<> u<596> t<Statement_or_null> p<597> c<595> l<77:11> el<77:28>
n<> u<597> t<Conditional_statement> p<598> c<562> l<74:9> el<77:28>
n<> u<598> t<Statement_item> p<599> c<597> l<74:9> el<77:28>
n<> u<599> t<Statement> p<600> c<598> l<74:9> el<77:28>
n<> u<600> t<Statement_or_null> p<602> c<599> s<601> l<74:9> el<77:28>
n<> u<601> t<End> p<602> l<78:6> el<78:9>
n<> u<602> t<Seq_block> p<603> c<600> l<73:6> el<78:9>
n<> u<603> t<Statement_item> p<604> c<602> l<73:6> el<78:9>
n<> u<604> t<Statement> p<605> c<603> l<73:6> el<78:9>
n<> u<605> t<Statement_or_null> p<606> c<604> l<73:6> el<78:9>
n<> u<606> t<Procedural_timing_control_statement> p<607> c<556> l<72:11> el<78:9>
n<> u<607> t<Statement_item> p<608> c<606> l<72:11> el<78:9>
n<> u<608> t<Statement> p<609> c<607> l<72:11> el<78:9>
n<> u<609> t<Always_construct> p<610> c<548> l<72:4> el<78:9>
n<> u<610> t<Module_common_item> p<611> c<609> l<72:4> el<78:9>
n<> u<611> t<Module_or_generate_item> p<612> c<610> l<72:4> el<78:9>
n<> u<612> t<Non_port_module_item> p<613> c<611> l<72:4> el<78:9>
n<> u<613> t<Module_item> p<615> c<612> s<614> l<72:4> el<78:9>
n<> u<614> t<Endmodule> p<615> l<80:1> el<80:10>
n<> u<615> t<Module_declaration> p<616> c<547> l<67:1> el<80:10>
n<> u<616> t<Description> p<1029> c<615> s<1028> l<67:1> el<80:10>
n<module> u<617> t<Module_keyword> p<621> s<618> l<82:1> el<82:7>
n<dut5> u<618> t<StringConst> p<621> s<620> l<82:8> el<82:12>
n<> u<619> t<Port> p<620> l<82:13> el<82:13>
n<> u<620> t<List_of_ports> p<621> c<619> l<82:12> el<82:14>
n<> u<621> t<Module_nonansi_header> p<1027> c<617> s<639> l<82:1> el<82:15>
n<> u<622> t<Data_type_or_implicit> p<633> s<632> l<83:14> el<83:14>
n<inputs_p> u<623> t<StringConst> p<631> s<630> l<83:14> el<83:22>
n<1> u<624> t<IntConst> p<625> l<83:26> el<83:27>
n<> u<625> t<Primary_literal> p<626> c<624> l<83:26> el<83:27>
n<> u<626> t<Constant_primary> p<628> c<625> l<83:26> el<83:27>
n<> u<627> t<Unary_Minus> p<628> s<626> l<83:25> el<83:26>
n<> u<628> t<Constant_expression> p<629> c<627> l<83:25> el<83:27>
n<> u<629> t<Constant_mintypmax_expression> p<630> c<628> l<83:25> el<83:27>
n<> u<630> t<Constant_param_expression> p<631> c<629> l<83:25> el<83:27>
n<> u<631> t<Param_assignment> p<632> c<623> l<83:14> el<83:27>
n<> u<632> t<List_of_param_assignments> p<633> c<631> l<83:14> el<83:27>
n<> u<633> t<Parameter_declaration> p<634> c<622> l<83:4> el<83:27>
n<> u<634> t<Package_or_generate_item_declaration> p<635> c<633> l<83:4> el<83:28>
n<> u<635> t<Module_or_generate_item_declaration> p<636> c<634> l<83:4> el<83:28>
n<> u<636> t<Module_common_item> p<637> c<635> l<83:4> el<83:28>
n<> u<637> t<Module_or_generate_item> p<638> c<636> l<83:4> el<83:28>
n<> u<638> t<Non_port_module_item> p<639> c<637> l<83:4> el<83:28>
n<> u<639> t<Module_item> p<1027> c<638> s<662> l<83:4> el<83:28>
n<> u<640> t<Data_type_or_implicit> p<656> s<655> l<84:13> el<84:13>
n<lg_inputs_p> u<641> t<StringConst> p<654> s<653> l<84:13> el<84:24>
n<> u<642> t<Dollar_keyword> p<649> s<643> l<84:29> el<84:30>
n<clog2> u<643> t<StringConst> p<649> s<648> l<84:30> el<84:35>
n<inputs_p> u<644> t<StringConst> p<645> l<84:36> el<84:44>
n<> u<645> t<Primary_literal> p<646> c<644> l<84:36> el<84:44>
n<> u<646> t<Primary> p<647> c<645> l<84:36> el<84:44>
n<> u<647> t<Expression> p<648> c<646> l<84:36> el<84:44>
n<> u<648> t<List_of_arguments> p<649> c<647> l<84:36> el<84:44>
n<> u<649> t<Subroutine_call> p<650> c<642> l<84:29> el<84:45>
n<> u<650> t<Constant_primary> p<651> c<649> l<84:29> el<84:45>
n<> u<651> t<Constant_expression> p<652> c<650> l<84:29> el<84:45>
n<> u<652> t<Constant_mintypmax_expression> p<653> c<651> l<84:29> el<84:45>
n<> u<653> t<Constant_param_expression> p<654> c<652> l<84:29> el<84:45>
n<> u<654> t<Param_assignment> p<655> c<641> l<84:13> el<84:45>
n<> u<655> t<List_of_param_assignments> p<656> c<654> l<84:13> el<84:45>
n<> u<656> t<Parameter_declaration> p<657> c<640> l<84:3> el<84:45>
n<> u<657> t<Package_or_generate_item_declaration> p<658> c<656> l<84:3> el<84:46>
n<> u<658> t<Module_or_generate_item_declaration> p<659> c<657> l<84:3> el<84:46>
n<> u<659> t<Module_common_item> p<660> c<658> l<84:3> el<84:46>
n<> u<660> t<Module_or_generate_item> p<661> c<659> l<84:3> el<84:46>
n<> u<661> t<Non_port_module_item> p<662> c<660> l<84:3> el<84:46>
n<> u<662> t<Module_item> p<1027> c<661> s<680> l<84:3> el<84:46>
n<> u<663> t<Data_type_or_implicit> p<674> s<673> l<85:13> el<85:13>
n<width_p> u<664> t<StringConst> p<672> s<671> l<85:13> el<85:20>
n<1> u<665> t<IntConst> p<666> l<85:24> el<85:25>
n<> u<666> t<Primary_literal> p<667> c<665> l<85:24> el<85:25>
n<> u<667> t<Constant_primary> p<669> c<666> l<85:24> el<85:25>
n<> u<668> t<Unary_Minus> p<669> s<667> l<85:23> el<85:24>
n<> u<669> t<Constant_expression> p<670> c<668> l<85:23> el<85:25>
n<> u<670> t<Constant_mintypmax_expression> p<671> c<669> l<85:23> el<85:25>
n<> u<671> t<Constant_param_expression> p<672> c<670> l<85:23> el<85:25>
n<> u<672> t<Param_assignment> p<673> c<664> l<85:13> el<85:25>
n<> u<673> t<List_of_param_assignments> p<674> c<672> l<85:13> el<85:25>
n<> u<674> t<Parameter_declaration> p<675> c<663> l<85:3> el<85:25>
n<> u<675> t<Package_or_generate_item_declaration> p<676> c<674> l<85:3> el<85:26>
n<> u<676> t<Module_or_generate_item_declaration> p<677> c<675> l<85:3> el<85:26>
n<> u<677> t<Module_common_item> p<678> c<676> l<85:3> el<85:26>
n<> u<678> t<Module_or_generate_item> p<679> c<677> l<85:3> el<85:26>
n<> u<679> t<Non_port_module_item> p<680> c<678> l<85:3> el<85:26>
n<> u<680> t<Module_item> p<1027> c<679> s<699> l<85:3> el<85:26>
n<> u<681> t<IntegerAtomType_Int> p<682> l<86:13> el<86:16>
n<> u<682> t<Data_type> p<683> c<681> l<86:13> el<86:16>
n<> u<683> t<Data_type_or_implicit> p<693> c<682> s<692> l<86:13> el<86:16>
n<TxWidth> u<684> t<StringConst> p<691> s<690> l<86:17> el<86:24>
n<4> u<685> t<IntConst> p<686> l<86:27> el<86:28>
n<> u<686> t<Primary_literal> p<687> c<685> l<86:27> el<86:28>
n<> u<687> t<Constant_primary> p<688> c<686> l<86:27> el<86:28>
n<> u<688> t<Constant_expression> p<689> c<687> l<86:27> el<86:28>
n<> u<689> t<Constant_mintypmax_expression> p<690> c<688> l<86:27> el<86:28>
n<> u<690> t<Constant_param_expression> p<691> c<689> l<86:27> el<86:28>
n<> u<691> t<Param_assignment> p<692> c<684> l<86:17> el<86:28>
n<> u<692> t<List_of_param_assignments> p<693> c<691> l<86:17> el<86:28>
n<> u<693> t<Parameter_declaration> p<694> c<683> l<86:3> el<86:28>
n<> u<694> t<Package_or_generate_item_declaration> p<695> c<693> l<86:3> el<86:29>
n<> u<695> t<Module_or_generate_item_declaration> p<696> c<694> l<86:3> el<86:29>
n<> u<696> t<Module_common_item> p<697> c<695> l<86:3> el<86:29>
n<> u<697> t<Module_or_generate_item> p<698> c<696> l<86:3> el<86:29>
n<> u<698> t<Non_port_module_item> p<699> c<697> l<86:3> el<86:29>
n<> u<699> t<Module_item> p<1027> c<698> s<739> l<86:3> el<86:29>
n<> u<700> t<IntVec_TypeLogic> p<717> s<716> l<87:18> el<87:23>
n<TxWidth> u<701> t<StringConst> p<702> l<87:25> el<87:32>
n<> u<702> t<Primary_literal> p<703> c<701> l<87:25> el<87:32>
n<> u<703> t<Constant_primary> p<704> c<702> l<87:25> el<87:32>
n<> u<704> t<Constant_expression> p<710> c<703> s<709> l<87:25> el<87:32>
n<1> u<705> t<IntConst> p<706> l<87:33> el<87:34>
n<> u<706> t<Primary_literal> p<707> c<705> l<87:33> el<87:34>
n<> u<707> t<Constant_primary> p<708> c<706> l<87:33> el<87:34>
n<> u<708> t<Constant_expression> p<710> c<707> l<87:33> el<87:34>
n<> u<709> t<BinOp_Minus> p<710> s<708> l<87:32> el<87:33>
n<> u<710> t<Constant_expression> p<715> c<704> s<714> l<87:25> el<87:34>
n<0> u<711> t<IntConst> p<712> l<87:35> el<87:36>
n<> u<712> t<Primary_literal> p<713> c<711> l<87:35> el<87:36>
n<> u<713> t<Constant_primary> p<714> c<712> l<87:35> el<87:36>
n<> u<714> t<Constant_expression> p<715> c<713> l<87:35> el<87:36>
n<> u<715> t<Constant_range> p<716> c<710> l<87:25> el<87:36>
n<> u<716> t<Packed_dimension> p<717> c<715> l<87:24> el<87:37>
n<> u<717> t<Enum_base_type> p<730> c<700> s<723> l<87:18> el<87:37>
n<On> u<718> t<StringConst> p<723> s<722> l<88:7> el<88:9>
n<4'b1010> u<719> t<IntConst> p<720> l<88:13> el<88:20>
n<> u<720> t<Primary_literal> p<721> c<719> l<88:13> el<88:20>
n<> u<721> t<Constant_primary> p<722> c<720> l<88:13> el<88:20>
n<> u<722> t<Constant_expression> p<723> c<721> l<88:13> el<88:20>
n<> u<723> t<Enum_name_declaration> p<730> c<718> s<729> l<88:7> el<88:20>
n<Off> u<724> t<StringConst> p<729> s<728> l<89:7> el<89:10>
n<4'b0101> u<725> t<IntConst> p<726> l<89:13> el<89:20>
n<> u<726> t<Primary_literal> p<727> c<725> l<89:13> el<89:20>
n<> u<727> t<Constant_primary> p<728> c<726> l<89:13> el<89:20>
n<> u<728> t<Constant_expression> p<729> c<727> l<89:13> el<89:20>
n<> u<729> t<Enum_name_declaration> p<730> c<724> l<89:7> el<89:20>
n<> u<730> t<Data_type> p<732> c<717> s<731> l<87:13> el<90:6>
n<lc_tx_e> u<731> t<StringConst> p<732> l<90:7> el<90:14>
n<> u<732> t<Type_declaration> p<733> c<730> l<87:5> el<90:15>
n<> u<733> t<Data_declaration> p<734> c<732> l<87:5> el<90:15>
n<> u<734> t<Package_or_generate_item_declaration> p<735> c<733> l<87:5> el<90:15>
n<> u<735> t<Module_or_generate_item_declaration> p<736> c<734> l<87:5> el<90:15>
n<> u<736> t<Module_common_item> p<737> c<735> l<87:5> el<90:15>
n<> u<737> t<Module_or_generate_item> p<738> c<736> l<87:5> el<90:15>
n<> u<738> t<Non_port_module_item> p<739> c<737> l<87:5> el<90:15>
n<> u<739> t<Module_item> p<1027> c<738> s<750> l<87:5> el<90:15>
n<lc_tx_e> u<740> t<StringConst> p<741> l<92:13> el<92:20>
n<> u<741> t<Data_type> p<743> c<740> s<742> l<92:13> el<92:20>
n<lc_tx_t> u<742> t<StringConst> p<743> l<92:21> el<92:28>
n<> u<743> t<Type_declaration> p<744> c<741> l<92:5> el<92:29>
n<> u<744> t<Data_declaration> p<745> c<743> l<92:5> el<92:29>
n<> u<745> t<Package_or_generate_item_declaration> p<746> c<744> l<92:5> el<92:29>
n<> u<746> t<Module_or_generate_item_declaration> p<747> c<745> l<92:5> el<92:29>
n<> u<747> t<Module_common_item> p<748> c<746> l<92:5> el<92:29>
n<> u<748> t<Module_or_generate_item> p<749> c<747> l<92:5> el<92:29>
n<> u<749> t<Non_port_module_item> p<750> c<748> l<92:5> el<92:29>
n<> u<750> t<Module_item> p<1027> c<749> s<769> l<92:5> el<92:29>
n<lc_tx_t> u<751> t<StringConst> p<752> l<94:14> el<94:21>
n<> u<752> t<Data_type> p<753> c<751> l<94:14> el<94:21>
n<> u<753> t<Data_type_or_implicit> p<763> c<752> s<762> l<94:14> el<94:21>
n<LC_TX_DEFAULT> u<754> t<StringConst> p<761> s<760> l<94:22> el<94:35>
n<Off> u<755> t<StringConst> p<756> l<94:38> el<94:41>
n<> u<756> t<Primary_literal> p<757> c<755> l<94:38> el<94:41>
n<> u<757> t<Constant_primary> p<758> c<756> l<94:38> el<94:41>
n<> u<758> t<Constant_expression> p<759> c<757> l<94:38> el<94:41>
n<> u<759> t<Constant_mintypmax_expression> p<760> c<758> l<94:38> el<94:41>
n<> u<760> t<Constant_param_expression> p<761> c<759> l<94:38> el<94:41>
n<> u<761> t<Param_assignment> p<762> c<754> l<94:22> el<94:41>
n<> u<762> t<List_of_param_assignments> p<763> c<761> l<94:22> el<94:41>
n<> u<763> t<Parameter_declaration> p<764> c<753> l<94:4> el<94:41>
n<> u<764> t<Package_or_generate_item_declaration> p<765> c<763> l<94:4> el<94:42>
n<> u<765> t<Module_or_generate_item_declaration> p<766> c<764> l<94:4> el<94:42>
n<> u<766> t<Module_common_item> p<767> c<765> l<94:4> el<94:42>
n<> u<767> t<Module_or_generate_item> p<768> c<766> l<94:4> el<94:42>
n<> u<768> t<Non_port_module_item> p<769> c<767> l<94:4> el<94:42>
n<> u<769> t<Module_item> p<1027> c<768> s<834> l<94:4> el<94:42>
n<> u<770> t<NetType_Wire> p<828> s<787> l<96:4> el<96:8>
n<width_p> u<771> t<StringConst> p<772> l<96:10> el<96:17>
n<> u<772> t<Primary_literal> p<773> c<771> l<96:10> el<96:17>
n<> u<773> t<Constant_primary> p<774> c<772> l<96:10> el<96:17>
n<> u<774> t<Constant_expression> p<780> c<773> s<779> l<96:10> el<96:17>
n<1> u<775> t<IntConst> p<776> l<96:18> el<96:19>
n<> u<776> t<Primary_literal> p<777> c<775> l<96:18> el<96:19>
n<> u<777> t<Constant_primary> p<778> c<776> l<96:18> el<96:19>
n<> u<778> t<Constant_expression> p<780> c<777> l<96:18> el<96:19>
n<> u<779> t<BinOp_Minus> p<780> s<778> l<96:17> el<96:18>
n<> u<780> t<Constant_expression> p<785> c<774> s<784> l<96:10> el<96:19>
n<0> u<781> t<IntConst> p<782> l<96:20> el<96:21>
n<> u<782> t<Primary_literal> p<783> c<781> l<96:20> el<96:21>
n<> u<783> t<Constant_primary> p<784> c<782> l<96:20> el<96:21>
n<> u<784> t<Constant_expression> p<785> c<783> l<96:20> el<96:21>
n<> u<785> t<Constant_range> p<786> c<780> l<96:10> el<96:21>
n<> u<786> t<Packed_dimension> p<787> c<785> l<96:9> el<96:22>
n<> u<787> t<Data_type_or_implicit> p<828> c<786> s<827> l<96:9> el<96:22>
n<shifted> u<788> t<StringConst> p<826> s<825> l<96:23> el<96:30>
n<width_p> u<789> t<StringConst> p<790> l<96:33> el<96:40>
n<> u<790> t<Ps_type_identifier> p<791> c<789> l<96:33> el<96:40>
n<> u<791> t<Simple_type> p<792> c<790> l<96:33> el<96:40>
n<> u<792> t<Casting_type> p<823> c<791> s<822> l<96:33> el<96:40>
n<fill> u<793> t<StringConst> p<794> l<96:45> el<96:49>
n<> u<794> t<Primary_literal> p<795> c<793> l<96:45> el<96:49>
n<> u<795> t<Primary> p<796> c<794> l<96:45> el<96:49>
n<> u<796> t<Expression> p<807> c<795> s<806> l<96:45> el<96:49>
n<t> u<797> t<StringConst> p<804> s<803> l<96:51> el<96:52>
n<j> u<798> t<StringConst> p<799> l<96:53> el<96:54>
n<> u<799> t<Primary_literal> p<800> c<798> l<96:53> el<96:54>
n<> u<800> t<Primary> p<801> c<799> l<96:53> el<96:54>
n<> u<801> t<Expression> p<802> c<800> l<96:53> el<96:54>
n<> u<802> t<Bit_select> p<803> c<801> l<96:52> el<96:55>
n<> u<803> t<Select> p<804> c<802> l<96:52> el<96:55>
n<> u<804> t<Complex_func_call> p<805> c<797> l<96:51> el<96:55>
n<> u<805> t<Primary> p<806> c<804> l<96:51> el<96:55>
n<> u<806> t<Expression> p<807> c<805> l<96:51> el<96:55>
n<> u<807> t<Concatenation> p<808> c<796> l<96:44> el<96:56>
n<> u<808> t<Primary> p<809> c<807> l<96:44> el<96:56>
n<> u<809> t<Expression> p<822> c<808> s<821> l<96:44> el<96:56>
n<1> u<810> t<IntConst> p<811> l<96:61> el<96:62>
n<> u<811> t<Primary_literal> p<812> c<810> l<96:61> el<96:62>
n<> u<812> t<Primary> p<813> c<811> l<96:61> el<96:62>
n<> u<813> t<Expression> p<819> c<812> s<818> l<96:61> el<96:62>
n<j> u<814> t<StringConst> p<815> l<96:66> el<96:67>
n<> u<815> t<Primary_literal> p<816> c<814> l<96:66> el<96:67>
n<> u<816> t<Primary> p<817> c<815> l<96:66> el<96:67>
n<> u<817> t<Expression> p<819> c<816> l<96:66> el<96:67>
n<> u<818> t<BinOp_ShiftLeft> p<819> s<817> l<96:63> el<96:65>
n<> u<819> t<Expression> p<820> c<813> l<96:61> el<96:67>
n<> u<820> t<Expression> p<822> c<819> l<96:60> el<96:68>
n<> u<821> t<BinOp_ShiftRight> p<822> s<820> l<96:57> el<96:59>
n<> u<822> t<Expression> p<823> c<809> l<96:44> el<96:68>
n<> u<823> t<Cast> p<824> c<792> l<96:33> el<96:69>
n<> u<824> t<Primary> p<825> c<823> l<96:33> el<96:69>
n<> u<825> t<Expression> p<826> c<824> l<96:33> el<96:69>
n<> u<826> t<Net_decl_assignment> p<827> c<788> l<96:23> el<96:69>
n<> u<827> t<List_of_net_decl_assignments> p<828> c<826> l<96:23> el<96:69>
n<> u<828> t<Net_declaration> p<829> c<770> l<96:4> el<96:70>
n<> u<829> t<Package_or_generate_item_declaration> p<830> c<828> l<96:4> el<96:70>
n<> u<830> t<Module_or_generate_item_declaration> p<831> c<829> l<96:4> el<96:70>
n<> u<831> t<Module_common_item> p<832> c<830> l<96:4> el<96:70>
n<> u<832> t<Module_or_generate_item> p<833> c<831> l<96:4> el<96:70>
n<> u<833> t<Non_port_module_item> p<834> c<832> l<96:4> el<96:70>
n<> u<834> t<Module_item> p<1027> c<833> s<1025> l<96:4> el<96:70>
n<GEN> u<835> t<StringConst> p<836> l<97:8> el<97:11>
n<> u<836> t<Primary_literal> p<837> c<835> l<97:8> el<97:11>
n<> u<837> t<Constant_primary> p<838> c<836> l<97:8> el<97:11>
n<> u<838> t<Constant_expression> p<1020> c<837> s<1018> l<97:8> el<97:11>
n<> u<839> t<AlwaysKeywd_Comb> p<1012> s<1011> l<99:3> el<99:14>
n<> u<840> t<Unique> p<841> l<101:5> el<101:11>
n<> u<841> t<Unique_priority> p<1004> c<840> s<843> l<101:5> el<101:11>
n<> u<842> t<CaseZ> p<843> l<101:12> el<101:17>
n<> u<843> t<Case_keyword> p<1004> c<842> s<854> l<101:12> el<101:17>
n<last_r> u<844> t<StringConst> p<845> l<101:19> el<101:25>
n<> u<845> t<Primary_literal> p<846> c<844> l<101:19> el<101:25>
n<> u<846> t<Primary> p<847> c<845> l<101:19> el<101:25>
n<> u<847> t<Expression> p<852> c<846> s<851> l<101:19> el<101:25>
n<reqs_i> u<848> t<StringConst> p<849> l<101:27> el<101:33>
n<> u<849> t<Primary_literal> p<850> c<848> l<101:27> el<101:33>
n<> u<850> t<Primary> p<851> c<849> l<101:27> el<101:33>
n<> u<851> t<Expression> p<852> c<850> l<101:27> el<101:33>
n<> u<852> t<Concatenation> p<853> c<847> l<101:18> el<101:34>
n<> u<853> t<Primary> p<854> c<852> l<101:18> el<101:34>
n<> u<854> t<Expression> p<1004> c<853> s<902> l<101:18> el<101:34>
n<2'b?_0> u<855> t<IntConst> p<856> l<102:5> el<102:11>
n<> u<856> t<Primary_literal> p<857> c<855> l<102:5> el<102:11>
n<> u<857> t<Primary> p<858> c<856> l<102:5> el<102:11>
n<> u<858> t<Expression> p<902> c<857> s<901> l<102:5> el<102:11>
n<sel_one_hot_n> u<859> t<StringConst> p<860> l<102:19> el<102:32>
n<> u<860> t<Ps_or_hierarchical_identifier> p<863> c<859> s<862> l<102:19> el<102:32>
n<> u<861> t<Bit_select> p<862> l<102:33> el<102:33>
n<> u<862> t<Select> p<863> c<861> l<102:33> el<102:33>
n<> u<863> t<Variable_lvalue> p<869> c<860> s<864> l<102:19> el<102:32>
n<> u<864> t<AssignOp_Assign> p<869> s<868> l<102:33> el<102:34>
n<> u<865> t<Number_1Tickb0> p<866> l<102:35> el<102:39>
n<> u<866> t<Primary_literal> p<867> c<865> l<102:35> el<102:39>
n<> u<867> t<Primary> p<868> c<866> l<102:35> el<102:39>
n<> u<868> t<Expression> p<869> c<867> l<102:35> el<102:39>
n<> u<869> t<Operator_assignment> p<870> c<863> l<102:19> el<102:39>
n<> u<870> t<Blocking_assignment> p<871> c<869> l<102:19> el<102:39>
n<> u<871> t<Statement_item> p<872> c<870> l<102:19> el<102:40>
n<> u<872> t<Statement> p<873> c<871> l<102:19> el<102:40>
n<> u<873> t<Statement_or_null> p<898> c<872> s<896> l<102:19> el<102:40>
n<tag_o> u<874> t<StringConst> p<875> l<102:41> el<102:46>
n<> u<875> t<Ps_or_hierarchical_identifier> p<878> c<874> s<877> l<102:41> el<102:46>
n<> u<876> t<Bit_select> p<877> l<102:47> el<102:47>
n<> u<877> t<Select> p<878> c<876> l<102:47> el<102:47>
n<> u<878> t<Variable_lvalue> p<892> c<875> s<879> l<102:41> el<102:46>
n<> u<879> t<AssignOp_Assign> p<892> s<891> l<102:47> el<102:48>
n<lg_inputs_p> u<880> t<StringConst> p<881> l<102:50> el<102:61>
n<> u<881> t<Primary_literal> p<882> c<880> l<102:50> el<102:61>
n<> u<882> t<Constant_primary> p<883> c<881> l<102:50> el<102:61>
n<> u<883> t<Constant_expression> p<884> c<882> l<102:50> el<102:61>
n<> u<884> t<Casting_type> p<889> c<883> s<888> l<102:49> el<102:62>
n<0> u<885> t<IntConst> p<886> l<102:66> el<102:67>
n<> u<886> t<Primary_literal> p<887> c<885> l<102:66> el<102:67>
n<> u<887> t<Primary> p<888> c<886> l<102:66> el<102:67>
n<> u<888> t<Expression> p<889> c<887> l<102:66> el<102:67>
n<> u<889> t<Cast> p<890> c<884> l<102:49> el<102:68>
n<> u<890> t<Primary> p<891> c<889> l<102:49> el<102:68>
n<> u<891> t<Expression> p<892> c<890> l<102:49> el<102:68>
n<> u<892> t<Operator_assignment> p<893> c<878> l<102:41> el<102:68>
n<> u<893> t<Blocking_assignment> p<894> c<892> l<102:41> el<102:68>
n<> u<894> t<Statement_item> p<895> c<893> l<102:41> el<102:69>
n<> u<895> t<Statement> p<896> c<894> l<102:41> el<102:69>
n<> u<896> t<Statement_or_null> p<898> c<895> s<897> l<102:41> el<102:69>
n<> u<897> t<End> p<898> l<102:70> el<102:73>
n<> u<898> t<Seq_block> p<899> c<873> l<102:13> el<102:73>
n<> u<899> t<Statement_item> p<900> c<898> l<102:13> el<102:73>
n<> u<900> t<Statement> p<901> c<899> l<102:13> el<102:73>
n<> u<901> t<Statement_or_null> p<902> c<900> l<102:13> el<102:73>
n<> u<902> t<Case_item> p<1004> c<858> s<950> l<102:5> el<102:73>
n<2'b0_1> u<903> t<IntConst> p<904> l<103:5> el<103:11>
n<> u<904> t<Primary_literal> p<905> c<903> l<103:5> el<103:11>
n<> u<905> t<Primary> p<906> c<904> l<103:5> el<103:11>
n<> u<906> t<Expression> p<950> c<905> s<949> l<103:5> el<103:11>
n<sel_one_hot_n> u<907> t<StringConst> p<908> l<103:19> el<103:32>
n<> u<908> t<Ps_or_hierarchical_identifier> p<911> c<907> s<910> l<103:19> el<103:32>
n<> u<909> t<Bit_select> p<910> l<103:32> el<103:32>
n<> u<910> t<Select> p<911> c<909> l<103:32> el<103:32>
n<> u<911> t<Variable_lvalue> p<917> c<908> s<912> l<103:19> el<103:32>
n<> u<912> t<AssignOp_Assign> p<917> s<916> l<103:32> el<103:33>
n<> u<913> t<Number_1Tickb1> p<914> l<103:34> el<103:38>
n<> u<914> t<Primary_literal> p<915> c<913> l<103:34> el<103:38>
n<> u<915> t<Primary> p<916> c<914> l<103:34> el<103:38>
n<> u<916> t<Expression> p<917> c<915> l<103:34> el<103:38>
n<> u<917> t<Operator_assignment> p<918> c<911> l<103:19> el<103:38>
n<> u<918> t<Blocking_assignment> p<919> c<917> l<103:19> el<103:38>
n<> u<919> t<Statement_item> p<920> c<918> l<103:19> el<103:39>
n<> u<920> t<Statement> p<921> c<919> l<103:19> el<103:39>
n<> u<921> t<Statement_or_null> p<946> c<920> s<944> l<103:19> el<103:39>
n<tag_o> u<922> t<StringConst> p<923> l<103:40> el<103:45>
n<> u<923> t<Ps_or_hierarchical_identifier> p<926> c<922> s<925> l<103:40> el<103:45>
n<> u<924> t<Bit_select> p<925> l<103:46> el<103:46>
n<> u<925> t<Select> p<926> c<924> l<103:46> el<103:46>
n<> u<926> t<Variable_lvalue> p<940> c<923> s<927> l<103:40> el<103:45>
n<> u<927> t<AssignOp_Assign> p<940> s<939> l<103:46> el<103:47>
n<lg_inputs_p> u<928> t<StringConst> p<929> l<103:49> el<103:60>
n<> u<929> t<Primary_literal> p<930> c<928> l<103:49> el<103:60>
n<> u<930> t<Constant_primary> p<931> c<929> l<103:49> el<103:60>
n<> u<931> t<Constant_expression> p<932> c<930> l<103:49> el<103:60>
n<> u<932> t<Casting_type> p<937> c<931> s<936> l<103:48> el<103:61>
n<0> u<933> t<IntConst> p<934> l<103:65> el<103:66>
n<> u<934> t<Primary_literal> p<935> c<933> l<103:65> el<103:66>
n<> u<935> t<Primary> p<936> c<934> l<103:65> el<103:66>
n<> u<936> t<Expression> p<937> c<935> l<103:65> el<103:66>
n<> u<937> t<Cast> p<938> c<932> l<103:48> el<103:67>
n<> u<938> t<Primary> p<939> c<937> l<103:48> el<103:67>
n<> u<939> t<Expression> p<940> c<938> l<103:48> el<103:67>
n<> u<940> t<Operator_assignment> p<941> c<926> l<103:40> el<103:67>
n<> u<941> t<Blocking_assignment> p<942> c<940> l<103:40> el<103:67>
n<> u<942> t<Statement_item> p<943> c<941> l<103:40> el<103:68>
n<> u<943> t<Statement> p<944> c<942> l<103:40> el<103:68>
n<> u<944> t<Statement_or_null> p<946> c<943> s<945> l<103:40> el<103:68>
n<> u<945> t<End> p<946> l<103:69> el<103:72>
n<> u<946> t<Seq_block> p<947> c<921> l<103:13> el<103:72>
n<> u<947> t<Statement_item> p<948> c<946> l<103:13> el<103:72>
n<> u<948> t<Statement> p<949> c<947> l<103:13> el<103:72>
n<> u<949> t<Statement_or_null> p<950> c<948> l<103:13> el<103:72>
n<> u<950> t<Case_item> p<1004> c<906> s<1002> l<103:5> el<103:72>
n<sel_one_hot_n> u<951> t<StringConst> p<952> l<104:22> el<104:35>
n<> u<952> t<Ps_or_hierarchical_identifier> p<955> c<951> s<954> l<104:22> el<104:35>
n<> u<953> t<Bit_select> p<954> l<104:35> el<104:35>
n<> u<954> t<Select> p<955> c<953> l<104:35> el<104:35>
n<> u<955> t<Variable_lvalue> p<969> c<952> s<956> l<104:22> el<104:35>
n<> u<956> t<AssignOp_Assign> p<969> s<968> l<104:35> el<104:36>
n<1> u<957> t<IntConst> p<958> l<104:38> el<104:39>
n<> u<958> t<Primary_literal> p<959> c<957> l<104:38> el<104:39>
n<> u<959> t<Primary> p<960> c<958> l<104:38> el<104:39>
n<> u<960> t<Expression> p<966> c<959> s<965> l<104:38> el<104:39>
n<> u<961> t<Number_1Tickbx> p<962> l<104:40> el<104:44>
n<> u<962> t<Primary_literal> p<963> c<961> l<104:40> el<104:44>
n<> u<963> t<Primary> p<964> c<962> l<104:40> el<104:44>
n<> u<964> t<Expression> p<965> c<963> l<104:40> el<104:44>
n<> u<965> t<Concatenation> p<966> c<964> l<104:39> el<104:45>
n<> u<966> t<Multiple_concatenation> p<967> c<960> l<104:37> el<104:46>
n<> u<967> t<Primary> p<968> c<966> l<104:37> el<104:46>
n<> u<968> t<Expression> p<969> c<967> l<104:37> el<104:46>
n<> u<969> t<Operator_assignment> p<970> c<955> l<104:22> el<104:46>
n<> u<970> t<Blocking_assignment> p<971> c<969> l<104:22> el<104:46>
n<> u<971> t<Statement_item> p<972> c<970> l<104:22> el<104:47>
n<> u<972> t<Statement> p<973> c<971> l<104:22> el<104:47>
n<> u<973> t<Statement_or_null> p<998> c<972> s<996> l<104:22> el<104:47>
n<tag_o> u<974> t<StringConst> p<975> l<104:48> el<104:53>
n<> u<975> t<Ps_or_hierarchical_identifier> p<978> c<974> s<977> l<104:48> el<104:53>
n<> u<976> t<Bit_select> p<977> l<104:54> el<104:54>
n<> u<977> t<Select> p<978> c<976> l<104:54> el<104:54>
n<> u<978> t<Variable_lvalue> p<992> c<975> s<979> l<104:48> el<104:53>
n<> u<979> t<AssignOp_Assign> p<992> s<991> l<104:54> el<104:55>
n<lg_inputs_p> u<980> t<StringConst> p<981> l<104:57> el<104:68>
n<> u<981> t<Primary_literal> p<982> c<980> l<104:57> el<104:68>
n<> u<982> t<Constant_primary> p<983> c<981> l<104:57> el<104:68>
n<> u<983> t<Constant_expression> p<984> c<982> l<104:57> el<104:68>
n<> u<984> t<Casting_type> p<989> c<983> s<988> l<104:56> el<104:69>
n<0> u<985> t<IntConst> p<986> l<104:73> el<104:74>
n<> u<986> t<Primary_literal> p<987> c<985> l<104:73> el<104:74>
n<> u<987> t<Primary> p<988> c<986> l<104:73> el<104:74>
n<> u<988> t<Expression> p<989> c<987> l<104:73> el<104:74>
n<> u<989> t<Cast> p<990> c<984> l<104:56> el<104:75>
n<> u<990> t<Primary> p<991> c<989> l<104:56> el<104:75>
n<> u<991> t<Expression> p<992> c<990> l<104:56> el<104:75>
n<> u<992> t<Operator_assignment> p<993> c<978> l<104:48> el<104:75>
n<> u<993> t<Blocking_assignment> p<994> c<992> l<104:48> el<104:75>
n<> u<994> t<Statement_item> p<995> c<993> l<104:48> el<104:76>
n<> u<995> t<Statement> p<996> c<994> l<104:48> el<104:76>
n<> u<996> t<Statement_or_null> p<998> c<995> s<997> l<104:48> el<104:76>
n<> u<997> t<End> p<998> l<104:77> el<104:80>
n<> u<998> t<Seq_block> p<999> c<973> l<104:16> el<104:80>
n<> u<999> t<Statement_item> p<1000> c<998> l<104:16> el<104:80>
n<> u<1000> t<Statement> p<1001> c<999> l<104:16> el<104:80>
n<> u<1001> t<Statement_or_null> p<1002> c<1000> l<104:16> el<104:80>
n<> u<1002> t<Case_item> p<1004> c<1001> s<1003> l<104:7> el<104:80>
n<> u<1003> t<Endcase> p<1004> l<105:5> el<105:12>
n<> u<1004> t<Case_statement> p<1005> c<841> l<101:5> el<105:12>
n<> u<1005> t<Statement_item> p<1006> c<1004> l<101:5> el<105:12>
n<> u<1006> t<Statement> p<1007> c<1005> l<101:5> el<105:12>
n<> u<1007> t<Statement_or_null> p<1009> c<1006> s<1008> l<101:5> el<105:12>
n<> u<1008> t<End> p<1009> l<106:2> el<106:5>
n<> u<1009> t<Seq_block> p<1010> c<1007> l<100:4> el<106:5>
n<> u<1010> t<Statement_item> p<1011> c<1009> l<100:4> el<106:5>
n<> u<1011> t<Statement> p<1012> c<1010> l<100:4> el<106:5>
n<> u<1012> t<Always_construct> p<1013> c<839> l<99:3> el<106:5>
n<> u<1013> t<Module_common_item> p<1014> c<1012> l<99:3> el<106:5>
n<> u<1014> t<Module_or_generate_item> p<1015> c<1013> l<99:3> el<106:5>
n<> u<1015> t<Generate_item> p<1016> c<1014> l<99:3> el<106:5>
n<> u<1016> t<Generate_block> p<1018> c<1015> s<1017> l<99:3> el<106:5>
n<> u<1017> t<End> p<1018> l<107:4> el<107:7>
n<> u<1018> t<Generate_block> p<1020> c<1016> l<97:13> el<107:7>
n<> u<1019> t<IF> p<1020> s<838> l<97:4> el<97:6>
n<> u<1020> t<If_generate_construct> p<1021> c<1019> l<97:4> el<107:7>
n<> u<1021> t<Conditional_generate_construct> p<1022> c<1020> l<97:4> el<107:7>
n<> u<1022> t<Module_common_item> p<1023> c<1021> l<97:4> el<107:7>
n<> u<1023> t<Module_or_generate_item> p<1024> c<1022> l<97:4> el<107:7>
n<> u<1024> t<Non_port_module_item> p<1025> c<1023> l<97:4> el<107:7>
n<> u<1025> t<Module_item> p<1027> c<1024> s<1026> l<97:4> el<107:7>
n<> u<1026> t<Endmodule> p<1027> l<108:1> el<108:10>
n<> u<1027> t<Module_declaration> p<1028> c<621> l<82:1> el<108:10>
n<> u<1028> t<Description> p<1029> c<1027> l<82:1> el<108:10>
n<> u<1029> t<Source_text> p<1030> c<79> l<3:1> el<108:10>
n<> u<1030> t<Top_level_rule> c<1> l<3:1> el<110:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Bindings/dut.sv:3:1: No timescale set for "pack1".

[WRN:PA0205] ${SURELOG_DIR}/tests/Bindings/dut.sv:20:1: No timescale set for "dut1".

[WRN:PA0205] ${SURELOG_DIR}/tests/Bindings/dut.sv:35:1: No timescale set for "dut2".

[WRN:PA0205] ${SURELOG_DIR}/tests/Bindings/dut.sv:54:1: No timescale set for "dut3".

[WRN:PA0205] ${SURELOG_DIR}/tests/Bindings/dut.sv:67:1: No timescale set for "bsg_dff_reset".

[WRN:PA0205] ${SURELOG_DIR}/tests/Bindings/dut.sv:82:1: No timescale set for "dut5".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/Bindings/dut.sv:3:1: Compile package "pack1".

[INF:CP0303] ${SURELOG_DIR}/tests/Bindings/dut.sv:67:1: Compile module "work@bsg_dff_reset".

[INF:CP0303] ${SURELOG_DIR}/tests/Bindings/dut.sv:20:1: Compile module "work@dut1".

[INF:CP0303] ${SURELOG_DIR}/tests/Bindings/dut.sv:35:1: Compile module "work@dut2".

[INF:CP0303] ${SURELOG_DIR}/tests/Bindings/dut.sv:54:1: Compile module "work@dut3".

[INF:CP0303] ${SURELOG_DIR}/tests/Bindings/dut.sv:82:1: Compile module "work@dut5".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Bindings/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<0:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<0:9>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<0:19>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<0:19>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<0:19>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<0:23>
n<0> u<7> t<IntConst> p<8> f<0> l<0:31>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<0:31>
n<> u<9> t<Primary> p<10> c<8> f<0> l<0:31>
n<> u<10> t<Expression> p<11> c<9> f<0> l<0:31>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<0:19>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<0:19>
n<> u<13> t<Endfunction> p<14> f<0> l<0:5>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<0:5>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<0:5>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<0:5>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<0:14>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<0:14>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<0:14>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<0:14>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<0:18>
n<> u<22> t<Endfunction> p<23> f<0> l<0:5>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<0:14>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<0:5>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<0:5>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<0:5>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<0:10>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<0:15>
n<message> u<29> t<StringConst> p<30> f<0> l<0:15>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<0:15>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<0:15>
n<> u<32> t<Endtask> p<33> f<0> l<0:5>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<0:10>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<0:5>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<0:5>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<0:5>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<0:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<0:14>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<0:23>
n<message> u<40> t<StringConst> p<41> f<0> l<0:23>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<0:23>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<0:23>
n<> u<43> t<Endfunction> p<44> f<0> l<0:5>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<0:14>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<0:5>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<0:5>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<0:5>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<0:10>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<0:15>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<0:19>
n<message> u<51> t<StringConst> p<52> f<0> l<0:19>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<0:15>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<0:15>
n<> u<54> t<Endtask> p<55> f<0> l<0:5>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<0:10>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<0:5>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<0:5>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<0:5>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<0:14>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<0:14>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<0:14>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<0:14>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<0:18>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<0:27>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<0:31>
n<message> u<66> t<StringConst> p<67> f<0> l<0:31>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<0:27>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<0:27>
n<> u<69> t<Endfunction> p<70> f<0> l<0:5>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<0:14>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<0:5>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<0:5>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<0:5>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<0:10>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<0:16>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<0:20>
n<message> u<77> t<StringConst> p<78> f<0> l<0:20>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<0:16>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<0:16>
n<> u<80> t<Endtask> p<81> f<0> l<0:5>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<0:10>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<0:5>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<0:5>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<0:5>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<0:14>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<0:14>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<0:14>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<0:14>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<0:18>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<0:27>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<0:31>
n<message> u<92> t<StringConst> p<93> f<0> l<0:31>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<0:27>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<0:27>
n<> u<95> t<Endfunction> p<96> f<0> l<0:5>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<0:14>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<0:5>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<0:5>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<0:5>
n<> u<100> t<Class> p<102> s<2> f<0> l<0:3>
n<> u<101> t<Endclass> p<102> f<0> l<0:3>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<0:3>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<0:3>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<0:3>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<0:3>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<0:9>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<0:20>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<0:20>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<0:30>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<0:30>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<0:39>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<0:39>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<0:48>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<0:48>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<0:59>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<0:59>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<0:13>
n<state> u<118> t<StringConst> p<119> f<0> l<0:68>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<0:5>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<0:5>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<0:5>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<0:5>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<0:5>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<0:5>
n<process> u<125> t<StringConst> p<126> f<0> l<0:21>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<0:21>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<0:21>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<0:21>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<0:29>
n<> u<130> t<Endfunction> p<131> f<0> l<0:5>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<0:21>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<0:12>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<0:5>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<0:5>
n<state> u<135> t<StringConst> p<136> f<0> l<0:14>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<0:14>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<0:14>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<0:14>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<0:20>
n<> u<140> t<Endfunction> p<141> f<0> l<0:5>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<0:14>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<0:5>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<0:5>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<0:5>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<0:10>
n<> u<146> t<Endtask> p<147> f<0> l<0:5>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<0:10>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<0:5>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<0:5>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<0:5>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<0:10>
n<> u<152> t<Endtask> p<153> f<0> l<0:5>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<0:10>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<0:5>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<0:5>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<0:5>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<0:10>
n<> u<158> t<Endtask> p<159> f<0> l<0:5>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<0:10>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<0:5>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<0:5>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<0:5>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<0:10>
n<> u<164> t<Endtask> p<165> f<0> l<0:5>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<0:10>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<0:5>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<0:5>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<0:5>
n<> u<169> t<Class> p<171> s<106> f<0> l<0:3>
n<> u<170> t<Endclass> p<171> f<0> l<0:3>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<0:3>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<0:3>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<0:3>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<0:3>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<0:9>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<0:18>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<0:18>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<0:18>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<0:22>
n<0> u<180> t<IntConst> p<181> f<0> l<0:33>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<0:33>
n<> u<182> t<Primary> p<183> c<181> f<0> l<0:33>
n<> u<183> t<Expression> p<184> c<182> f<0> l<0:33>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<0:18>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<0:18>
n<> u<186> t<Endfunction> p<187> f<0> l<0:5>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<0:5>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<0:5>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<0:5>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<0:10>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<0:14>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<0:14>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<0:14>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<0:18>
n<1> u<195> t<IntConst> p<196> f<0> l<0:29>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<0:29>
n<> u<197> t<Primary> p<198> c<196> f<0> l<0:29>
n<> u<198> t<Expression> p<199> c<197> f<0> l<0:29>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<0:14>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<0:14>
n<> u<201> t<Endtask> p<202> f<0> l<0:5>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<0:10>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<0:5>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<0:5>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<0:5>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<0:10>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<0:14>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<0:14>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<0:14>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<0:18>
n<1> u<211> t<IntConst> p<212> f<0> l<0:29>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<0:29>
n<> u<213> t<Primary> p<214> c<212> f<0> l<0:29>
n<> u<214> t<Expression> p<215> c<213> f<0> l<0:29>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<0:14>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<0:14>
n<> u<217> t<Endtask> p<218> f<0> l<0:5>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<0:10>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<0:5>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<0:5>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<0:5>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<0:14>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<0:14>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<0:14>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<0:14>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<0:18>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<0:26>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<0:26>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<0:26>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<0:30>
n<1> u<231> t<IntConst> p<232> f<0> l<0:41>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<0:41>
n<> u<233> t<Primary> p<234> c<232> f<0> l<0:41>
n<> u<234> t<Expression> p<235> c<233> f<0> l<0:41>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<0:26>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<0:26>
n<> u<237> t<Endfunction> p<238> f<0> l<0:5>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<0:14>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<0:5>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<0:5>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<0:5>
n<> u<242> t<Class> p<244> s<175> f<0> l<0:3>
n<> u<243> t<Endclass> p<244> f<0> l<0:3>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<0:3>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<0:3>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<0:3>
n<> u<247> t<Description> p<248> c<246> f<0> l<0:3>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<0:3>
n<> u<249> t<Top_level_rule> c<1> f<0> l<0:3>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/Bindings/dut.sv:46:9: Compile generate block "work@dut2.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/Bindings/dut.sv:20:1: Top level module "work@dut1".

[NTE:EL0503] ${SURELOG_DIR}/tests/Bindings/dut.sv:35:1: Top level module "work@dut2".

[NTE:EL0503] ${SURELOG_DIR}/tests/Bindings/dut.sv:54:1: Top level module "work@dut3".

[NTE:EL0503] ${SURELOG_DIR}/tests/Bindings/dut.sv:82:1: Top level module "work@dut5".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0531] ${SURELOG_DIR}/tests/Bindings/dut.sv:96:10: Negative value in instance "work@dut5"
             text:    wire [width_p-1:0] shifted = width_p ' ({fill, t[j]} >> (1 << j));
             value: INT:-2.

[NTE:EL0508] Nb Top level modules: 4.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 2
assignment                                             3
begin                                                  4
bit_select                                             3
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             165
cont_assign                                            6
design                                                 1
enum_const                                            23
enum_typespec                                         10
enum_var                                               1
event_control                                          1
function                                               9
gen_if                                                 2
gen_scope                                              2
gen_scope_array                                        2
if_else                                                1
int_typespec                                          38
int_var                                                5
integer_typespec                                       2
io_decl                                               11
logic_net                                             21
logic_typespec                                        18
logic_var                                              2
module_inst                                           26
operation                                             53
package                                                5
param_assign                                          35
parameter                                             35
port                                                   4
range                                                 22
ref_module                                             2
ref_obj                                               52
string_typespec                                        3
sys_func_call                                          3
task                                                   9
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[ERR:UH0718] ${SURELOG_DIR}/tests/Bindings/dut.sv:75:11: Illegal lhs of type wire "data_r".

[ERR:UH0718] ${SURELOG_DIR}/tests/Bindings/dut.sv:77:11: Illegal lhs of type wire "data_r".

[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 5
assignment                                             8
begin                                                  7
bit_select                                             5
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             176
cont_assign                                           10
design                                                 1
enum_const                                            28
enum_typespec                                         11
enum_var                                               1
event_control                                          3
function                                              18
gen_if                                                 2
gen_scope                                              3
gen_scope_array                                        3
if_else                                                3
int_typespec                                          38
int_var                                                5
integer_typespec                                       2
io_decl                                               22
logic_net                                             21
logic_typespec                                        18
logic_var                                              2
module_inst                                           26
operation                                             73
package                                                5
param_assign                                          35
parameter                                             35
port                                                   6
range                                                 22
ref_module                                             2
ref_obj                                               80
string_typespec                                        3
sys_func_call                                          3
task                                                  18
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Bindings/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Bindings/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Bindings/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut1)
|vpiElaborated:1
|vpiName:work@dut1
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut1)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmallPackages:
\_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
  |vpiParent:
  \_design: (work@dut1)
  |vpiName:pack1
  |vpiFullName:pack1::
  |vpiParameter:
  \_parameter: (pack1::TxWidth), line:6:17, endln:6:24
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:6:13, endln:6:16
      |vpiParent:
      \_parameter: (pack1::TxWidth), line:6:17, endln:6:24
      |vpiInstance:
      \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:TxWidth
    |vpiFullName:pack1::TxWidth
  |vpiParameter:
  \_parameter: (pack1::LC_TX_DEFAULT), line:15:22, endln:15:35
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |vpiTypespec:
    \_enum_typespec: (pack1::lc_tx_t), line:8:3, endln:11:15
      |vpiParent:
      \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
      |vpiName:pack1::lc_tx_t
      |vpiTypedefAlias:
      \_enum_typespec: (pack1::lc_tx_e), line:8:3, endln:11:15
        |vpiParent:
        \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
        |vpiName:pack1::lc_tx_e
        |vpiInstance:
        \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
        |vpiBaseTypespec:
        \_logic_typespec: , line:8:16, endln:8:35
          |vpiInstance:
          \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
          |vpiRange:
          \_range: , line:8:22, endln:8:35
            |vpiLeftRange:
            \_constant: , line:8:23, endln:8:30
              |vpiParent:
              \_range: , line:8:22, endln:8:35
              |vpiDecompile:3
              |vpiSize:64
              |INT:3
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:8:33, endln:8:34
              |vpiParent:
              \_range: , line:8:22, endln:8:35
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiEnumConst:
        \_enum_const: (On), line:9:7, endln:9:20
          |vpiName:On
          |BIN:1010
          |vpiDecompile:4'b1010
          |vpiSize:4
        |vpiEnumConst:
        \_enum_const: (Off), line:10:7, endln:10:20
          |vpiName:Off
          |BIN:0101
          |vpiDecompile:4'b0101
          |vpiSize:4
      |vpiInstance:
      \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
      |vpiBaseTypespec:
      \_logic_typespec: , line:8:16, endln:8:35
        |vpiParent:
        \_enum_typespec: (pack1::lc_tx_t), line:8:3, endln:11:15
        |vpiInstance:
        \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
        |vpiRange:
        \_range: , line:8:22, endln:8:35
          |vpiParent:
          \_logic_typespec: , line:8:16, endln:8:35
          |vpiLeftRange:
          \_constant: , line:8:23, endln:8:30
            |vpiParent:
            \_range: , line:8:22, endln:8:35
            |vpiDecompile:3
            |vpiSize:64
            |INT:3
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:8:33, endln:8:34
            |vpiParent:
            \_range: , line:8:22, endln:8:35
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (On), line:9:7, endln:9:20
        |vpiParent:
        \_enum_typespec: (pack1::lc_tx_t), line:8:3, endln:11:15
        |vpiName:On
        |BIN:1010
        |vpiDecompile:4'b1010
        |vpiSize:4
      |vpiEnumConst:
      \_enum_const: (Off), line:10:7, endln:10:20
        |vpiParent:
        \_enum_typespec: (pack1::lc_tx_t), line:8:3, endln:11:15
        |vpiName:Off
        |BIN:0101
        |vpiDecompile:4'b0101
        |vpiSize:4
    |vpiName:LC_TX_DEFAULT
    |vpiFullName:pack1::LC_TX_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:6:17, endln:6:28
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |vpiRhs:
    \_constant: , line:6:27, endln:6:28
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pack1::TxWidth), line:6:17, endln:6:24
  |vpiParamAssign:
  \_param_assign: , line:15:22, endln:15:41
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |vpiRhs:
    \_ref_obj: (Off), line:15:38, endln:15:41
      |vpiName:Off
      |vpiActual:
      \_enum_const: (Off), line:10:7, endln:10:20
    |vpiLhs:
    \_parameter: (pack1::LC_TX_DEFAULT), line:15:22, endln:15:35
  |vpiTypedef:
  \_enum_typespec: (pack1::lc_tx_e), line:8:3, endln:11:15
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |vpiName:pack1::lc_tx_e
    |vpiInstance:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |vpiBaseTypespec:
    \_logic_typespec: , line:8:16, endln:8:35
      |vpiInstance:
      \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
      |vpiRange:
      \_range: , line:8:22, endln:8:35
        |vpiLeftRange:
        \_operation: , line:8:23, endln:8:32
          |vpiParent:
          \_range: , line:8:22, endln:8:35
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (TxWidth), line:8:23, endln:8:30
            |vpiParent:
            \_operation: , line:8:23, endln:8:32
            |vpiName:TxWidth
            |vpiActual:
            \_parameter: (pack1::TxWidth), line:6:17, endln:6:24
          |vpiOperand:
          \_constant: , line:8:31, endln:8:32
            |vpiParent:
            \_operation: , line:8:23, endln:8:32
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:33, endln:8:34
          |vpiParent:
          \_range: , line:8:22, endln:8:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (On), line:9:7, endln:9:20
      |vpiName:On
      |BIN:1010
      |vpiDecompile:4'b1010
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (Off), line:10:7, endln:10:20
      |vpiName:Off
      |BIN:0101
      |vpiDecompile:4'b0101
      |vpiSize:4
  |vpiDefName:pack1
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut1)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmtopPackages:
\_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
  |vpiParent:
  \_design: (work@dut1)
  |vpiName:pack1
  |vpiFullName:pack1::
  |vpiParameter:
  \_parameter: (pack1::TxWidth), line:6:17, endln:6:24
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:6:13, endln:6:16
      |vpiParent:
      \_parameter: (pack1::TxWidth), line:6:17, endln:6:24
      |vpiInstance:
      \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:TxWidth
    |vpiFullName:pack1::TxWidth
  |vpiParameter:
  \_parameter: (pack1::LC_TX_DEFAULT), line:15:22, endln:15:35
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |BIN:0101
    |vpiTypespec:
    \_enum_typespec: (pack1::lc_tx_t), line:8:3, endln:11:15
    |vpiName:LC_TX_DEFAULT
    |vpiFullName:pack1::LC_TX_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:6:17, endln:6:28
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |vpiRhs:
    \_constant: , line:6:27, endln:6:28
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pack1::TxWidth), line:6:17, endln:6:24
  |vpiParamAssign:
  \_param_assign: , line:15:22, endln:15:41
    |vpiParent:
    \_package: pack1 (pack1::), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:3:1, endln:17:11
    |vpiRhs:
    \_constant: , line:15:38, endln:15:41
      |vpiDecompile:4'b0101
      |vpiSize:4
      |BIN:0101
      |vpiTypespec:
      \_enum_typespec: (pack1::lc_tx_t), line:8:3, endln:11:15
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (pack1::LC_TX_DEFAULT), line:15:22, endln:15:35
  |vpiTypedef:
  \_enum_typespec: (pack1::lc_tx_e), line:8:3, endln:11:15
  |vpiTypedef:
  \_enum_typespec: (pack1::lc_tx_t), line:8:3, endln:11:15
  |vpiDefName:pack1
  |vpiTop:1
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Bindings/builtin.sv
  |vpiParent:
  \_design: (work@dut1)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Bindings/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiParent:
      \_function: (work@mailbox::new)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::peek)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_peek)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/Bindings/builtin.sv
  |vpiParent:
  \_design: (work@dut1)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Bindings/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Bindings/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
        |vpiParent:
        \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Bindings/builtin.sv
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED)
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING)
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING)
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED)
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED)
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await)
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Bindings/builtin.sv
  |vpiParent:
  \_design: (work@dut1)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Bindings/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::new)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::put)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::try_get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@bsg_dff_reset
  |vpiParameter:
  \_parameter: (work@bsg_dff_reset.width_p), line:67:25, endln:67:32
    |vpiParent:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
    |vpiTypespec:
    \_int_typespec: (width_p), line:75:22, endln:75:29
      |vpiName:width_p
      |vpiExpr:
      \_ref_obj: 
        |vpiActual:
        \_parameter: (work@bsg_dff_reset.width_p), line:67:25, endln:67:32
    |vpiName:width_p
    |vpiFullName:work@bsg_dff_reset.width_p
  |vpiParameter:
  \_parameter: (work@bsg_dff_reset.reset_val_p), line:67:37, endln:67:48
    |vpiParent:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:reset_val_p
    |vpiFullName:work@bsg_dff_reset.reset_val_p
  |vpiParameter:
  \_parameter: (work@bsg_dff_reset.harden_p), line:67:52, endln:67:60
    |vpiParent:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:harden_p
    |vpiFullName:work@bsg_dff_reset.harden_p
  |vpiParamAssign:
  \_param_assign: , line:67:25, endln:67:35
    |vpiParent:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
    |vpiRhs:
    \_operation: , line:67:33, endln:67:35
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:67:34, endln:67:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bsg_dff_reset.width_p), line:67:25, endln:67:32
  |vpiParamAssign:
  \_param_assign: , line:67:37, endln:67:50
    |vpiParent:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
    |vpiRhs:
    \_constant: , line:67:49, endln:67:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bsg_dff_reset.reset_val_p), line:67:37, endln:67:48
  |vpiParamAssign:
  \_param_assign: , line:67:52, endln:67:62
    |vpiParent:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
    |vpiRhs:
    \_constant: , line:67:61, endln:67:62
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bsg_dff_reset.harden_p), line:67:52, endln:67:60
  |vpiDefName:work@bsg_dff_reset
  |vpiProcess:
  \_always: , line:72:4, endln:78:9
    |vpiParent:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
    |vpiStmt:
    \_event_control: , line:72:11, endln:72:27
      |vpiParent:
      \_always: , line:72:4, endln:78:9
      |vpiCondition:
      \_operation: , line:72:13, endln:72:26
        |vpiParent:
        \_event_control: , line:72:11, endln:72:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@bsg_dff_reset.clk_i), line:72:21, endln:72:26
          |vpiParent:
          \_operation: , line:72:13, endln:72:26
          |vpiName:clk_i
          |vpiFullName:work@bsg_dff_reset.clk_i
          |vpiActual:
          \_logic_net: (clk_i)
      |vpiStmt:
      \_begin: (work@bsg_dff_reset), line:73:6, endln:78:9
        |vpiParent:
        \_event_control: , line:72:11, endln:72:27
        |vpiFullName:work@bsg_dff_reset
        |vpiStmt:
        \_if_else: , line:74:9, endln:77:28
          |vpiParent:
          \_begin: (work@bsg_dff_reset), line:73:6, endln:78:9
          |vpiCondition:
          \_ref_obj: (work@bsg_dff_reset.reset_i), line:74:13, endln:74:20
            |vpiParent:
            \_begin: (work@bsg_dff_reset), line:73:6, endln:78:9
            |vpiName:reset_i
            |vpiFullName:work@bsg_dff_reset.reset_i
            |vpiActual:
            \_logic_net: (reset_i)
          |vpiStmt:
          \_assignment: , line:75:11, endln:75:46
            |vpiParent:
            \_if_else: , line:74:9, endln:77:28
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:75:21, endln:75:46
              |vpiTypespec:
              \_int_typespec: (width_p), line:75:22, endln:75:29
              |vpiOpType:67
              |vpiOperand:
              \_ref_obj: (reset_val_p), line:75:34, endln:75:45
                |vpiParent:
                \_operation: , line:75:21, endln:75:46
                |vpiName:reset_val_p
            |vpiLhs:
            \_ref_obj: (work@bsg_dff_reset.data_r), line:75:11, endln:75:17
              |vpiParent:
              \_assignment: , line:75:11, endln:75:46
              |vpiName:data_r
              |vpiFullName:work@bsg_dff_reset.data_r
              |vpiActual:
              \_logic_net: (data_r)
          |vpiElseStmt:
          \_assignment: , line:77:11, endln:77:27
            |vpiParent:
            \_if_else: , line:74:9, endln:77:28
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@bsg_dff_reset.data_i), line:77:21, endln:77:27
              |vpiParent:
              \_assignment: , line:77:11, endln:77:27
              |vpiName:data_i
              |vpiFullName:work@bsg_dff_reset.data_i
              |vpiActual:
              \_logic_net: (data_i)
            |vpiLhs:
            \_ref_obj: (work@bsg_dff_reset.data_r), line:77:11, endln:77:17
              |vpiParent:
              \_assignment: , line:77:11, endln:77:27
              |vpiName:data_r
              |vpiFullName:work@bsg_dff_reset.data_r
              |vpiActual:
              \_logic_net: (data_r)
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@dut1
  |vpiParameter:
  \_parameter: (work@dut1.NrDevices), line:21:17, endln:21:26
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:21:13, endln:21:16
      |vpiParent:
      \_parameter: (work@dut1.NrDevices), line:21:17, endln:21:26
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NrDevices
    |vpiFullName:work@dut1.NrDevices
  |vpiParameter:
  \_parameter: (work@dut1.NumBitsDeviceSel), line:24:27, endln:24:43
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiTypespec:
    \_int_typespec: , line:24:14, endln:24:26
      |vpiParent:
      \_parameter: (work@dut1.NumBitsDeviceSel), line:24:27, endln:24:43
      |vpiExpr:
      \_ref_obj: 
        |vpiActual:
        \_parameter: (work@dut1.NumBitsDeviceSel), line:24:27, endln:24:43
    |vpiLocalParam:1
    |vpiName:NumBitsDeviceSel
    |vpiFullName:work@dut1.NumBitsDeviceSel
  |vpiParamAssign:
  \_param_assign: , line:21:17, endln:21:30
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiRhs:
    \_constant: , line:21:29, endln:21:30
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:21:13, endln:21:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut1.NrDevices), line:21:17, endln:21:26
  |vpiParamAssign:
  \_param_assign: , line:24:27, endln:24:83
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiRhs:
    \_operation: , line:24:46, endln:24:83
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:24:46, endln:24:59
        |vpiParent:
        \_operation: , line:24:46, endln:24:83
        |vpiOpType:18
        |vpiOperand:
        \_ref_obj: (NrDevices), line:24:46, endln:24:55
          |vpiParent:
          \_operation: , line:24:46, endln:24:59
          |vpiName:NrDevices
        |vpiOperand:
        \_constant: , line:24:58, endln:24:59
          |vpiParent:
          \_operation: , line:24:46, endln:24:59
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_sys_func_call: ($clog2), line:24:62, endln:24:79
        |vpiParent:
        \_operation: , line:24:46, endln:24:83
        |vpiArgument:
        \_ref_obj: (NrDevices), line:24:69, endln:24:78
          |vpiParent:
          \_sys_func_call: ($clog2), line:24:62, endln:24:79
          |vpiName:NrDevices
        |vpiName:$clog2
      |vpiOperand:
      \_constant: , line:24:82, endln:24:83
        |vpiParent:
        \_operation: , line:24:46, endln:24:83
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut1.NumBitsDeviceSel), line:24:27, endln:24:43
  |vpiDefName:work@dut1
  |vpiNet:
  \_logic_net: (work@dut1.device_sel_req), line:25:32, endln:25:46
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiName:device_sel_req
    |vpiFullName:work@dut1.device_sel_req
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut1.device), line:26:7, endln:26:13
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiName:device
    |vpiFullName:work@dut1.device
  |vpiProcess:
  \_always: , line:27:3, endln:29:6
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiStmt:
    \_begin: (work@dut1), line:27:15, endln:29:6
      |vpiParent:
      \_always: , line:27:3, endln:29:6
      |vpiFullName:work@dut1
      |vpiStmt:
      \_assignment: , line:28:5, endln:28:47
        |vpiParent:
        \_begin: (work@dut1), line:27:15, endln:29:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:28:22, endln:28:47
          |vpiTypespec:
          \_int_typespec: , line:24:14, endln:24:26
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (device), line:28:40, endln:28:46
            |vpiParent:
            \_operation: , line:28:22, endln:28:47
            |vpiName:device
            |vpiActual:
            \_int_var: (work@dut1.device), line:26:7, endln:26:17
        |vpiLhs:
        \_ref_obj: (work@dut1.device_sel_req), line:28:5, endln:28:19
          |vpiParent:
          \_assignment: , line:28:5, endln:28:47
          |vpiName:device_sel_req
          |vpiFullName:work@dut1.device_sel_req
          |vpiActual:
          \_logic_var: (work@dut1.device_sel_req), line:25:32, endln:25:46
    |vpiAlwaysType:2
|uhdmallModules:
\_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.num_out_p), line:35:25, endln:35:34
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |STRING:inv
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:num_out_p
    |vpiFullName:work@dut2.num_out_p
  |vpiParamAssign:
  \_param_assign: , line:35:25, endln:35:40
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiRhs:
    \_constant: , line:35:35, endln:35:40
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@dut2.num_out_p), line:35:25, endln:35:34
  |vpiDefName:work@dut2
  |vpiNet:
  \_logic_net: (work@dut2.i), line:37:36, endln:37:37
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiName:i
    |vpiFullName:work@dut2.i
  |vpiNet:
  \_logic_net: (work@dut2.o), line:38:36, endln:38:37
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiName:o
    |vpiFullName:work@dut2.o
    |vpiNetType:36
  |vpiPort:
  \_port: (i), line:37:36, endln:37:37
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut2.i), line:37:36, endln:37:37
    |vpiTypedef:
    \_logic_typespec: , line:37:12, endln:37:35
      |vpiRange:
      \_range: , line:37:12, endln:37:35
        |vpiLeftRange:
        \_operation: , line:37:13, endln:37:32
          |vpiParent:
          \_range: , line:37:12, endln:37:35
          |vpiOpType:11
          |vpiOperand:
          \_sys_func_call: ($clog2), line:37:13, endln:37:30
            |vpiParent:
            \_operation: , line:37:13, endln:37:32
            |vpiArgument:
            \_ref_obj: (num_out_p), line:37:20, endln:37:29
              |vpiParent:
              \_sys_func_call: ($clog2), line:37:13, endln:37:30
              |vpiName:num_out_p
            |vpiName:$clog2
          |vpiOperand:
          \_constant: , line:37:31, endln:37:32
            |vpiParent:
            \_operation: , line:37:13, endln:37:32
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:37:33, endln:37:34
          |vpiParent:
          \_range: , line:37:12, endln:37:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o), line:38:36, endln:38:37
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut2.o), line:38:36, endln:38:37
    |vpiTypedef:
    \_logic_typespec: , line:38:14, endln:38:35
      |vpiRange:
      \_range: , line:38:20, endln:38:35
        |vpiLeftRange:
        \_operation: , line:38:21, endln:38:32
          |vpiParent:
          \_range: , line:38:20, endln:38:35
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (num_out_p), line:38:21, endln:38:30
            |vpiParent:
            \_operation: , line:38:21, endln:38:32
            |vpiName:num_out_p
          |vpiOperand:
          \_constant: , line:38:31, endln:38:32
            |vpiParent:
            \_operation: , line:38:21, endln:38:32
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:38:33, endln:38:34
          |vpiParent:
          \_range: , line:38:20, endln:38:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenStmt:
  \_gen_if: , line:41:6, endln:41:8
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiCondition:
    \_operation: , line:41:10, endln:41:24
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (num_out_p), line:41:10, endln:41:19
        |vpiParent:
        \_operation: , line:41:10, endln:41:24
        |vpiName:num_out_p
      |vpiOperand:
      \_constant: , line:41:23, endln:41:24
        |vpiParent:
        \_operation: , line:41:10, endln:41:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_begin: 
|uhdmallModules:
\_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@dut3
  |vpiParameter:
  \_parameter: (work@dut3.LfsrDw), line:54:45, endln:54:51
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:54:26, endln:54:38
      |vpiParent:
      \_parameter: (work@dut3.LfsrDw), line:54:45, endln:54:51
    |vpiName:LfsrDw
    |vpiFullName:work@dut3.LfsrDw
  |vpiParamAssign:
  \_param_assign: , line:54:45, endln:54:61
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiRhs:
    \_constant: , line:54:60, endln:54:61
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:54:26, endln:54:38
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut3.LfsrDw), line:54:45, endln:54:51
  |vpiDefName:work@dut3
  |vpiContAssign:
  \_cont_assign: , line:60:10, endln:60:95
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiRhs:
    \_operation: , line:60:28, endln:60:95
      |vpiParent:
      \_cont_assign: , line:60:10, endln:60:95
      |vpiOpType:30
      |vpiOperand:
      \_operation: , line:60:28, endln:60:79
        |vpiParent:
        \_operation: , line:60:28, endln:60:95
        |vpiOpType:30
        |vpiOperand:
        \_operation: , line:60:28, endln:60:46
          |vpiParent:
          \_operation: , line:60:28, endln:60:79
          |vpiTypespec:
          \_int_typespec: (LfsrDw), line:54:45, endln:54:45
            |vpiName:LfsrDw
            |UINT:3
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (work@dut3.entropy_i), line:60:36, endln:60:45
            |vpiParent:
            \_operation: , line:60:28, endln:60:46
            |vpiName:entropy_i
            |vpiFullName:work@dut3.entropy_i
            |vpiActual:
            \_logic_net: (entropy_i)
        |vpiOperand:
        \_operation: , line:60:50, endln:60:78
          |vpiParent:
          \_operation: , line:60:28, endln:60:79
          |vpiOpType:28
          |vpiOperand:
          \_operation: , line:60:50, endln:60:69
            |vpiParent:
            \_operation: , line:60:50, endln:60:78
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@dut3.LfsrDw), line:60:51, endln:60:57
              |vpiParent:
              \_operation: , line:60:28, endln:60:79
              |vpiName:LfsrDw
              |vpiFullName:work@dut3.LfsrDw
            |vpiOperand:
            \_operation: , line:60:57, endln:60:68
              |vpiParent:
              \_operation: , line:60:28, endln:60:79
              |vpiOpType:33
              |vpiOperand:
              \_bit_select: (work@dut3.lfsr_q), line:60:58, endln:60:67
                |vpiParent:
                \_operation: , line:60:28, endln:60:79
                |vpiName:lfsr_q
                |vpiFullName:work@dut3.lfsr_q
                |vpiIndex:
                \_constant: , line:60:65, endln:60:66
                  |vpiParent:
                  \_bit_select: (work@dut3.lfsr_q), line:60:58, endln:60:67
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
          |vpiOperand:
          \_ref_obj: (work@dut3.coeffs), line:60:72, endln:60:78
            |vpiParent:
            \_operation: , line:60:50, endln:60:78
            |vpiName:coeffs
            |vpiFullName:work@dut3.coeffs
            |vpiActual:
            \_logic_net: (coeffs)
      |vpiOperand:
      \_operation: , line:60:83, endln:60:94
        |vpiParent:
        \_operation: , line:60:28, endln:60:95
        |vpiOpType:23
        |vpiOperand:
        \_ref_obj: (work@dut3.lfsr_q), line:60:83, endln:60:89
          |vpiParent:
          \_operation: , line:60:83, endln:60:94
          |vpiName:lfsr_q
          |vpiFullName:work@dut3.lfsr_q
          |vpiActual:
          \_logic_net: (lfsr_q)
        |vpiOperand:
        \_constant: , line:60:93, endln:60:94
          |vpiParent:
          \_operation: , line:60:83, endln:60:94
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut3.next_lfsr_state), line:60:10, endln:60:25
      |vpiParent:
      \_cont_assign: , line:60:10, endln:60:95
      |vpiName:next_lfsr_state
      |vpiFullName:work@dut3.next_lfsr_state
      |vpiActual:
      \_logic_net: (next_lfsr_state)
  |vpiContAssign:
  \_cont_assign: , line:62:9, endln:62:28
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiRhs:
    \_operation: , line:62:18, endln:62:28
      |vpiParent:
      \_cont_assign: , line:62:9, endln:62:28
      |vpiOpType:4
      |vpiOperand:
      \_operation: , line:62:20, endln:62:27
        |vpiParent:
        \_operation: , line:62:18, endln:62:28
        |vpiOpType:7
        |vpiOperand:
        \_ref_obj: (work@dut3.lfsr_q), line:62:21, endln:62:27
          |vpiParent:
          \_operation: , line:62:20, endln:62:27
          |vpiName:lfsr_q
          |vpiFullName:work@dut3.lfsr_q
          |vpiActual:
          \_logic_net: (lfsr_q)
    |vpiLhs:
    \_ref_obj: (work@dut3.lockup), line:62:9, endln:62:15
      |vpiParent:
      \_cont_assign: , line:62:9, endln:62:28
      |vpiName:lockup
      |vpiFullName:work@dut3.lockup
      |vpiActual:
      \_logic_net: (lockup)
  |vpiRefModule:
  \_ref_module: work@bsg_dff_reset (a1), line:56:32, endln:56:34
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiName:a1
    |vpiDefName:work@bsg_dff_reset
    |vpiActual:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
  |vpiRefModule:
  \_ref_module: work@bsg_dff_reset (a2), line:58:17, endln:58:19
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiName:a2
    |vpiDefName:work@bsg_dff_reset
    |vpiActual:
    \_module_inst: work@bsg_dff_reset (work@bsg_dff_reset), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:67:1, endln:80:10
|uhdmallModules:
\_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@dut5
  |vpiParameter:
  \_parameter: (work@dut5.inputs_p), line:83:14, endln:83:22
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiName:inputs_p
    |vpiFullName:work@dut5.inputs_p
  |vpiParameter:
  \_parameter: (work@dut5.lg_inputs_p), line:84:13, endln:84:24
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiName:lg_inputs_p
    |vpiFullName:work@dut5.lg_inputs_p
  |vpiParameter:
  \_parameter: (work@dut5.width_p), line:85:13, endln:85:20
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiName:width_p
    |vpiFullName:work@dut5.width_p
  |vpiParameter:
  \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:86:13, endln:86:16
      |vpiParent:
      \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:TxWidth
    |vpiFullName:work@dut5.TxWidth
  |vpiParameter:
  \_parameter: (work@dut5.LC_TX_DEFAULT), line:94:22, endln:94:35
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiTypespec:
    \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
      |vpiParent:
      \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
      |vpiName:lc_tx_t
      |vpiTypedefAlias:
      \_enum_typespec: (lc_tx_e), line:87:5, endln:90:15
        |vpiParent:
        \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
        |vpiName:lc_tx_e
        |vpiInstance:
        \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
        |vpiBaseTypespec:
        \_logic_typespec: , line:87:18, endln:87:37
          |vpiRange:
          \_range: , line:87:24, endln:87:37
            |vpiLeftRange:
            \_operation: , line:87:25, endln:87:34
              |vpiParent:
              \_range: , line:87:24, endln:87:37
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (TxWidth), line:87:25, endln:87:32
                |vpiParent:
                \_operation: , line:87:25, endln:87:34
                |vpiName:TxWidth
                |vpiActual:
                \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
              |vpiOperand:
              \_constant: , line:87:33, endln:87:34
                |vpiParent:
                \_operation: , line:87:25, endln:87:34
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:87:35, endln:87:36
              |vpiParent:
              \_range: , line:87:24, endln:87:37
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiEnumConst:
        \_enum_const: (On), line:88:7, endln:88:20
          |vpiName:On
          |BIN:1010
          |vpiDecompile:4'b1010
          |vpiSize:4
        |vpiEnumConst:
        \_enum_const: (Off), line:89:7, endln:89:20
          |vpiName:Off
          |BIN:0101
          |vpiDecompile:4'b0101
          |vpiSize:4
      |vpiInstance:
      \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
      |vpiBaseTypespec:
      \_logic_typespec: , line:87:18, endln:87:37
        |vpiParent:
        \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
        |vpiRange:
        \_range: , line:87:24, endln:87:37
          |vpiParent:
          \_logic_typespec: , line:87:18, endln:87:37
          |vpiLeftRange:
          \_operation: , line:87:25, endln:87:34
            |vpiParent:
            \_range: , line:87:24, endln:87:37
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@dut5.lc_tx_t.TxWidth), line:87:25, endln:87:32
              |vpiParent:
              \_operation: , line:87:25, endln:87:34
              |vpiName:TxWidth
              |vpiFullName:work@dut5.lc_tx_t.TxWidth
              |vpiActual:
              \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
            |vpiOperand:
            \_constant: , line:87:33, endln:87:34
              |vpiParent:
              \_operation: , line:87:25, endln:87:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:87:35, endln:87:36
            |vpiParent:
            \_range: , line:87:24, endln:87:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (On), line:88:7, endln:88:20
        |vpiParent:
        \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
        |vpiName:On
        |BIN:1010
        |vpiDecompile:4'b1010
        |vpiSize:4
      |vpiEnumConst:
      \_enum_const: (Off), line:89:7, endln:89:20
        |vpiParent:
        \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
        |vpiName:Off
        |BIN:0101
        |vpiDecompile:4'b0101
        |vpiSize:4
    |vpiName:LC_TX_DEFAULT
    |vpiFullName:work@dut5.LC_TX_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:83:14, endln:83:27
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_operation: , line:83:25, endln:83:27
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:83:26, endln:83:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut5.inputs_p), line:83:14, endln:83:22
  |vpiParamAssign:
  \_param_assign: , line:84:13, endln:84:45
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_sys_func_call: ($clog2), line:84:29, endln:84:45
      |vpiArgument:
      \_ref_obj: (inputs_p), line:84:36, endln:84:44
        |vpiParent:
        \_sys_func_call: ($clog2), line:84:29, endln:84:45
        |vpiName:inputs_p
      |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@dut5.lg_inputs_p), line:84:13, endln:84:24
  |vpiParamAssign:
  \_param_assign: , line:85:13, endln:85:25
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_operation: , line:85:23, endln:85:25
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:85:24, endln:85:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut5.width_p), line:85:13, endln:85:20
  |vpiParamAssign:
  \_param_assign: , line:86:17, endln:86:28
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_constant: , line:86:27, endln:86:28
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:86:13, endln:86:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
  |vpiParamAssign:
  \_param_assign: , line:94:22, endln:94:41
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_ref_obj: (Off), line:94:38, endln:94:41
      |vpiName:Off
      |vpiActual:
      \_enum_const: (Off), line:89:7, endln:89:20
    |vpiLhs:
    \_parameter: (work@dut5.LC_TX_DEFAULT), line:94:22, endln:94:35
  |vpiTypedef:
  \_enum_typespec: (lc_tx_e), line:87:5, endln:90:15
  |vpiTypedef:
  \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
  |vpiDefName:work@dut5
  |vpiNet:
  \_logic_net: (work@dut5.shifted), line:96:23, endln:96:30
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiName:shifted
    |vpiFullName:work@dut5.shifted
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_if: , line:97:4, endln:97:6
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiCondition:
    \_ref_obj: (GEN), line:97:8, endln:97:11
      |vpiName:GEN
      |vpiActual:
      \_logic_net: (GEN)
    |vpiStmt:
    \_begin: 
|uhdmtopModules:
\_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
  |vpiName:work@dut1
  |vpiVariables:
  \_logic_var: (work@dut1.device_sel_req), line:25:32, endln:25:46
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiTypespec:
    \_logic_typespec: , line:25:3, endln:25:31
      |vpiRange:
      \_range: , line:25:9, endln:25:31
        |vpiLeftRange:
        \_constant: , line:25:10, endln:25:26
          |vpiParent:
          \_range: , line:25:9, endln:25:31
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:25:29, endln:25:30
          |vpiParent:
          \_range: , line:25:9, endln:25:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:device_sel_req
    |vpiFullName:work@dut1.device_sel_req
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:25:9, endln:25:31
      |vpiLeftRange:
      \_constant: , line:25:10, endln:25:26
        |vpiParent:
        \_range: , line:25:9, endln:25:31
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:25:29, endln:25:30
        |vpiParent:
        \_range: , line:25:9, endln:25:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_int_var: (work@dut1.device), line:26:7, endln:26:17
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiTypespec:
    \_int_typespec: , line:26:3, endln:26:6
      |vpiSigned:1
    |vpiName:device
    |vpiFullName:work@dut1.device
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:26:16, endln:26:17
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@dut1.NrDevices), line:21:17, endln:21:26
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:21:13, endln:21:16
      |vpiParent:
      \_parameter: (work@dut1.NrDevices), line:21:17, endln:21:26
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NrDevices
    |vpiFullName:work@dut1.NrDevices
  |vpiParameter:
  \_parameter: (work@dut1.NumBitsDeviceSel), line:24:27, endln:24:43
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiTypespec:
    \_int_typespec: , line:24:14, endln:24:26
      |vpiParent:
      \_parameter: (work@dut1.NumBitsDeviceSel), line:24:27, endln:24:43
      |vpiExpr:
      \_ref_obj: 
    |vpiLocalParam:1
    |vpiName:NumBitsDeviceSel
    |vpiFullName:work@dut1.NumBitsDeviceSel
  |vpiParamAssign:
  \_param_assign: , line:21:17, endln:21:30
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiRhs:
    \_constant: , line:21:29, endln:21:30
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:21:13, endln:21:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut1.NrDevices), line:21:17, endln:21:26
  |vpiParamAssign:
  \_param_assign: , line:24:27, endln:24:83
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiRhs:
    \_constant: , line:24:46, endln:24:83
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut1.NumBitsDeviceSel), line:24:27, endln:24:43
  |vpiDefName:work@dut1
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_always: , line:27:3, endln:29:6
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:20:1, endln:31:10
    |vpiStmt:
    \_begin: (work@dut1), line:27:15, endln:29:6
      |vpiParent:
      \_always: , line:27:3, endln:29:6
      |vpiFullName:work@dut1
      |vpiStmt:
      \_assignment: , line:28:5, endln:28:47
        |vpiParent:
        \_begin: (work@dut1), line:27:15, endln:29:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:28:22, endln:28:47
          |vpiParent:
          \_assignment: , line:28:5, endln:28:47
          |vpiTypespec:
          \_int_typespec: , line:24:14, endln:24:26
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (work@dut1.device), line:28:40, endln:28:46
            |vpiParent:
            \_operation: , line:28:22, endln:28:47
            |vpiName:device
            |vpiFullName:work@dut1.device
            |vpiActual:
            \_int_var: (work@dut1.device), line:26:7, endln:26:17
        |vpiLhs:
        \_ref_obj: (work@dut1.device_sel_req), line:28:5, endln:28:19
          |vpiParent:
          \_assignment: , line:28:5, endln:28:47
          |vpiName:device_sel_req
          |vpiFullName:work@dut1.device_sel_req
          |vpiActual:
          \_logic_var: (work@dut1.device_sel_req), line:25:32, endln:25:46
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
  |vpiName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.num_out_p), line:35:25, endln:35:34
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |STRING:inv
    |vpiTypespec:
    \_string_typespec: 
      |vpiParent:
      \_parameter: (work@dut2.num_out_p), line:35:25, endln:35:34
    |vpiName:num_out_p
    |vpiFullName:work@dut2.num_out_p
  |vpiParamAssign:
  \_param_assign: , line:35:25, endln:35:40
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiRhs:
    \_constant: , line:35:35, endln:35:40
      |vpiDecompile:inv
      |vpiSize:24
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@dut2.num_out_p), line:35:25, endln:35:34
  |vpiDefName:work@dut2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut2.i), line:37:36, endln:37:37
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiTypespec:
    \_logic_typespec: , line:37:12, endln:37:35
      |vpiRange:
      \_range: , line:37:12, endln:37:35
        |vpiLeftRange:
        \_constant: , line:37:13, endln:37:30
          |vpiParent:
          \_range: , line:37:12, endln:37:35
          |vpiDecompile:22
          |vpiSize:64
          |INT:22
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:37:33, endln:37:34
          |vpiParent:
          \_range: , line:37:12, endln:37:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:i
    |vpiFullName:work@dut2.i
  |vpiNet:
  \_logic_net: (work@dut2.o), line:38:36, endln:38:37
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiTypespec:
    \_logic_typespec: , line:38:14, endln:38:35
      |vpiRange:
      \_range: , line:38:20, endln:38:35
        |vpiLeftRange:
        \_constant: , line:38:21, endln:38:30
          |vpiParent:
          \_range: , line:38:20, endln:38:35
          |vpiDecompile:6909557
          |vpiSize:64
          |INT:6909557
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:38:33, endln:38:34
          |vpiParent:
          \_range: , line:38:20, endln:38:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@dut2.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:37:36, endln:37:37
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut2.i), line:37:36, endln:37:37
      |vpiParent:
      \_port: (i), line:37:36, endln:37:37
      |vpiName:i
      |vpiFullName:work@dut2.i
      |vpiActual:
      \_logic_net: (work@dut2.i), line:37:36, endln:37:37
    |vpiTypedef:
    \_logic_typespec: , line:37:12, endln:37:35
      |vpiRange:
      \_range: , line:37:12, endln:37:35
        |vpiParent:
        \_port: (i), line:37:36, endln:37:37
        |vpiLeftRange:
        \_constant: , line:37:13, endln:37:30
          |vpiParent:
          \_range: , line:37:12, endln:37:35
          |vpiDecompile:22
          |vpiSize:64
          |INT:22
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:37:33, endln:37:34
          |vpiParent:
          \_range: , line:37:12, endln:37:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
  |vpiPort:
  \_port: (o), line:38:36, endln:38:37
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut2.o), line:38:36, endln:38:37
      |vpiParent:
      \_port: (o), line:38:36, endln:38:37
      |vpiName:o
      |vpiFullName:work@dut2.o
      |vpiActual:
      \_logic_net: (work@dut2.o), line:38:36, endln:38:37
    |vpiTypedef:
    \_logic_typespec: , line:38:14, endln:38:35
      |vpiRange:
      \_range: , line:38:20, endln:38:35
        |vpiParent:
        \_port: (o), line:38:36, endln:38:37
        |vpiLeftRange:
        \_constant: , line:38:21, endln:38:30
          |vpiParent:
          \_range: , line:38:20, endln:38:35
          |vpiDecompile:6909557
          |vpiSize:64
          |INT:6909557
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:38:33, endln:38:34
          |vpiParent:
          \_range: , line:38:20, endln:38:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut2.genblk1), line:46:9, endln:48:9
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:35:1, endln:50:10
    |vpiName:genblk1
    |vpiFullName:work@dut2.genblk1
    |vpiGenScope:
    \_gen_scope: (work@dut2.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@dut2.genblk1), line:46:9, endln:48:9
      |vpiFullName:work@dut2.genblk1
      |vpiContAssign:
      \_cont_assign: , line:47:15, endln:47:44
        |vpiParent:
        \_gen_scope: (work@dut2.genblk1)
        |vpiRhs:
        \_operation: , line:47:19, endln:47:44
          |vpiParent:
          \_cont_assign: , line:47:15, endln:47:44
          |vpiTypespec:
          \_integer_typespec: , line:47:20, endln:47:29
            |vpiParent:
            \_operation: , line:47:19, endln:47:44
            |STRING:inv
          |vpiOpType:67
          |vpiOperand:
          \_operation: , line:47:34, endln:47:43
            |vpiParent:
            \_operation: , line:47:19, endln:47:44
            |vpiOpType:22
            |vpiOperand:
            \_constant: , line:47:34, endln:47:38
              |vpiParent:
              \_operation: , line:47:34, endln:47:43
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiOperand:
            \_ref_obj: (work@dut2.genblk1.i), line:47:42, endln:47:43
              |vpiParent:
              \_operation: , line:47:34, endln:47:43
              |vpiName:i
              |vpiFullName:work@dut2.genblk1.i
              |vpiActual:
              \_logic_net: (work@dut2.i), line:37:36, endln:37:37
        |vpiLhs:
        \_ref_obj: (work@dut2.genblk1.o), line:47:15, endln:47:16
          |vpiParent:
          \_cont_assign: , line:47:15, endln:47:44
          |vpiName:o
          |vpiFullName:work@dut2.genblk1.o
          |vpiActual:
          \_logic_net: (work@dut2.o), line:38:36, endln:38:37
|uhdmtopModules:
\_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
  |vpiName:work@dut3
  |vpiParameter:
  \_parameter: (work@dut3.LfsrDw), line:54:45, endln:54:51
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:54:26, endln:54:38
      |vpiParent:
      \_parameter: (work@dut3.LfsrDw), line:54:45, endln:54:51
    |vpiName:LfsrDw
    |vpiFullName:work@dut3.LfsrDw
  |vpiParamAssign:
  \_param_assign: , line:54:45, endln:54:61
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiRhs:
    \_constant: , line:54:60, endln:54:61
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:54:26, endln:54:38
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut3.LfsrDw), line:54:45, endln:54:51
  |vpiDefName:work@dut3
  |vpiTop:1
  |vpiNet:
  \_logic_net: (next_lfsr_state)
    |vpiName:next_lfsr_state
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (entropy_i)
    |vpiName:entropy_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (coeffs)
    |vpiName:coeffs
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (lfsr_q)
    |vpiName:lfsr_q
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (lockup)
    |vpiName:lockup
    |vpiNetType:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@bsg_dff_reset (work@dut3.a1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:56:3, endln:56:37
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiName:a1
    |vpiFullName:work@dut3.a1
    |vpiParameter:
    \_parameter: (work@dut3.a1.width_p), line:67:25, endln:67:32
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:56:3, endln:56:37
      |vpiTypespec:
      \_int_typespec: (width_p), line:75:22, endln:75:29
        |vpiParent:
        \_parameter: (work@dut3.a1.width_p), line:67:25, endln:67:32
        |vpiName:width_p
        |vpiExpr:
        \_ref_obj: 
      |vpiName:width_p
      |vpiFullName:work@dut3.a1.width_p
    |vpiParameter:
    \_parameter: (work@dut3.a1.reset_val_p), line:67:37, endln:67:48
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:56:3, endln:56:37
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@dut3.a1.reset_val_p), line:67:37, endln:67:48
      |vpiName:reset_val_p
      |vpiFullName:work@dut3.a1.reset_val_p
    |vpiParameter:
    \_parameter: (work@dut3.a1.harden_p), line:67:52, endln:67:60
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:56:3, endln:56:37
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@dut3.a1.harden_p), line:67:52, endln:67:60
      |vpiName:harden_p
      |vpiFullName:work@dut3.a1.harden_p
    |vpiParamAssign:
    \_param_assign: , line:67:25, endln:67:35
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:56:3, endln:56:37
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:67:33, endln:67:35
        |vpiDecompile:2
        |vpiSize:32
        |UINT:2
        |vpiTypespec:
        \_int_typespec: (width_p), line:75:22, endln:75:29
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut3.a1.width_p), line:67:25, endln:67:32
    |vpiParamAssign:
    \_param_assign: , line:67:37, endln:67:50
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:56:3, endln:56:37
      |vpiRhs:
      \_constant: , line:67:49, endln:67:50
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut3.a1.reset_val_p), line:67:37, endln:67:48
    |vpiParamAssign:
    \_param_assign: , line:67:52, endln:67:62
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:56:3, endln:56:37
      |vpiRhs:
      \_constant: , line:67:61, endln:67:62
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut3.a1.harden_p), line:67:52, endln:67:60
    |vpiDefName:work@bsg_dff_reset
    |vpiDefFile:${SURELOG_DIR}/tests/Bindings/dut.sv
    |vpiDefLineNo:67
    |vpiNet:
    \_logic_net: (clk_i)
      |vpiName:clk_i
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (reset_i)
      |vpiName:reset_i
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (data_r)
      |vpiName:data_r
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (data_i)
      |vpiName:data_i
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiProcess:
    \_always: , line:72:4, endln:78:9
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a1), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:56:3, endln:56:37
      |vpiStmt:
      \_event_control: , line:72:11, endln:72:27
        |vpiParent:
        \_always: , line:72:4, endln:78:9
        |vpiCondition:
        \_operation: , line:72:13, endln:72:26
          |vpiParent:
          \_event_control: , line:72:11, endln:72:27
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dut3.a1.clk_i), line:72:21, endln:72:26
            |vpiParent:
            \_operation: , line:72:13, endln:72:26
            |vpiName:clk_i
            |vpiFullName:work@dut3.a1.clk_i
            |vpiActual:
            \_logic_net: (clk_i)
        |vpiStmt:
        \_begin: (work@dut3.a1), line:73:6, endln:78:9
          |vpiParent:
          \_event_control: , line:72:11, endln:72:27
          |vpiFullName:work@dut3.a1
          |vpiStmt:
          \_if_else: , line:74:9, endln:77:28
            |vpiParent:
            \_begin: (work@dut3.a1), line:73:6, endln:78:9
            |vpiCondition:
            \_ref_obj: (work@dut3.a1.reset_i), line:74:13, endln:74:20
              |vpiParent:
              \_if_else: , line:74:9, endln:77:28
              |vpiName:reset_i
              |vpiFullName:work@dut3.a1.reset_i
              |vpiActual:
              \_logic_net: (reset_i)
            |vpiStmt:
            \_assignment: , line:75:11, endln:75:46
              |vpiParent:
              \_if_else: , line:74:9, endln:77:28
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:75:21, endln:75:46
                |vpiParent:
                \_assignment: , line:75:11, endln:75:46
                |vpiTypespec:
                \_int_typespec: (width_p), line:75:22, endln:75:29
                |vpiOpType:67
                |vpiOperand:
                \_ref_obj: (work@dut3.a1.reset_val_p), line:75:34, endln:75:45
                  |vpiParent:
                  \_operation: , line:75:21, endln:75:46
                  |vpiName:reset_val_p
                  |vpiFullName:work@dut3.a1.reset_val_p
                  |vpiActual:
                  \_parameter: (work@dut3.a1.reset_val_p), line:67:37, endln:67:48
              |vpiLhs:
              \_ref_obj: (work@dut3.a1.data_r), line:75:11, endln:75:17
                |vpiParent:
                \_assignment: , line:75:11, endln:75:46
                |vpiName:data_r
                |vpiFullName:work@dut3.a1.data_r
                |vpiActual:
                \_logic_net: (data_r)
            |vpiElseStmt:
            \_assignment: , line:77:11, endln:77:27
              |vpiParent:
              \_if_else: , line:74:9, endln:77:28
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@dut3.a1.data_i), line:77:21, endln:77:27
                |vpiParent:
                \_assignment: , line:77:11, endln:77:27
                |vpiName:data_i
                |vpiFullName:work@dut3.a1.data_i
                |vpiActual:
                \_logic_net: (data_i)
              |vpiLhs:
              \_ref_obj: (work@dut3.a1.data_r), line:77:11, endln:77:17
                |vpiParent:
                \_assignment: , line:77:11, endln:77:27
                |vpiName:data_r
                |vpiFullName:work@dut3.a1.data_r
                |vpiActual:
                \_logic_net: (data_r)
      |vpiAlwaysType:1
  |vpiModule:
  \_module_inst: work@bsg_dff_reset (work@dut3.a2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:58:3, endln:58:22
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiName:a2
    |vpiFullName:work@dut3.a2
    |vpiParameter:
    \_parameter: (work@dut3.a2.width_p), line:67:25, endln:67:32
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:58:3, endln:58:22
      |vpiTypespec:
      \_int_typespec: (width_p), line:75:22, endln:75:29
        |vpiParent:
        \_parameter: (work@dut3.a2.width_p), line:67:25, endln:67:32
        |vpiName:width_p
        |vpiExpr:
        \_ref_obj: 
      |vpiName:width_p
      |vpiFullName:work@dut3.a2.width_p
    |vpiParameter:
    \_parameter: (work@dut3.a2.reset_val_p), line:67:37, endln:67:48
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:58:3, endln:58:22
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@dut3.a2.reset_val_p), line:67:37, endln:67:48
      |vpiName:reset_val_p
      |vpiFullName:work@dut3.a2.reset_val_p
    |vpiParameter:
    \_parameter: (work@dut3.a2.harden_p), line:67:52, endln:67:60
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:58:3, endln:58:22
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@dut3.a2.harden_p), line:67:52, endln:67:60
      |vpiName:harden_p
      |vpiFullName:work@dut3.a2.harden_p
    |vpiParamAssign:
    \_param_assign: , line:67:25, endln:67:35
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:58:3, endln:58:22
      |vpiRhs:
      \_constant: , line:67:33, endln:67:35
        |vpiDecompile:-1
        |vpiSize:32
        |INT:-1
        |vpiTypespec:
        \_int_typespec: (width_p), line:75:22, endln:75:29
        |vpiConstType:7
      |vpiLhs:
      \_parameter: (work@dut3.a2.width_p), line:67:25, endln:67:32
    |vpiParamAssign:
    \_param_assign: , line:67:37, endln:67:50
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:58:3, endln:58:22
      |vpiRhs:
      \_constant: , line:67:49, endln:67:50
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut3.a2.reset_val_p), line:67:37, endln:67:48
    |vpiParamAssign:
    \_param_assign: , line:67:52, endln:67:62
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:58:3, endln:58:22
      |vpiRhs:
      \_constant: , line:67:61, endln:67:62
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut3.a2.harden_p), line:67:52, endln:67:60
    |vpiDefName:work@bsg_dff_reset
    |vpiDefFile:${SURELOG_DIR}/tests/Bindings/dut.sv
    |vpiDefLineNo:67
    |vpiInstance:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiProcess:
    \_always: , line:72:4, endln:78:9
      |vpiParent:
      \_module_inst: work@bsg_dff_reset (work@dut3.a2), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:58:3, endln:58:22
      |vpiStmt:
      \_event_control: , line:72:11, endln:72:27
        |vpiParent:
        \_always: , line:72:4, endln:78:9
        |vpiCondition:
        \_operation: , line:72:13, endln:72:26
          |vpiParent:
          \_event_control: , line:72:11, endln:72:27
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dut3.a2.clk_i), line:72:21, endln:72:26
            |vpiParent:
            \_operation: , line:72:13, endln:72:26
            |vpiName:clk_i
            |vpiFullName:work@dut3.a2.clk_i
            |vpiActual:
            \_logic_net: (clk_i)
        |vpiStmt:
        \_begin: (work@dut3.a2), line:73:6, endln:78:9
          |vpiParent:
          \_event_control: , line:72:11, endln:72:27
          |vpiFullName:work@dut3.a2
          |vpiStmt:
          \_if_else: , line:74:9, endln:77:28
            |vpiParent:
            \_begin: (work@dut3.a2), line:73:6, endln:78:9
            |vpiCondition:
            \_ref_obj: (work@dut3.a2.reset_i), line:74:13, endln:74:20
              |vpiParent:
              \_if_else: , line:74:9, endln:77:28
              |vpiName:reset_i
              |vpiFullName:work@dut3.a2.reset_i
              |vpiActual:
              \_logic_net: (reset_i)
            |vpiStmt:
            \_assignment: , line:75:11, endln:75:46
              |vpiParent:
              \_if_else: , line:74:9, endln:77:28
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:75:21, endln:75:46
                |vpiParent:
                \_assignment: , line:75:11, endln:75:46
                |vpiTypespec:
                \_int_typespec: (width_p), line:75:22, endln:75:29
                |vpiOpType:67
                |vpiOperand:
                \_ref_obj: (work@dut3.a2.reset_val_p), line:75:34, endln:75:45
                  |vpiParent:
                  \_operation: , line:75:21, endln:75:46
                  |vpiName:reset_val_p
                  |vpiFullName:work@dut3.a2.reset_val_p
                  |vpiActual:
                  \_parameter: (work@dut3.a2.reset_val_p), line:67:37, endln:67:48
              |vpiLhs:
              \_ref_obj: (work@dut3.a2.data_r), line:75:11, endln:75:17
                |vpiParent:
                \_assignment: , line:75:11, endln:75:46
                |vpiName:data_r
                |vpiFullName:work@dut3.a2.data_r
                |vpiActual:
                \_logic_net: (data_r)
            |vpiElseStmt:
            \_assignment: , line:77:11, endln:77:27
              |vpiParent:
              \_if_else: , line:74:9, endln:77:28
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@dut3.a2.data_i), line:77:21, endln:77:27
                |vpiParent:
                \_assignment: , line:77:11, endln:77:27
                |vpiName:data_i
                |vpiFullName:work@dut3.a2.data_i
                |vpiActual:
                \_logic_net: (data_i)
              |vpiLhs:
              \_ref_obj: (work@dut3.a2.data_r), line:77:11, endln:77:17
                |vpiParent:
                \_assignment: , line:77:11, endln:77:27
                |vpiName:data_r
                |vpiFullName:work@dut3.a2.data_r
                |vpiActual:
                \_logic_net: (data_r)
      |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:60:10, endln:60:95
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiRhs:
    \_operation: , line:60:28, endln:60:95
      |vpiParent:
      \_cont_assign: , line:60:10, endln:60:95
      |vpiOpType:30
      |vpiOperand:
      \_operation: , line:60:28, endln:60:79
        |vpiParent:
        \_operation: , line:60:28, endln:60:95
        |vpiOpType:30
        |vpiOperand:
        \_operation: , line:60:28, endln:60:46
          |vpiParent:
          \_operation: , line:60:28, endln:60:79
          |vpiTypespec:
          \_int_typespec: (LfsrDw), line:54:45, endln:54:45
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (work@dut3.entropy_i), line:60:36, endln:60:45
            |vpiParent:
            \_operation: , line:60:28, endln:60:46
            |vpiName:entropy_i
            |vpiFullName:work@dut3.entropy_i
            |vpiActual:
            \_logic_net: (entropy_i)
        |vpiOperand:
        \_operation: , line:60:50, endln:60:78
          |vpiParent:
          \_operation: , line:60:28, endln:60:79
          |vpiOpType:28
          |vpiOperand:
          \_operation: , line:60:50, endln:60:69
            |vpiParent:
            \_operation: , line:60:50, endln:60:78
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@dut3.LfsrDw), line:60:51, endln:60:57
              |vpiParent:
              \_operation: , line:60:50, endln:60:69
              |vpiName:LfsrDw
              |vpiFullName:work@dut3.LfsrDw
              |vpiActual:
              \_parameter: (work@dut3.LfsrDw), line:54:45, endln:54:51
            |vpiOperand:
            \_operation: , line:60:57, endln:60:68
              |vpiParent:
              \_operation: , line:60:50, endln:60:69
              |vpiOpType:33
              |vpiOperand:
              \_bit_select: (lfsr_q), line:60:58, endln:60:67
                |vpiParent:
                \_operation: , line:60:57, endln:60:68
                |vpiName:lfsr_q
                |vpiActual:
                \_logic_net: (lfsr_q)
                |vpiIndex:
                \_constant: , line:60:65, endln:60:66
          |vpiOperand:
          \_ref_obj: (work@dut3.coeffs), line:60:72, endln:60:78
            |vpiParent:
            \_operation: , line:60:50, endln:60:78
            |vpiName:coeffs
            |vpiFullName:work@dut3.coeffs
            |vpiActual:
            \_logic_net: (coeffs)
      |vpiOperand:
      \_operation: , line:60:83, endln:60:94
        |vpiParent:
        \_operation: , line:60:28, endln:60:95
        |vpiOpType:23
        |vpiOperand:
        \_ref_obj: (work@dut3.lfsr_q), line:60:83, endln:60:89
          |vpiParent:
          \_operation: , line:60:83, endln:60:94
          |vpiName:lfsr_q
          |vpiFullName:work@dut3.lfsr_q
          |vpiActual:
          \_logic_net: (lfsr_q)
        |vpiOperand:
        \_constant: , line:60:93, endln:60:94
    |vpiLhs:
    \_ref_obj: (work@dut3.next_lfsr_state), line:60:10, endln:60:25
      |vpiParent:
      \_cont_assign: , line:60:10, endln:60:95
      |vpiName:next_lfsr_state
      |vpiFullName:work@dut3.next_lfsr_state
      |vpiActual:
      \_logic_net: (next_lfsr_state)
  |vpiContAssign:
  \_cont_assign: , line:62:9, endln:62:28
    |vpiParent:
    \_module_inst: work@dut3 (work@dut3), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:54:1, endln:64:10
    |vpiRhs:
    \_operation: , line:62:18, endln:62:28
      |vpiParent:
      \_cont_assign: , line:62:9, endln:62:28
      |vpiOpType:4
      |vpiOperand:
      \_operation: , line:62:20, endln:62:27
        |vpiParent:
        \_operation: , line:62:18, endln:62:28
        |vpiOpType:7
        |vpiOperand:
        \_ref_obj: (work@dut3.lfsr_q), line:62:21, endln:62:27
          |vpiParent:
          \_operation: , line:62:20, endln:62:27
          |vpiName:lfsr_q
          |vpiFullName:work@dut3.lfsr_q
          |vpiActual:
          \_logic_net: (lfsr_q)
    |vpiLhs:
    \_ref_obj: (work@dut3.lockup), line:62:9, endln:62:15
      |vpiParent:
      \_cont_assign: , line:62:9, endln:62:28
      |vpiName:lockup
      |vpiFullName:work@dut3.lockup
      |vpiActual:
      \_logic_net: (lockup)
|uhdmtopModules:
\_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
  |vpiName:work@dut5
  |vpiParameter:
  \_parameter: (work@dut5.inputs_p), line:83:14, endln:83:22
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiName:inputs_p
    |vpiFullName:work@dut5.inputs_p
  |vpiParameter:
  \_parameter: (work@dut5.lg_inputs_p), line:84:13, endln:84:24
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiName:lg_inputs_p
    |vpiFullName:work@dut5.lg_inputs_p
  |vpiParameter:
  \_parameter: (work@dut5.width_p), line:85:13, endln:85:20
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiName:width_p
    |vpiFullName:work@dut5.width_p
  |vpiParameter:
  \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:86:13, endln:86:16
      |vpiParent:
      \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:TxWidth
    |vpiFullName:work@dut5.TxWidth
  |vpiParameter:
  \_parameter: (work@dut5.LC_TX_DEFAULT), line:94:22, endln:94:35
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiTypespec:
    \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
      |vpiParent:
      \_parameter: (work@dut5.LC_TX_DEFAULT), line:94:22, endln:94:35
      |vpiName:lc_tx_t
      |vpiTypedefAlias:
      \_enum_typespec: (lc_tx_e), line:87:5, endln:90:15
        |vpiParent:
        \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
        |vpiName:lc_tx_e
        |vpiInstance:
        \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
        |vpiBaseTypespec:
        \_logic_typespec: , line:87:18, endln:87:37
          |vpiParent:
          \_enum_typespec: (lc_tx_e), line:87:5, endln:90:15
          |vpiRange:
          \_range: , line:87:24, endln:87:37
            |vpiParent:
            \_logic_typespec: , line:87:18, endln:87:37
            |vpiLeftRange:
            \_operation: , line:87:25, endln:87:34
              |vpiParent:
              \_range: , line:87:24, endln:87:37
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@dut5.LC_TX_DEFAULT.lc_tx_t.lc_tx_e.TxWidth), line:87:25, endln:87:32
                |vpiParent:
                \_operation: , line:87:25, endln:87:34
                |vpiName:TxWidth
                |vpiFullName:work@dut5.LC_TX_DEFAULT.lc_tx_t.lc_tx_e.TxWidth
                |vpiActual:
                \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
              |vpiOperand:
              \_constant: , line:87:33, endln:87:34
                |vpiParent:
                \_operation: , line:87:25, endln:87:34
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:87:35, endln:87:36
              |vpiParent:
              \_range: , line:87:24, endln:87:37
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiEnumConst:
        \_enum_const: (On), line:88:7, endln:88:20
          |vpiParent:
          \_enum_typespec: (lc_tx_e), line:87:5, endln:90:15
          |vpiName:On
          |BIN:1010
          |vpiDecompile:4'b1010
          |vpiSize:4
        |vpiEnumConst:
        \_enum_const: (Off), line:89:7, endln:89:20
          |vpiParent:
          \_enum_typespec: (lc_tx_e), line:87:5, endln:90:15
          |vpiName:Off
          |BIN:0101
          |vpiDecompile:4'b0101
          |vpiSize:4
      |vpiInstance:
      \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
      |vpiBaseTypespec:
      \_logic_typespec: , line:87:18, endln:87:37
        |vpiParent:
        \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
        |vpiRange:
        \_range: , line:87:24, endln:87:37
          |vpiParent:
          \_logic_typespec: , line:87:18, endln:87:37
          |vpiLeftRange:
          \_operation: , line:87:25, endln:87:34
            |vpiParent:
            \_range: , line:87:24, endln:87:37
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@dut5.LC_TX_DEFAULT.lc_tx_t.TxWidth), line:87:25, endln:87:32
              |vpiParent:
              \_operation: , line:87:25, endln:87:34
              |vpiName:TxWidth
              |vpiFullName:work@dut5.LC_TX_DEFAULT.lc_tx_t.TxWidth
              |vpiActual:
              \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
            |vpiOperand:
            \_constant: , line:87:33, endln:87:34
              |vpiParent:
              \_operation: , line:87:25, endln:87:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:87:35, endln:87:36
            |vpiParent:
            \_range: , line:87:24, endln:87:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (On), line:88:7, endln:88:20
        |vpiParent:
        \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
        |vpiName:On
        |BIN:1010
        |vpiDecompile:4'b1010
        |vpiSize:4
      |vpiEnumConst:
      \_enum_const: (Off), line:89:7, endln:89:20
        |vpiParent:
        \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
        |vpiName:Off
        |BIN:0101
        |vpiDecompile:4'b0101
        |vpiSize:4
    |vpiName:LC_TX_DEFAULT
    |vpiFullName:work@dut5.LC_TX_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:83:14, endln:83:27
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_constant: , line:83:25, endln:83:27
      |vpiDecompile:-1
      |vpiSize:64
      |INT:-1
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@dut5.inputs_p), line:83:14, endln:83:22
  |vpiParamAssign:
  \_param_assign: , line:84:13, endln:84:45
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_constant: , line:84:29, endln:84:45
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut5.lg_inputs_p), line:84:13, endln:84:24
  |vpiParamAssign:
  \_param_assign: , line:85:13, endln:85:25
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_constant: , line:85:23, endln:85:25
      |vpiDecompile:-1
      |vpiSize:64
      |INT:-1
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@dut5.width_p), line:85:13, endln:85:20
  |vpiParamAssign:
  \_param_assign: , line:86:17, endln:86:28
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_constant: , line:86:27, endln:86:28
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:86:13, endln:86:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut5.TxWidth), line:86:17, endln:86:24
  |vpiParamAssign:
  \_param_assign: , line:94:22, endln:94:41
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiRhs:
    \_constant: , line:94:38, endln:94:41
      |vpiDecompile:4'b0101
      |vpiSize:4
      |BIN:0101
      |vpiTypespec:
      \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut5.LC_TX_DEFAULT), line:94:22, endln:94:35
  |vpiTypedef:
  \_enum_typespec: (lc_tx_e), line:87:5, endln:90:15
  |vpiTypedef:
  \_enum_typespec: (lc_tx_t), line:87:5, endln:90:15
  |vpiDefName:work@dut5
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut5.shifted), line:96:23, endln:96:30
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiTypespec:
    \_logic_typespec: , line:96:4, endln:96:22
      |vpiRange:
      \_range: , line:96:9, endln:96:22
        |vpiLeftRange:
        \_constant: , line:96:10, endln:96:17
          |vpiParent:
          \_range: , line:96:9, endln:96:22
          |vpiDecompile:-2
          |vpiSize:64
          |INT:-2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:96:20, endln:96:21
          |vpiParent:
          \_range: , line:96:9, endln:96:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:shifted
    |vpiFullName:work@dut5.shifted
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (GEN)
    |vpiName:GEN
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (fill)
    |vpiName:fill
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (j)
    |vpiName:j
    |vpiNetType:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:96:23, endln:96:30
    |vpiParent:
    \_module_inst: work@dut5 (work@dut5), file:${SURELOG_DIR}/tests/Bindings/dut.sv, line:82:1, endln:108:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_operation: , line:96:33, endln:96:69
      |vpiParent:
      \_cont_assign: , line:96:23, endln:96:30
      |vpiTypespec:
      \_int_typespec: (width_p), line:85:13, endln:85:13
        |vpiParent:
        \_operation: , line:96:33, endln:96:69
        |vpiName:width_p
        |INT:-1
      |vpiOpType:67
      |vpiOperand:
      \_operation: , line:96:44, endln:96:68
        |vpiParent:
        \_operation: , line:96:33, endln:96:69
        |vpiOpType:23
        |vpiOperand:
        \_operation: , line:96:44, endln:96:56
          |vpiParent:
          \_operation: , line:96:44, endln:96:68
          |vpiOpType:33
          |vpiOperand:
          \_ref_obj: (work@dut5.fill), line:96:45, endln:96:49
            |vpiParent:
            \_operation: , line:96:44, endln:96:56
            |vpiName:fill
            |vpiFullName:work@dut5.fill
            |vpiActual:
            \_logic_net: (fill)
          |vpiOperand:
          \_bit_select: (work@dut5.t), line:96:51, endln:96:55
            |vpiParent:
            \_operation: , line:96:44, endln:96:56
            |vpiName:t
            |vpiFullName:work@dut5.t
            |vpiIndex:
            \_ref_obj: (work@dut5.j), line:96:53, endln:96:54
              |vpiParent:
              \_bit_select: (work@dut5.t), line:96:51, endln:96:55
              |vpiName:j
              |vpiFullName:work@dut5.j
              |vpiActual:
              \_logic_net: (j)
        |vpiOperand:
        \_operation: , line:96:61, endln:96:67
          |vpiParent:
          \_operation: , line:96:44, endln:96:68
          |vpiOpType:22
          |vpiOperand:
          \_constant: , line:96:61, endln:96:62
            |vpiParent:
            \_operation: , line:96:61, endln:96:67
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_ref_obj: (work@dut5.j), line:96:66, endln:96:67
            |vpiParent:
            \_operation: , line:96:61, endln:96:67
            |vpiName:j
            |vpiFullName:work@dut5.j
            |vpiActual:
            \_logic_net: (j)
    |vpiLhs:
    \_logic_net: (work@dut5.shifted), line:96:23, endln:96:30
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 6
[   NOTE] : 10


[roundtrip]: ${SURELOG_DIR}/tests/Bindings/dut.sv | ${SURELOG_DIR}/build/regression/Bindings/roundtrip/dut_000.sv | 39 | 108 |