--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lcd_top_flashcart.twx lcd_top_flashcart.ncd -o
lcd_top_flashcart.twr lcd_top_flashcart.pcf -ucf lcd_top.ucf

Design file:              lcd_top_flashcart.ncd
Physical constraint file: lcd_top_flashcart.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<7>                       SLICE_X75Y83.B    SLICE_X73Y81.A2  !
 ! data_ext<0>                       SLICE_X68Y74.A    SLICE_X67Y78.D2  !
 ! data_ext<1>                       SLICE_X68Y74.C    SLICE_X67Y77.A5  !
 ! data_ext<2>                       SLICE_X73Y73.A    SLICE_X68Y77.A4  !
 ! data_ext<4>                       SLICE_X74Y78.B    SLICE_X73Y84.A5  !
 ! data_ext<5>                       SLICE_X73Y75.D    SLICE_X73Y81.D4  !
 ! data_ext<6>                       SLICE_X76Y81.A    SLICE_X73Y81.B6  !
 ! data_ext<3>                       SLICE_X73Y73.C    SLICE_X73Y79.C6  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 691 paths analyzed, 200 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.805ns.
--------------------------------------------------------------------------------

Paths for end point audio/freq3div/clock_out (SLICE_X41Y90.A1), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/freq3div/counter_4 (FF)
  Destination:          audio/freq3div/clock_out (FF)
  Requirement:          81.380ns
  Data Path Delay:      4.428ns (Levels of Logic = 2)
  Clock Path Skew:      -0.342ns (1.166 - 1.508)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/freq3div/counter_4 to audio/freq3div/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y118.AQ     Tcko                  0.450   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_4
    SLICE_X18Y118.A1     net (fanout=5)        0.919   audio/freq3div/counter<4>
    SLICE_X18Y118.AMUX   Tilo                  0.374   audio/freq3div/clock_out_cmp_eq0000
                                                       audio/freq3div/clock_out_cmp_eq00001
                                                       audio/freq3div/clock_out_cmp_eq0000_f7
    SLICE_X41Y90.A1      net (fanout=3)        2.659   audio/freq3div/clock_out_cmp_eq0000
    SLICE_X41Y90.CLK     Tas                   0.026   audio/freq3div/clock_out1
                                                       audio/freq3div/clock_out_rstpot
                                                       audio/freq3div/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (0.850ns logic, 3.578ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/freq3div/counter_3 (FF)
  Destination:          audio/freq3div/clock_out (FF)
  Requirement:          81.380ns
  Data Path Delay:      4.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.367ns (1.166 - 1.533)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/freq3div/counter_3 to audio/freq3div/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y117.DQ     Tcko                  0.450   audio/freq3div/counter<3>
                                                       audio/freq3div/counter_3
    SLICE_X18Y118.A2     net (fanout=5)        0.802   audio/freq3div/counter<3>
    SLICE_X18Y118.AMUX   Tilo                  0.374   audio/freq3div/clock_out_cmp_eq0000
                                                       audio/freq3div/clock_out_cmp_eq00001
                                                       audio/freq3div/clock_out_cmp_eq0000_f7
    SLICE_X41Y90.A1      net (fanout=3)        2.659   audio/freq3div/clock_out_cmp_eq0000
    SLICE_X41Y90.CLK     Tas                   0.026   audio/freq3div/clock_out1
                                                       audio/freq3div/clock_out_rstpot
                                                       audio/freq3div/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (0.850ns logic, 3.461ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/freq3div/counter_2 (FF)
  Destination:          audio/freq3div/clock_out (FF)
  Requirement:          81.380ns
  Data Path Delay:      4.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.367ns (1.166 - 1.533)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/freq3div/counter_2 to audio/freq3div/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y117.BQ     Tcko                  0.450   audio/freq3div/counter<3>
                                                       audio/freq3div/counter_2
    SLICE_X18Y118.A3     net (fanout=6)        0.637   audio/freq3div/counter<2>
    SLICE_X18Y118.AMUX   Tilo                  0.374   audio/freq3div/clock_out_cmp_eq0000
                                                       audio/freq3div/clock_out_cmp_eq00001
                                                       audio/freq3div/clock_out_cmp_eq0000_f7
    SLICE_X41Y90.A1      net (fanout=3)        2.659   audio/freq3div/clock_out_cmp_eq0000
    SLICE_X41Y90.CLK     Tas                   0.026   audio/freq3div/clock_out1
                                                       audio/freq3div/clock_out_rstpot
                                                       audio/freq3div/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (0.850ns logic, 3.296ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point audio/gen/rot/level_1 (SLICE_X11Y67.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/gen/rot/state_FSM_FFd1 (FF)
  Destination:          audio/gen/rot/level_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      4.382ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.124 - 0.161)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/gen/rot/state_FSM_FFd1 to audio/gen/rot/level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.AQ      Tcko                  0.450   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/state_FSM_FFd1
    SLICE_X10Y67.B1      net (fanout=6)        0.929   audio/gen/rot/state_FSM_FFd1
    SLICE_X10Y67.BMUX    Tilo                  0.247   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/level_not0001_SW0
    SLICE_X19Y81.D2      net (fanout=1)        1.340   N213
    SLICE_X19Y81.D       Tilo                  0.094   audio/gen/rot/level_not0001
                                                       audio/gen/rot/level_not0001
    SLICE_X11Y67.CE      net (fanout=2)        1.093   audio/gen/rot/level_not0001
    SLICE_X11Y67.CLK     Tceck                 0.229   audio/gen/rot/level<2>
                                                       audio/gen/rot/level_1
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.020ns logic, 3.362ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/gen/rot/state_FSM_FFd2 (FF)
  Destination:          audio/gen/rot/level_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      4.239ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.124 - 0.161)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/gen/rot/state_FSM_FFd2 to audio/gen/rot/level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.CQ      Tcko                  0.450   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/state_FSM_FFd2
    SLICE_X10Y67.B2      net (fanout=3)        0.786   audio/gen/rot/state_FSM_FFd2
    SLICE_X10Y67.BMUX    Tilo                  0.247   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/level_not0001_SW0
    SLICE_X19Y81.D2      net (fanout=1)        1.340   N213
    SLICE_X19Y81.D       Tilo                  0.094   audio/gen/rot/level_not0001
                                                       audio/gen/rot/level_not0001
    SLICE_X11Y67.CE      net (fanout=2)        1.093   audio/gen/rot/level_not0001
    SLICE_X11Y67.CLK     Tceck                 0.229   audio/gen/rot/level<2>
                                                       audio/gen/rot/level_1
    -------------------------------------------------  ---------------------------
    Total                                      4.239ns (1.020ns logic, 3.219ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/gen/rot/state_FSM_FFd2 (FF)
  Destination:          audio/gen/rot/level_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.948ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.124 - 0.161)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/gen/rot/state_FSM_FFd2 to audio/gen/rot/level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.CQ      Tcko                  0.450   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/state_FSM_FFd2
    SLICE_X11Y67.B2      net (fanout=3)        0.608   audio/gen/rot/state_FSM_FFd2
    SLICE_X11Y67.B       Tilo                  0.094   audio/gen/rot/level<2>
                                                       audio/gen/rot/level_and0000_SW0
    SLICE_X19Y81.C6      net (fanout=4)        1.051   N472
    SLICE_X19Y81.C       Tilo                  0.094   audio/gen/rot/level_not0001
                                                       audio/gen/rot/level_and0000
    SLICE_X19Y81.D5      net (fanout=3)        0.235   audio/gen/rot/level_and0000
    SLICE_X19Y81.D       Tilo                  0.094   audio/gen/rot/level_not0001
                                                       audio/gen/rot/level_not0001
    SLICE_X11Y67.CE      net (fanout=2)        1.093   audio/gen/rot/level_not0001
    SLICE_X11Y67.CLK     Tceck                 0.229   audio/gen/rot/level<2>
                                                       audio/gen/rot/level_1
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.961ns logic, 2.987ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point audio/gen/rot/level_0 (SLICE_X11Y67.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/gen/rot/state_FSM_FFd1 (FF)
  Destination:          audio/gen/rot/level_0 (FF)
  Requirement:          81.380ns
  Data Path Delay:      4.382ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.124 - 0.161)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/gen/rot/state_FSM_FFd1 to audio/gen/rot/level_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.AQ      Tcko                  0.450   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/state_FSM_FFd1
    SLICE_X10Y67.B1      net (fanout=6)        0.929   audio/gen/rot/state_FSM_FFd1
    SLICE_X10Y67.BMUX    Tilo                  0.247   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/level_not0001_SW0
    SLICE_X19Y81.D2      net (fanout=1)        1.340   N213
    SLICE_X19Y81.D       Tilo                  0.094   audio/gen/rot/level_not0001
                                                       audio/gen/rot/level_not0001
    SLICE_X11Y67.CE      net (fanout=2)        1.093   audio/gen/rot/level_not0001
    SLICE_X11Y67.CLK     Tceck                 0.229   audio/gen/rot/level<2>
                                                       audio/gen/rot/level_0
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.020ns logic, 3.362ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/gen/rot/state_FSM_FFd2 (FF)
  Destination:          audio/gen/rot/level_0 (FF)
  Requirement:          81.380ns
  Data Path Delay:      4.239ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.124 - 0.161)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/gen/rot/state_FSM_FFd2 to audio/gen/rot/level_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.CQ      Tcko                  0.450   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/state_FSM_FFd2
    SLICE_X10Y67.B2      net (fanout=3)        0.786   audio/gen/rot/state_FSM_FFd2
    SLICE_X10Y67.BMUX    Tilo                  0.247   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/level_not0001_SW0
    SLICE_X19Y81.D2      net (fanout=1)        1.340   N213
    SLICE_X19Y81.D       Tilo                  0.094   audio/gen/rot/level_not0001
                                                       audio/gen/rot/level_not0001
    SLICE_X11Y67.CE      net (fanout=2)        1.093   audio/gen/rot/level_not0001
    SLICE_X11Y67.CLK     Tceck                 0.229   audio/gen/rot/level<2>
                                                       audio/gen/rot/level_0
    -------------------------------------------------  ---------------------------
    Total                                      4.239ns (1.020ns logic, 3.219ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/gen/rot/state_FSM_FFd2 (FF)
  Destination:          audio/gen/rot/level_0 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.948ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.124 - 0.161)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/gen/rot/state_FSM_FFd2 to audio/gen/rot/level_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.CQ      Tcko                  0.450   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/state_FSM_FFd2
    SLICE_X11Y67.B2      net (fanout=3)        0.608   audio/gen/rot/state_FSM_FFd2
    SLICE_X11Y67.B       Tilo                  0.094   audio/gen/rot/level<2>
                                                       audio/gen/rot/level_and0000_SW0
    SLICE_X19Y81.C6      net (fanout=4)        1.051   N472
    SLICE_X19Y81.C       Tilo                  0.094   audio/gen/rot/level_not0001
                                                       audio/gen/rot/level_and0000
    SLICE_X19Y81.D5      net (fanout=3)        0.235   audio/gen/rot/level_and0000
    SLICE_X19Y81.D       Tilo                  0.094   audio/gen/rot/level_not0001
                                                       audio/gen/rot/level_not0001
    SLICE_X11Y67.CE      net (fanout=2)        1.093   audio/gen/rot/level_not0001
    SLICE_X11Y67.CLK     Tceck                 0.229   audio/gen/rot/level<2>
                                                       audio/gen/rot/level_0
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.961ns logic, 2.987ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_6 (SLICE_X19Y118.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_6 (FF)
  Destination:          audio/freq3div/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_6 to audio/freq3div/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y118.CQ     Tcko                  0.414   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_6
    SLICE_X19Y118.CX     net (fanout=2)        0.156   audio/freq3div/counter<6>
    SLICE_X19Y118.CLK    Tckdi       (-Th)     0.106   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<6>11_f7
                                                       audio/freq3div/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.308ns logic, 0.156ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq12div/counter_5 (SLICE_X44Y89.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq12div/counter_1 (FF)
  Destination:          audio/freq12div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.123 - 0.120)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq12div/counter_1 to audio/freq12div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y88.CQ      Tcko                  0.433   audio/freq12div/counter<3>
                                                       audio/freq12div/counter_1
    SLICE_X44Y89.B6      net (fanout=4)        0.296   audio/freq12div/counter<1>
    SLICE_X44Y89.CLK     Tah         (-Th)     0.222   audio/freq12div/counter<5>
                                                       audio/freq12div/Mcount_counter_xor<5>11
                                                       audio/freq12div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.211ns logic, 0.296ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_5 (SLICE_X19Y118.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_1 (FF)
  Destination:          audio/freq3div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.152 - 0.165)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_1 to audio/freq3div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y117.CQ     Tcko                  0.414   audio/freq3div/counter<3>
                                                       audio/freq3div/counter_1
    SLICE_X19Y118.B6     net (fanout=6)        0.293   audio/freq3div/counter<1>
    SLICE_X19Y118.CLK    Tah         (-Th)     0.196   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<5>11
                                                       audio/freq3div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.218ns logic, 0.293ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR52<7>/SR
  Logical resource: audio/regs/NR52_7/SR
  Location pin: SLICE_X41Y96.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR52<7>/SR
  Logical resource: audio/regs/NR52_7/SR
  Location pin: SLICE_X41Y96.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    4.805|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 691 paths, 0 nets, and 207 connections

Design statistics:
   Minimum period:   4.805ns{1}   (Maximum frequency: 208.117MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 25 21:35:58 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 518 MB



