Mauricio Breternitz, Jr. , John Paul Shen, Architecture synthesis of high-performance application-specific processors, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.542-548, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123398]
CARLTON, M. 1991. Source codes of the Aquarius prolog compiler (Back-end). Computer Science Department, University of California at Berkeley, Berkeley, CA.
R. G. Cattell, Automatic Derivation of Code Generators from Machine Descriptions, ACM Transactions on Programming Languages and Systems (TOPLAS), v.2 n.2, p.173-190, April 1980[doi>10.1145/357094.357097]
Wei Kai Cheng , Youn Long Lin, Code generation for a DSP processor, Proceedings of the 7th international symposium on High-level synthesis, p.82-87, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
CLOUTIER, R. 1993. Synthesis of pipelined instruction set processors. Ph.D. Dissertation. Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA.
FISHER, J. 1981. Trace scheduling: A technique for global microcode compaction. IEEE Trans. Comput. C-30, 7 (July), 478-490.
Robert Giegerich, A Formal Framework for the Derivation of Machine-Specific Optimizers, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.3, p.478-498, July 1983[doi>10.1145/2166.357219]
GOOSSENS, G., RABAEY, J., VANDEWALLE, J., AND DE MAN, H. 1990. An efficient microcode compiler for application specific DSP processors. IEEE Trans. Comput.-Aided Des. 9,9 (Sept.), 925-937.
GRAHAM, S. L. 1980. Table-driven code generation. IEEE Computer 13, 8 (Aug.).
John L. Hennessy , Thomas Gross, Postpass Code Optimization of Pipeline Constraints, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.3, p.422-448, July 1983[doi>10.1145/2166.357217]
I.-J. Huang , A. M. Despain, High level synthesis of pipelined instruction set processors and back-end compilers, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.135-140, June 08-12, 1992, Anaheim, California, USA
HUANG, I.-J. 1997. Synthesis and analysis of an industrial embedded microcontrol. In Proceedings of the Conference on Asia and South Pacific Design Automation (Jan.). ACM Press, New York, NY.
Cheng-Tsung Hwang , Yu-Chin Hsu , Youn-Long Lin, Scheduling for functional pipelining and loop winding, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.764-769, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127766]
Gerry Kane, MIPS RISC architecture, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
KOGGE, P. M. 1981. The Architecture of Pipelined Computers. McGraw-Hill, Inc., New York, NY.
Monica Sin-Ling Lam, A systolic array optimizing compiler, Carnegie Mellon University, Pittsburgh, PA, 1987
Tsing-Fa Lee , Allen C.-H. Wu , Daniel D. Gajski , Youn-Long Lin, An effective methodology for functional pipelining, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.230-233, November 1992, Santa Clara, California, USA
LIEM,C.M.T.AND PAULIN, P. 1994. Instruction-set matching and selection for DSP and ASIP code generation. In Proceedings of the 1994 Conference on European Design and Test (Paris, France, Feb.). 31-37.
Peter Marwedel , Gert Goossens, Code Generation for Embedded Processors, Kluwer Academic Publishers, Norwell, MA, 1995
PARK,N.AND PARKER, A. C. 1988. Sehwa: A software package for synthesis of pipelines from behavioral specifications. IEEE Trans. Comput.-Aided Des. Integr. Circuits 7, 3 (Mar.), 356-368.
Janak H. Patel , Edward S. Davidson, Improving the throughput of a pipeline by insertion of delays, Proceedings of the 3rd annual symposium on Computer architecture, p.159-164, January 19-21, 1976[doi>10.1145/800110.803575]
PAULIN,P.G.AND KNIGHT, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 8, 6 (June), 661-679.
Apoorv Srivastava , Alvin M. Despain, Prophetic branches: a branch architecture for code compaction and efficient execution, Proceedings of the 26th annual international symposium on Microarchitecture, p.94-99, December 01-03, 1993, Austin, Texas, USA
SU, C.-L. AND DESPAIN, A. 1992. An instruction scheduler and register allocator for prolog parallel microprocessors. In Proceedings of the Conference on International Computer Symposium.
TELEDYNE SYSTEMS CO. 1988. Programming Manual for the Teledyne TDY-43 Computer.
TOMASULO, R. M. 1967. An efficient algorithm for exploiting multiple arithmetic units. IBM J. Res. Dev. 11, 1 (Jan.), 25-33.
Johan Van Praet , Gert Goossens , Dirk Lanneer , Hugo De Man, Instruction set definition and instruction selection for ASIPs, Proceedings of the 7th international symposium on High-level synthesis, p.11-16, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
