#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr 27 13:50:14 2022
# Process ID: 2472
# Current directory: D:/Documents/230199/project_f1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6300 D:\Documents\230199\project_f1\project_f1.xpr
# Log file: D:/Documents/230199/project_f1/vivado.log
# Journal file: D:/Documents/230199/project_f1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/230199/project_f1/project_f1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/230199/project_f1/project_f1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 13:51:01 2022] Launched synth_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/synth_1/runme.log
[Wed Apr 27 13:51:01 2022] Launched impl_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/230199/project_f1/project_f1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 13:54:09 2022] Launched synth_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/synth_1/runme.log
[Wed Apr 27 13:54:09 2022] Launched impl_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2092.809 ; gain = 19.676
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DB8A
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/230199/project_f1/project_f1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 13:57:27 2022] Launched synth_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/synth_1/runme.log
[Wed Apr 27 13:57:27 2022] Launched impl_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3403.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/top.vhd:27]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/clock_enable.vhd:19]
	Parameter g_MAX bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/clock_enable.vhd:19]
INFO: [Synth 8-638] synthesizing module 'counter_time' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/counter.vhd:21]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/counter.vhd:21]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/edge_detector.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/edge_detector.vhd:13]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/shift_register.vhd:16]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/d_ff_rst.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/d_ff_rst.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/shift_register.vhd:16]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/shift_register_7bit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/d_ff_rst_7bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/d_ff_rst_7bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/shift_register_7bit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/hex_7seg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/hex_7seg.vhd:19]
INFO: [Synth 8-638] synthesizing module 'display_control' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/display_control.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/clock_enable.vhd:19]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (9#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/clock_enable.vhd:19]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/counter.vhd:21]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/display_control.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [D:/Documents/230199/project_f1/project_f1.srcs/sources_1/new/top.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3403.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3403.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3403.617 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3403.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/230199/project_f1/project_f1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/Documents/230199/project_f1/project_f1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3403.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3403.617 ; gain = 0.000
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3403.617 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/230199/project_f1/project_f1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 14:34:03 2022] Launched synth_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/synth_1/runme.log
[Wed Apr 27 14:34:03 2022] Launched impl_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/230199/project_f1/project_f1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 14:38:23 2022] Launched synth_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/synth_1/runme.log
[Wed Apr 27 14:38:23 2022] Launched impl_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3403.617 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DB8A
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3403.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3634.230 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3634.230 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3634.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3936.383 ; gain = 532.766
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/230199/project_f1/project_f1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 14:50:17 2022] Launched synth_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/synth_1/runme.log
[Wed Apr 27 14:50:17 2022] Launched impl_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/230199/project_f1/project_f1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 15:09:36 2022] Launched synth_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/synth_1/runme.log
[Wed Apr 27 15:09:36 2022] Launched impl_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4085.824 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DB8A
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/230199/project_f1/project_f1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 15:14:34 2022] Launched synth_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/synth_1/runme.log
[Wed Apr 27 15:14:34 2022] Launched impl_1...
Run output will be captured here: D:/Documents/230199/project_f1/project_f1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/230199/project_f1/project_f1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD2DB8A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 15:29:50 2022...
