v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 45700 42200 1 0 1 ATtiny44_DIP.sym
{
T 44600 43400 5 10 1 1 0 0 1
refdes=U1
T 45400 45300 5 10 0 0 0 6 1
device=attiny44
T 45400 45500 5 10 0 0 0 6 1
footprint=DIP14
}
C 41000 48600 1 0 0 segdisp.sym
{
T 42300 49300 5 10 1 1 0 6 1
refdes=U4
T 40600 52750 5 10 0 0 0 0 1
device=Segment_Display
T 40600 52950 5 10 0 0 0 0 1
footprint=HEADER12_1
}
C 43400 45500 1 90 0 4511-1.sym
{
T 41700 46600 5 10 1 1 180 6 1
refdes=U2
T 40150 45800 5 10 0 0 90 0 1
device=4511
T 39950 45800 5 10 0 0 90 0 1
footprint=DIP16
}
C 47200 47700 1 90 0 ULN2003-1.sym
{
T 43560 49250 5 10 0 0 90 0 1
device=ULN2003
T 43760 49250 5 10 0 0 90 0 1
footprint=DIP16
T 45400 48800 5 10 1 1 180 6 1
refdes=U3
}
C 46900 47400 1 0 0 gnd-1.sym
N 43800 49700 44200 49700 4
N 43800 50000 44600 50000 4
N 44600 50000 44600 49700 4
N 43800 50300 45000 50300 4
N 45000 50300 45000 49700 4
N 43300 48700 43300 47700 4
N 41700 48400 41700 48700 4
N 41700 48700 41800 48700 4
N 42300 48700 42400 48700 4
C 43300 47600 1 0 0 resistor-1.sym
{
T 43600 48000 5 10 0 0 0 0 1
device=RESISTOR
T 43300 47400 5 10 1 1 0 0 1
refdes=R1
T 43700 47400 5 10 1 1 0 0 1
value=470R
T 43300 47600 5 10 0 0 0 0 1
footprint=ACY400
}
N 42300 45500 47000 45500 4
{
T 44800 45500 5 10 1 1 0 0 1
netname=VDD
}
C 42600 45200 1 0 0 gnd-1.sym
C 46400 45500 1 0 0 vcc-1.sym
N 40700 45500 40700 44600 4
N 40700 44600 43700 44600 4
N 41100 45500 41100 44200 4
N 41100 44200 43700 44200 4
N 41500 45500 41500 43800 4
N 41500 43800 43700 43800 4
N 41900 45500 41900 43400 4
N 41900 43400 43700 43400 4
N 45700 44600 45700 46500 4
N 45700 46500 44200 46500 4
N 44200 46500 44200 47700 4
N 45700 44200 46000 44200 4
N 46000 44200 46000 47000 4
N 46000 47000 44600 47000 4
N 44600 47000 44600 47700 4
N 43700 42600 43700 42000 4
N 43700 42000 46300 42000 4
N 46300 42000 46300 47500 4
N 46300 47500 45000 47500 4
N 45000 47700 45000 47500 4
N 45700 42600 46600 42600 4
N 46600 42600 46600 45500 4
C 46600 43200 1 0 0 HT71xx_TO92.sym
{
T 47100 44200 5 10 1 1 0 4 1
value=71xx
T 46900 44400 5 10 0 0 0 0 1
footprint=TO92
T 47700 44200 5 10 1 1 0 4 1
refdes=U5
T 46900 44600 5 10 0 0 0 0 1
device=POSITIVE_REGULATOR
}
C 50700 43000 1 0 1 DS18B20-1.sym
{
T 50525 46050 5 10 0 0 0 6 1
device=DS18B20
T 50700 43950 5 10 1 1 0 6 1
refdes=U6
T 50525 45250 5 10 0 0 0 6 1
footprint=TO92
}
N 49300 43500 49800 43500 4
N 47400 42900 49800 42900 4
{
T 47600 42900 5 10 1 1 0 0 1
netname=VSS
}
N 49800 42900 49800 43100 4
N 49800 43300 49300 43300 4
N 49300 43300 49300 42300 4
C 48400 42900 1 90 0 capacitor-1.sym
{
T 47700 43100 5 10 0 0 90 0 1
device=CAPACITOR
T 48700 43500 5 10 1 1 180 0 1
refdes=C2
T 47500 43100 5 10 0 0 90 0 1
symversion=0.1
T 48800 43300 5 10 1 1 180 0 1
value=0.1u
T 48400 42900 5 10 0 1 90 0 1
footprint=ACY100
}
C 46800 45500 1 270 0 capacitor-2.sym
{
T 47500 45300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47300 45100 5 10 1 1 0 0 1
refdes=C1
T 47700 45300 5 10 0 0 270 0 1
symversion=0.1
T 47300 44900 5 10 1 1 0 0 1
value=470u
T 46800 45500 5 10 0 1 0 0 1
footprint=RCY100P
}
C 46900 44300 1 0 0 gnd-1.sym
N 48200 43800 49300 43800 4
N 49300 43800 49300 43500 4
N 45700 43800 46000 43800 4
N 46000 43800 46000 42300 4
N 46000 42300 49300 42300 4
C 47300 42600 1 0 0 gnd-1.sym
C 48700 46200 1 0 1 connector2-1.sym
{
T 48500 47200 5 10 0 0 0 6 1
device=CONNECTOR_2
T 48700 47000 5 10 1 1 0 6 1
refdes=J1
T 48700 46200 5 10 0 1 0 6 1
footprint=HEADER2_1
}
C 46800 46700 1 0 0 vcc-1.sym
C 46900 46100 1 0 0 gnd-1.sym
N 47400 43200 47400 42900 4
N 45700 43400 46900 43400 4
N 46900 43400 46900 41500 4
C 46900 41300 1 0 0 led-1.sym
{
T 47700 41900 5 10 0 0 0 0 1
device=LED
T 47000 41100 5 10 1 1 0 0 1
refdes=D1
T 47700 42100 5 10 0 0 0 0 1
symversion=0.1
T 46900 41300 5 10 0 1 0 0 1
footprint=ACY100P
T 47000 40900 5 10 1 1 0 0 1
value=RED, Bar
}
C 47800 41400 1 0 0 resistor-1.sym
{
T 48100 41800 5 10 0 0 0 0 1
device=RESISTOR
T 48100 41200 5 10 1 1 0 0 1
refdes=R2
T 48100 41000 5 10 1 1 0 0 1
value=1k
T 47800 41400 5 10 0 0 0 0 1
footprint=ACY400
}
N 48700 41500 48700 42900 4
C 40800 47500 1 90 0 resistor-1.sym
{
T 40400 47800 5 10 0 0 90 0 1
device=RESISTOR
T 40700 48400 5 10 1 1 180 0 1
refdes=R3
T 40700 48600 5 10 1 1 180 0 1
value=470R
T 40800 47500 5 10 0 0 90 0 1
footprint=ACY400
}
C 41200 47500 1 90 0 resistor-1.sym
{
T 40800 47800 5 10 0 0 90 0 1
device=RESISTOR
T 41100 48400 5 10 1 1 180 0 1
refdes=R4
T 40900 47800 5 10 0 1 180 0 1
value=470R
T 41200 47500 5 10 0 0 90 0 1
footprint=ACY400
}
C 41600 47500 1 90 0 resistor-1.sym
{
T 41200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 41500 48400 5 10 1 1 180 0 1
refdes=R5
T 41300 47800 5 10 0 1 180 0 1
value=470R
T 41600 47500 5 10 0 0 90 0 1
footprint=ACY400
}
C 42000 47500 1 90 0 resistor-1.sym
{
T 41600 47800 5 10 0 0 90 0 1
device=RESISTOR
T 41900 48400 5 10 1 1 180 0 1
refdes=R6
T 41700 47800 5 10 0 1 180 0 1
value=470R
T 42000 47500 5 10 0 0 90 0 1
footprint=ACY400
}
C 42400 47500 1 90 0 resistor-1.sym
{
T 42000 47800 5 10 0 0 90 0 1
device=RESISTOR
T 42300 48400 5 10 1 1 180 0 1
refdes=R7
T 42100 47800 5 10 0 1 180 0 1
value=470R
T 42400 47500 5 10 0 0 90 0 1
footprint=ACY400
}
C 42800 47500 1 90 0 resistor-1.sym
{
T 42400 47800 5 10 0 0 90 0 1
device=RESISTOR
T 42700 48400 5 10 1 1 180 0 1
refdes=R8
T 42500 47800 5 10 0 1 180 0 1
value=470R
T 42800 47500 5 10 0 0 90 0 1
footprint=ACY400
}
C 43200 47500 1 90 0 resistor-1.sym
{
T 42800 47800 5 10 0 0 90 0 1
device=RESISTOR
T 43100 48400 5 10 1 1 180 0 1
refdes=R9
T 44000 46400 5 10 0 1 180 0 1
value=470R
T 43200 47500 5 10 0 0 90 0 1
footprint=ACY400
}
N 43100 48400 43100 48700 4
N 43100 48700 43000 48700 4
N 42700 48700 42700 48400 4
N 42300 48400 42300 48700 4
N 41900 48400 41900 48700 4
N 41900 48700 42100 48700 4
N 41500 48400 41700 48400 4
N 40700 48400 40700 48700 4
N 40700 48700 41200 48700 4
N 41500 48700 41500 48600 4
N 41100 48400 41100 48600 4
N 41100 48600 41500 48600 4
