#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Aug  7 21:27:58 2025
# Process ID: 13636
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_mxm_execute_ursa_0_6_synth_1
# Command line: vivado -log bd_8x8_bram_mxm_execute_ursa_0_6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_8x8_bram_mxm_execute_ursa_0_6.tcl
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_mxm_execute_ursa_0_6_synth_1/bd_8x8_bram_mxm_execute_ursa_0_6.vds
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_mxm_execute_ursa_0_6_synth_1/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 3767.821 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_8x8_bram_mxm_execute_ursa_0_6.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.742 ; gain = 0.023 ; free physical = 2523 ; free virtual = 9516
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:mxm_execute_ursa:1.0'. The one found in IP location '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_16x16' will take precedence over the same IP in locations: 
   /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_8x8
   /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_4x4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_8x8_bram_mxm_execute_ursa_0_6
Command: synth_design -top bd_8x8_bram_mxm_execute_ursa_0_6 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13881
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.770 ; gain = 404.684 ; free physical = 193 ; free virtual = 7073
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_8x8_bram_mxm_execute_ursa_0_6' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_mxm_execute_ursa_0_6/synth/bd_8x8_bram_mxm_execute_ursa_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa.v:9]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ap_s_axi' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ap_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ap_s_axi.v:227]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ap_s_axi' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ap_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_control_s_axi' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_control_s_axi.v:180]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_control_s_axi' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_store' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_srl' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_srl' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_mem' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_mem' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized3' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized3' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_store' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_load' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized4' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized3' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized3' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized4' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized5' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_mem__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_mem__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized5' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_load' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_write' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_burst_converter' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_reg_slice' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_reg_slice' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_burst_converter' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized6' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized4' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized4' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized6' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_throttle' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized7' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized5' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized5' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized7' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized8' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized6' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_srl__parameterized6' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_fifo__parameterized8' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_throttle' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_write' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_read' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi_read' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_aw_m_axi' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_aw_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_store' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_srl' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_srl' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_mem' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_mem' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized3' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized3' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_store' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_load' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized4' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized3' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized3' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized4' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized5' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_mem__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_mem__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized5' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_load' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_write' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_burst_converter' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_reg_slice' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_reg_slice' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_burst_converter' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized6' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized4' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized4' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized6' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_throttle' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized7' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized5' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized5' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized7' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized8' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized6' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_srl__parameterized6' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_fifo__parameterized8' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_throttle' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_write' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_read' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi_read' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_bi_m_axi' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_bi_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_store' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_srl' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_srl' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_mem' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_mem' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_store' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_load' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized3' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_mem__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_mem__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized3' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_load' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_write' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_burst_converter' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_reg_slice' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_reg_slice' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_burst_converter' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized4' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized4' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_throttle' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized5' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized3' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized3' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized5' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized6' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized4' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_srl__parameterized4' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_fifo__parameterized6' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_throttle' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_write' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_read' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi_read' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_ca_m_axi' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ca_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_Block_entry115_proc' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_Block_entry115_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_Block_entry115_proc' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_Block_entry115_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_mul_17s_32s_32_2_1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mul_17s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_mul_17s_32s_32_2_1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mul_17s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_mul_20s_5ns_20_1_1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mul_20s_5ns_20_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_mul_20s_5ns_20_1_1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mul_20s_5ns_20_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_flow_control_loop_pipe_sequential_init' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'reset' of module 'mxm_execute_ursa_fifo_w12_d2_S_ShiftReg' is unconnected for instance 'U_mxm_execute_ursa_fifo_w12_d2_S_ShiftReg' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w12_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_mxm_execute_ursa_fifo_w12_d2_S_ShiftReg' of module 'mxm_execute_ursa_fifo_w12_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w12_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'mxm_execute_ursa_fifo_w32_d2_S_ShiftReg' is unconnected for instance 'U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg' of module 'mxm_execute_ursa_fifo_w32_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'mxm_execute_ursa_fifo_w20_d2_S_ShiftReg' is unconnected for instance 'U_mxm_execute_ursa_fifo_w20_d2_S_ShiftReg' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w20_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_mxm_execute_ursa_fifo_w20_d2_S_ShiftReg' of module 'mxm_execute_ursa_fifo_w20_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w20_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'mxm_execute_ursa_fifo_w19_d2_S_ShiftReg' is unconnected for instance 'U_mxm_execute_ursa_fifo_w19_d2_S_ShiftReg' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w19_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_mxm_execute_ursa_fifo_w19_d2_S_ShiftReg' of module 'mxm_execute_ursa_fifo_w19_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w19_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'mxm_execute_ursa_fifo_w18_d2_S_ShiftReg' is unconnected for instance 'U_mxm_execute_ursa_fifo_w18_d2_S_ShiftReg' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w18_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_mxm_execute_ursa_fifo_w18_d2_S_ShiftReg' of module 'mxm_execute_ursa_fifo_w18_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w18_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'mxm_execute_ursa_fifo_w17_d2_S_ShiftReg' is unconnected for instance 'U_mxm_execute_ursa_fifo_w17_d2_S_ShiftReg' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w17_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_mxm_execute_ursa_fifo_w17_d2_S_ShiftReg' of module 'mxm_execute_ursa_fifo_w17_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_fifo_w17_d2_S.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_ap_s_axi.v:299]
WARNING: [Synth 8-7129] Port reset in module mxm_execute_ursa_fifo_w17_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module mxm_execute_ursa_fifo_w17_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mxm_execute_ursa_fifo_w18_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module mxm_execute_ursa_fifo_w18_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mxm_execute_ursa_fifo_w19_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module mxm_execute_ursa_fifo_w19_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mxm_execute_ursa_fifo_w20_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module mxm_execute_ursa_fifo_w20_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mxm_execute_ursa_fifo_w12_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module mxm_execute_ursa_fifo_w12_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mxm_execute_ursa_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module mxm_execute_ursa_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_ARREADY in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RVALID in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[31] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[30] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[29] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[28] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[27] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[26] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[25] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[24] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[23] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[22] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[21] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[20] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[19] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[18] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[17] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[16] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[15] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[14] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[13] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[12] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[11] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[10] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[9] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[8] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[7] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[6] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[5] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[4] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[3] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[2] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[1] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RDATA[0] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RLAST in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RID[0] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RFIFONUM[7] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RFIFONUM[6] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RFIFONUM[5] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RFIFONUM[4] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RFIFONUM[3] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RFIFONUM[2] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RFIFONUM[1] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RFIFONUM[0] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RUSER[0] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RRESP[1] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_RRESP[0] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_BRESP[1] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_BRESP[0] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_BID[0] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ca_BUSER[0] in module mxm_execute_ursa_sa_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mxm_execute_ursa_mul_17s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_AWREADY in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_WREADY in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RLAST in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RID[0] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[9] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[8] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[7] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[6] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[5] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[4] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[3] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[2] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[1] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RFIFONUM[0] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RUSER[0] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RRESP[1] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_RRESP[0] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_BVALID in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_BRESP[1] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_BRESP[0] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_BID[0] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aw_BUSER[0] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_AWREADY in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_WREADY in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RLAST in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RID[0] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RFIFONUM[9] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RFIFONUM[8] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RFIFONUM[7] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RFIFONUM[6] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RFIFONUM[5] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RFIFONUM[4] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bi_RFIFONUM[3] in module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2471.871 ; gain = 784.785 ; free physical = 754 ; free virtual = 7144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2471.871 ; gain = 784.785 ; free physical = 781 ; free virtual = 7170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2471.871 ; gain = 784.785 ; free physical = 781 ; free virtual = 7170
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2471.871 ; gain = 0.000 ; free physical = 780 ; free virtual = 7229
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_mxm_execute_ursa_0_6/constraints/mxm_execute_ursa_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_mxm_execute_ursa_0_6/constraints/mxm_execute_ursa_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_mxm_execute_ursa_0_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_mxm_execute_ursa_0_6_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3303.738 ; gain = 0.000 ; free physical = 1278 ; free virtual = 7112
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3321.613 ; gain = 17.840 ; free physical = 1399 ; free virtual = 7285
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 4119 ; free virtual = 10095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 4119 ; free virtual = 10095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_mxm_execute_ursa_0_6_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 4117 ; free virtual = 10094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mxm_execute_ursa_ap_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mxm_execute_ursa_ap_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mxm_execute_ursa_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mxm_execute_ursa_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_aw_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_bi_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_ca_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mxm_execute_ursa_ap_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mxm_execute_ursa_ap_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mxm_execute_ursa_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mxm_execute_ursa_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_aw_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_aw_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_bi_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_bi_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_ca_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxm_execute_ursa_ca_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 3035 ; free virtual = 9100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   32 Bit       Adders := 17    
	   4 Input   32 Bit       Adders := 15    
	   2 Input   32 Bit       Adders := 29    
	   2 Input   30 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 3     
	   2 Input   22 Bit       Adders := 5     
	   3 Input   22 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 5     
	   3 Input   21 Bit       Adders := 6     
	   3 Input   20 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 9     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 15    
	   2 Input   17 Bit       Adders := 32    
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 14    
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 10    
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 61    
	   2 Input    3 Bit       Adders := 84    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               64 Bit    Registers := 18    
	               40 Bit    Registers := 9     
	               37 Bit    Registers := 3     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 5     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 75    
	               30 Bit    Registers := 15    
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 276   
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 260   
	               17 Bit    Registers := 21    
	               16 Bit    Registers := 23    
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 885   
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 51    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 320   
+---Multipliers : 
	              17x32  Multipliers := 2     
+---RAMs : 
	               4K Bit	(127 X 34 bit)          RAMs := 3     
	              567 Bit	(63 X 9 bit)          RAMs := 2     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  520 Bit        Muxes := 1     
	   2 Input  515 Bit        Muxes := 1     
	   2 Input  514 Bit        Muxes := 1     
	   2 Input  513 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input  511 Bit        Muxes := 1     
	   2 Input  510 Bit        Muxes := 1     
	   2 Input  509 Bit        Muxes := 1     
	   2 Input  508 Bit        Muxes := 1     
	   2 Input  507 Bit        Muxes := 1     
	   2 Input  506 Bit        Muxes := 1     
	   2 Input  505 Bit        Muxes := 1     
	   2 Input  504 Bit        Muxes := 1     
	   2 Input  503 Bit        Muxes := 1     
	   2 Input  502 Bit        Muxes := 1     
	   2 Input  501 Bit        Muxes := 1     
	   2 Input  500 Bit        Muxes := 1     
	   2 Input  499 Bit        Muxes := 1     
	   2 Input  498 Bit        Muxes := 1     
	   2 Input  497 Bit        Muxes := 1     
	   2 Input  496 Bit        Muxes := 1     
	   2 Input  495 Bit        Muxes := 1     
	   2 Input  494 Bit        Muxes := 1     
	   2 Input  493 Bit        Muxes := 1     
	   2 Input  492 Bit        Muxes := 1     
	   2 Input  491 Bit        Muxes := 1     
	   2 Input  490 Bit        Muxes := 1     
	   2 Input  489 Bit        Muxes := 1     
	   2 Input  488 Bit        Muxes := 1     
	   2 Input  487 Bit        Muxes := 1     
	   2 Input  486 Bit        Muxes := 1     
	   2 Input  485 Bit        Muxes := 1     
	   2 Input  484 Bit        Muxes := 1     
	   2 Input  483 Bit        Muxes := 1     
	   2 Input  482 Bit        Muxes := 1     
	   2 Input  481 Bit        Muxes := 1     
	   2 Input  480 Bit        Muxes := 1     
	   2 Input  479 Bit        Muxes := 1     
	   2 Input  478 Bit        Muxes := 1     
	   2 Input  477 Bit        Muxes := 1     
	   2 Input  476 Bit        Muxes := 1     
	   2 Input  475 Bit        Muxes := 1     
	   2 Input  474 Bit        Muxes := 1     
	   2 Input  473 Bit        Muxes := 1     
	   2 Input  472 Bit        Muxes := 1     
	   2 Input  471 Bit        Muxes := 1     
	   2 Input  470 Bit        Muxes := 1     
	   2 Input  469 Bit        Muxes := 1     
	   2 Input  468 Bit        Muxes := 1     
	   2 Input  467 Bit        Muxes := 1     
	   2 Input  466 Bit        Muxes := 1     
	   2 Input  465 Bit        Muxes := 1     
	   2 Input  464 Bit        Muxes := 1     
	   2 Input  463 Bit        Muxes := 1     
	   2 Input  462 Bit        Muxes := 1     
	   2 Input  461 Bit        Muxes := 1     
	   2 Input  460 Bit        Muxes := 1     
	   2 Input  459 Bit        Muxes := 1     
	   2 Input  458 Bit        Muxes := 1     
	   2 Input  457 Bit        Muxes := 1     
	   2 Input  456 Bit        Muxes := 1     
	   2 Input  455 Bit        Muxes := 1     
	   2 Input  454 Bit        Muxes := 1     
	   2 Input  453 Bit        Muxes := 1     
	   2 Input  452 Bit        Muxes := 1     
	   2 Input  451 Bit        Muxes := 1     
	   2 Input  450 Bit        Muxes := 1     
	   2 Input  449 Bit        Muxes := 1     
	   2 Input  448 Bit        Muxes := 1     
	   2 Input  447 Bit        Muxes := 1     
	   2 Input  446 Bit        Muxes := 1     
	   2 Input  445 Bit        Muxes := 1     
	   2 Input  444 Bit        Muxes := 1     
	   2 Input  443 Bit        Muxes := 1     
	   2 Input  442 Bit        Muxes := 1     
	   2 Input  441 Bit        Muxes := 1     
	   2 Input  440 Bit        Muxes := 1     
	   2 Input  439 Bit        Muxes := 1     
	   2 Input  438 Bit        Muxes := 1     
	   2 Input  437 Bit        Muxes := 1     
	   2 Input  436 Bit        Muxes := 1     
	   2 Input  435 Bit        Muxes := 1     
	   2 Input  434 Bit        Muxes := 1     
	   2 Input  433 Bit        Muxes := 1     
	   2 Input  432 Bit        Muxes := 1     
	   2 Input  431 Bit        Muxes := 1     
	   2 Input  430 Bit        Muxes := 1     
	   2 Input  429 Bit        Muxes := 1     
	   2 Input  428 Bit        Muxes := 1     
	   2 Input  427 Bit        Muxes := 1     
	   2 Input  426 Bit        Muxes := 1     
	   2 Input  425 Bit        Muxes := 1     
	   2 Input  424 Bit        Muxes := 1     
	   2 Input  423 Bit        Muxes := 1     
	   2 Input  422 Bit        Muxes := 1     
	   2 Input  421 Bit        Muxes := 1     
	   2 Input  420 Bit        Muxes := 1     
	   2 Input  419 Bit        Muxes := 1     
	   2 Input  418 Bit        Muxes := 1     
	   2 Input  417 Bit        Muxes := 1     
	   2 Input  416 Bit        Muxes := 1     
	   2 Input  415 Bit        Muxes := 1     
	   2 Input  414 Bit        Muxes := 1     
	   2 Input  413 Bit        Muxes := 1     
	   2 Input  412 Bit        Muxes := 1     
	   2 Input  411 Bit        Muxes := 1     
	   2 Input  410 Bit        Muxes := 1     
	   2 Input  409 Bit        Muxes := 1     
	   2 Input  408 Bit        Muxes := 1     
	   2 Input  407 Bit        Muxes := 1     
	   2 Input  406 Bit        Muxes := 1     
	   2 Input  405 Bit        Muxes := 1     
	   2 Input  404 Bit        Muxes := 1     
	   2 Input  403 Bit        Muxes := 1     
	   2 Input  402 Bit        Muxes := 1     
	   2 Input  401 Bit        Muxes := 1     
	   2 Input  400 Bit        Muxes := 1     
	   2 Input  399 Bit        Muxes := 1     
	   2 Input  398 Bit        Muxes := 1     
	   2 Input  397 Bit        Muxes := 1     
	   2 Input  396 Bit        Muxes := 1     
	   2 Input  395 Bit        Muxes := 1     
	   2 Input  394 Bit        Muxes := 1     
	   2 Input  393 Bit        Muxes := 1     
	   2 Input  392 Bit        Muxes := 1     
	   2 Input  391 Bit        Muxes := 1     
	   2 Input  390 Bit        Muxes := 1     
	   2 Input  389 Bit        Muxes := 1     
	   2 Input  388 Bit        Muxes := 1     
	   2 Input  387 Bit        Muxes := 1     
	   2 Input  386 Bit        Muxes := 1     
	   2 Input  385 Bit        Muxes := 1     
	   2 Input  384 Bit        Muxes := 1     
	   2 Input  383 Bit        Muxes := 1     
	   2 Input  382 Bit        Muxes := 1     
	   2 Input  381 Bit        Muxes := 1     
	   2 Input  380 Bit        Muxes := 1     
	   2 Input  379 Bit        Muxes := 1     
	   2 Input  378 Bit        Muxes := 1     
	   2 Input  377 Bit        Muxes := 1     
	   2 Input  376 Bit        Muxes := 1     
	   2 Input  375 Bit        Muxes := 1     
	   2 Input  374 Bit        Muxes := 1     
	   2 Input  373 Bit        Muxes := 1     
	   2 Input  372 Bit        Muxes := 1     
	   2 Input  371 Bit        Muxes := 1     
	   2 Input  370 Bit        Muxes := 1     
	   2 Input  369 Bit        Muxes := 1     
	   2 Input  368 Bit        Muxes := 1     
	   2 Input  367 Bit        Muxes := 1     
	   2 Input  366 Bit        Muxes := 1     
	   2 Input  365 Bit        Muxes := 1     
	   2 Input  364 Bit        Muxes := 1     
	   2 Input  363 Bit        Muxes := 1     
	   2 Input  362 Bit        Muxes := 1     
	   2 Input  361 Bit        Muxes := 1     
	   2 Input  360 Bit        Muxes := 1     
	   2 Input  359 Bit        Muxes := 1     
	   2 Input  358 Bit        Muxes := 1     
	   2 Input  357 Bit        Muxes := 1     
	   2 Input  356 Bit        Muxes := 1     
	   2 Input  355 Bit        Muxes := 1     
	   2 Input  354 Bit        Muxes := 1     
	   2 Input  353 Bit        Muxes := 1     
	   2 Input  352 Bit        Muxes := 1     
	   2 Input  351 Bit        Muxes := 1     
	   2 Input  350 Bit        Muxes := 1     
	   2 Input  349 Bit        Muxes := 1     
	   2 Input  348 Bit        Muxes := 1     
	   2 Input  347 Bit        Muxes := 1     
	   2 Input  346 Bit        Muxes := 1     
	   2 Input  345 Bit        Muxes := 1     
	   2 Input  344 Bit        Muxes := 1     
	   2 Input  343 Bit        Muxes := 1     
	   2 Input  342 Bit        Muxes := 1     
	   2 Input  341 Bit        Muxes := 1     
	   2 Input  340 Bit        Muxes := 1     
	   2 Input  339 Bit        Muxes := 1     
	   2 Input  338 Bit        Muxes := 1     
	   2 Input  337 Bit        Muxes := 1     
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  335 Bit        Muxes := 1     
	   2 Input  334 Bit        Muxes := 1     
	   2 Input  333 Bit        Muxes := 1     
	   2 Input  332 Bit        Muxes := 1     
	   2 Input  331 Bit        Muxes := 1     
	   2 Input  330 Bit        Muxes := 1     
	   2 Input  329 Bit        Muxes := 1     
	   2 Input  328 Bit        Muxes := 1     
	   2 Input  327 Bit        Muxes := 1     
	   2 Input  326 Bit        Muxes := 1     
	   2 Input  325 Bit        Muxes := 1     
	   2 Input  324 Bit        Muxes := 1     
	   2 Input  323 Bit        Muxes := 1     
	   2 Input  322 Bit        Muxes := 1     
	   2 Input  321 Bit        Muxes := 1     
	   2 Input  320 Bit        Muxes := 1     
	   2 Input  319 Bit        Muxes := 1     
	   2 Input  318 Bit        Muxes := 1     
	   2 Input  317 Bit        Muxes := 1     
	   2 Input  316 Bit        Muxes := 1     
	   2 Input  315 Bit        Muxes := 1     
	   2 Input  314 Bit        Muxes := 1     
	   2 Input  313 Bit        Muxes := 1     
	   2 Input  312 Bit        Muxes := 1     
	   2 Input  311 Bit        Muxes := 1     
	   2 Input  310 Bit        Muxes := 1     
	   2 Input  309 Bit        Muxes := 1     
	   2 Input  308 Bit        Muxes := 1     
	   2 Input  307 Bit        Muxes := 1     
	   2 Input  306 Bit        Muxes := 1     
	   2 Input  305 Bit        Muxes := 1     
	   2 Input  304 Bit        Muxes := 1     
	   2 Input  303 Bit        Muxes := 1     
	   2 Input  302 Bit        Muxes := 1     
	   2 Input  301 Bit        Muxes := 1     
	   2 Input  300 Bit        Muxes := 1     
	   2 Input  299 Bit        Muxes := 1     
	   2 Input  298 Bit        Muxes := 1     
	   2 Input  297 Bit        Muxes := 1     
	   2 Input  296 Bit        Muxes := 1     
	   2 Input  295 Bit        Muxes := 1     
	   2 Input  294 Bit        Muxes := 1     
	   2 Input  293 Bit        Muxes := 1     
	   2 Input  292 Bit        Muxes := 1     
	   2 Input  291 Bit        Muxes := 1     
	   2 Input  290 Bit        Muxes := 1     
	   2 Input  289 Bit        Muxes := 1     
	   2 Input  288 Bit        Muxes := 1     
	   2 Input  287 Bit        Muxes := 1     
	   2 Input  286 Bit        Muxes := 1     
	   2 Input  285 Bit        Muxes := 1     
	   2 Input  284 Bit        Muxes := 1     
	   2 Input  283 Bit        Muxes := 1     
	   2 Input  282 Bit        Muxes := 1     
	   2 Input  281 Bit        Muxes := 1     
	   2 Input  280 Bit        Muxes := 1     
	   2 Input  279 Bit        Muxes := 1     
	   2 Input  278 Bit        Muxes := 1     
	   2 Input  277 Bit        Muxes := 1     
	   2 Input  276 Bit        Muxes := 1     
	   2 Input  275 Bit        Muxes := 1     
	   2 Input  274 Bit        Muxes := 1     
	   2 Input  273 Bit        Muxes := 1     
	   2 Input  272 Bit        Muxes := 1     
	   2 Input  271 Bit        Muxes := 1     
	   2 Input  270 Bit        Muxes := 1     
	   2 Input  269 Bit        Muxes := 1     
	   2 Input  268 Bit        Muxes := 1     
	   2 Input  267 Bit        Muxes := 1     
	   2 Input  266 Bit        Muxes := 1     
	   2 Input  265 Bit        Muxes := 1     
	   2 Input  264 Bit        Muxes := 1     
	   2 Input  263 Bit        Muxes := 1     
	   2 Input  262 Bit        Muxes := 1     
	   2 Input  261 Bit        Muxes := 1     
	   2 Input  260 Bit        Muxes := 1     
	   2 Input  259 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 2     
	   2 Input  255 Bit        Muxes := 1     
	   2 Input  254 Bit        Muxes := 1     
	   2 Input  253 Bit        Muxes := 1     
	   2 Input  252 Bit        Muxes := 1     
	   2 Input  251 Bit        Muxes := 1     
	   2 Input  250 Bit        Muxes := 1     
	   2 Input  249 Bit        Muxes := 1     
	   2 Input  248 Bit        Muxes := 1     
	   2 Input  247 Bit        Muxes := 1     
	   2 Input  246 Bit        Muxes := 1     
	   2 Input  245 Bit        Muxes := 1     
	   2 Input  244 Bit        Muxes := 1     
	   2 Input  243 Bit        Muxes := 1     
	   2 Input  242 Bit        Muxes := 1     
	   2 Input  241 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 1     
	   2 Input  239 Bit        Muxes := 1     
	   2 Input  238 Bit        Muxes := 1     
	   2 Input  237 Bit        Muxes := 1     
	   2 Input  236 Bit        Muxes := 1     
	   2 Input  235 Bit        Muxes := 1     
	   2 Input  234 Bit        Muxes := 1     
	   2 Input  233 Bit        Muxes := 1     
	   2 Input  232 Bit        Muxes := 1     
	   2 Input  231 Bit        Muxes := 1     
	   2 Input  230 Bit        Muxes := 1     
	   2 Input  229 Bit        Muxes := 1     
	   2 Input  228 Bit        Muxes := 1     
	   2 Input  227 Bit        Muxes := 1     
	   2 Input  226 Bit        Muxes := 1     
	   2 Input  225 Bit        Muxes := 1     
	   2 Input  224 Bit        Muxes := 1     
	   2 Input  223 Bit        Muxes := 1     
	   2 Input  222 Bit        Muxes := 1     
	   2 Input  221 Bit        Muxes := 1     
	   2 Input  220 Bit        Muxes := 1     
	   2 Input  219 Bit        Muxes := 1     
	   2 Input  218 Bit        Muxes := 1     
	   2 Input  217 Bit        Muxes := 1     
	   2 Input  216 Bit        Muxes := 1     
	   2 Input  215 Bit        Muxes := 1     
	   2 Input  214 Bit        Muxes := 1     
	   2 Input  213 Bit        Muxes := 1     
	   2 Input  212 Bit        Muxes := 1     
	   2 Input  211 Bit        Muxes := 1     
	   2 Input  210 Bit        Muxes := 1     
	   2 Input  209 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input  207 Bit        Muxes := 1     
	   2 Input  206 Bit        Muxes := 1     
	   2 Input  205 Bit        Muxes := 1     
	   2 Input  204 Bit        Muxes := 1     
	   2 Input  203 Bit        Muxes := 1     
	   2 Input  202 Bit        Muxes := 1     
	   2 Input  201 Bit        Muxes := 1     
	   2 Input  200 Bit        Muxes := 1     
	   2 Input  199 Bit        Muxes := 1     
	   2 Input  198 Bit        Muxes := 1     
	   2 Input  197 Bit        Muxes := 1     
	   2 Input  196 Bit        Muxes := 1     
	   2 Input  195 Bit        Muxes := 1     
	   2 Input  194 Bit        Muxes := 1     
	   2 Input  193 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 1     
	   2 Input  191 Bit        Muxes := 1     
	   2 Input  190 Bit        Muxes := 1     
	   2 Input  189 Bit        Muxes := 1     
	   2 Input  188 Bit        Muxes := 1     
	   2 Input  187 Bit        Muxes := 1     
	   2 Input  186 Bit        Muxes := 1     
	   2 Input  185 Bit        Muxes := 1     
	   2 Input  184 Bit        Muxes := 1     
	   2 Input  183 Bit        Muxes := 1     
	   2 Input  182 Bit        Muxes := 1     
	   2 Input  181 Bit        Muxes := 1     
	   2 Input  180 Bit        Muxes := 1     
	   2 Input  179 Bit        Muxes := 1     
	   2 Input  178 Bit        Muxes := 1     
	   2 Input  177 Bit        Muxes := 1     
	   2 Input  176 Bit        Muxes := 1     
	   2 Input  175 Bit        Muxes := 1     
	   2 Input  174 Bit        Muxes := 1     
	   2 Input  173 Bit        Muxes := 1     
	   2 Input  172 Bit        Muxes := 1     
	   2 Input  171 Bit        Muxes := 1     
	   2 Input  170 Bit        Muxes := 1     
	   2 Input  169 Bit        Muxes := 1     
	   2 Input  168 Bit        Muxes := 1     
	   2 Input  167 Bit        Muxes := 1     
	   2 Input  166 Bit        Muxes := 1     
	   2 Input  165 Bit        Muxes := 1     
	   2 Input  164 Bit        Muxes := 1     
	   2 Input  163 Bit        Muxes := 1     
	   2 Input  162 Bit        Muxes := 1     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input  159 Bit        Muxes := 1     
	   2 Input  158 Bit        Muxes := 1     
	   2 Input  157 Bit        Muxes := 1     
	   2 Input  156 Bit        Muxes := 1     
	   2 Input  155 Bit        Muxes := 1     
	   2 Input  154 Bit        Muxes := 1     
	   2 Input  153 Bit        Muxes := 1     
	   2 Input  152 Bit        Muxes := 1     
	   2 Input  151 Bit        Muxes := 1     
	   2 Input  150 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 1     
	   2 Input  148 Bit        Muxes := 1     
	   2 Input  147 Bit        Muxes := 1     
	   2 Input  146 Bit        Muxes := 1     
	   2 Input  145 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input  143 Bit        Muxes := 1     
	   2 Input  142 Bit        Muxes := 1     
	   2 Input  141 Bit        Muxes := 1     
	   2 Input  140 Bit        Muxes := 1     
	   2 Input  139 Bit        Muxes := 1     
	   2 Input  138 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input  135 Bit        Muxes := 1     
	   2 Input  134 Bit        Muxes := 1     
	   2 Input  133 Bit        Muxes := 1     
	   2 Input  132 Bit        Muxes := 1     
	   2 Input  131 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  125 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  123 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 1     
	   2 Input  121 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  119 Bit        Muxes := 1     
	   2 Input  118 Bit        Muxes := 1     
	   2 Input  117 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 1     
	   2 Input  113 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   2 Input  111 Bit        Muxes := 1     
	   2 Input  110 Bit        Muxes := 1     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input  107 Bit        Muxes := 1     
	   2 Input  106 Bit        Muxes := 1     
	   2 Input  105 Bit        Muxes := 1     
	   2 Input  104 Bit        Muxes := 1     
	   2 Input  103 Bit        Muxes := 1     
	   2 Input  102 Bit        Muxes := 1     
	   2 Input  101 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 1     
	   2 Input   99 Bit        Muxes := 1     
	   2 Input   98 Bit        Muxes := 1     
	   2 Input   97 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   95 Bit        Muxes := 1     
	   2 Input   94 Bit        Muxes := 1     
	   2 Input   93 Bit        Muxes := 1     
	   2 Input   92 Bit        Muxes := 1     
	   2 Input   91 Bit        Muxes := 1     
	   2 Input   90 Bit        Muxes := 1     
	   2 Input   89 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 1     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 7     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 31    
	   9 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 527   
	   2 Input   19 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 8     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 13    
	   2 Input    6 Bit        Muxes := 17    
	   2 Input    5 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 86    
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 46    
	   3 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 206   
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 45    
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 643   
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1.v:34]
DSP Report: Generating DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*(B:0x34)')')'.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register out_read_reg_5645_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x2c)')')'.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register out_read_reg_5645_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mul_17s_32s_32_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mul_17s_32s_32_2_1.v:36]
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_17s_32s_32_2_1_U4/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_17s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_17s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_17s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_17s_32s_32_2_1_U4/tmp_product.
DSP Report: Generating DSP mul_17s_32s_32_2_1_U4/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_17s_32s_32_2_1_U4/buff0_reg is absorbed into DSP mul_17s_32s_32_2_1_U4/buff0_reg.
DSP Report: operator mul_17s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_17s_32s_32_2_1_U4/buff0_reg.
DSP Report: operator mul_17s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_17s_32s_32_2_1_U4/buff0_reg.
DSP Report: Generating DSP mul_17s_32s_32_2_1_U5/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_17s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_17s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_17s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_17s_32s_32_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_17s_32s_32_2_1_U5/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_17s_32s_32_2_1_U5/buff0_reg is absorbed into DSP mul_17s_32s_32_2_1_U5/buff0_reg.
DSP Report: operator mul_17s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_17s_32s_32_2_1_U5/buff0_reg.
DSP Report: operator mul_17s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_17s_32s_32_2_1_U5/buff0_reg.
DSP Report: Generating DSP mul_ln15_1_reg_17858_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_ln15_1_reg_17858_reg is absorbed into DSP mul_ln15_1_reg_17858_reg.
DSP Report: operator mul_20s_5ns_20_1_1_U7/tmp_product is absorbed into DSP mul_ln15_1_reg_17858_reg.
DSP Report: Generating DSP mul_ln15_reg_17853_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_ln15_reg_17853_reg is absorbed into DSP mul_ln15_reg_17853_reg.
DSP Report: operator mul_20s_5ns_20_1_1_U6/tmp_product is absorbed into DSP mul_ln15_reg_17853_reg.
INFO: [Synth 8-3886] merging instance 'add_ln22_8_reg_18454_reg[0]' (FDE) to 'add_ln22_15_reg_18465_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln22_15_reg_18465_reg[0]' (FDE) to 'add_ln22_25_reg_18475_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln22_15_reg_18465_reg[1]' (FDE) to 'add_ln22_32_reg_18486_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln22_25_reg_18475_reg[0]' (FDE) to 'add_ln22_32_reg_18486_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln22_32_reg_18486_reg[0]' (FDE) to 'add_ln22_42_reg_18496_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln22_32_reg_18486_reg[1]' (FDE) to 'add_ln22_52_reg_18507_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln22_42_reg_18496_reg[0]' (FDE) to 'add_ln22_52_reg_18507_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln22_52_reg_18507_reg[0]' (FDE) to 'add_ln22_62_reg_18518_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[31]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[16]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[17]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[18]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[19]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[20]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[21]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[22]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[23]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[24]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[25]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[26]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[27]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[28]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[29]' (FD) to 'zext_ln50_cast_reg_17782_reg[30]'
INFO: [Synth 8-3886] merging instance 'zext_ln50_cast_reg_17782_reg[30]' (FD) to 'zext_ln150_reg_17807_reg[16]'
INFO: [Synth 8-3886] merging instance 't_2_reg_17787_reg[0]' (FDE) to 'zext_ln150_reg_17807_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[1]' (FDE) to 't_2_reg_17787_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[2]' (FDE) to 't_2_reg_17787_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[3]' (FDE) to 't_2_reg_17787_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[4]' (FDE) to 't_2_reg_17787_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[5]' (FDE) to 't_2_reg_17787_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[6]' (FDE) to 't_2_reg_17787_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[7]' (FDE) to 't_2_reg_17787_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[8]' (FDE) to 't_2_reg_17787_reg[8]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[9]' (FDE) to 't_2_reg_17787_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[10]' (FDE) to 't_2_reg_17787_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[11]' (FDE) to 't_2_reg_17787_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[12]' (FDE) to 't_2_reg_17787_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[13]' (FDE) to 't_2_reg_17787_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[14]' (FDE) to 't_2_reg_17787_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln150_reg_17807_reg[15]' (FDE) to 't_2_reg_17787_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln150_reg_17807_reg[16] )
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/2382/hdl/verilog/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1.v:34]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-3886] merging instance 'mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__0' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_28_reg_2523_reg[0]' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__7'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_28_reg_2523_reg[1]' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__6'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_28_reg_2523_reg[2]' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__5'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_28_reg_2523_reg[3]' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__4'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_28_reg_2523_reg[4]' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__3'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_28_reg_2523_reg[5]' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__2'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_28_reg_2523_reg[6]' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__1'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_28_reg_2523_reg[7]' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg__0' (FDRE) to 'mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_29_reg_2512_reg[0]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__7'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_29_reg_2512_reg[1]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__6'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_29_reg_2512_reg[2]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__5'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_29_reg_2512_reg[3]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__4'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_29_reg_2512_reg[4]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__3'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_29_reg_2512_reg[5]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__2'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_29_reg_2512_reg[6]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__1'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_a_29_reg_2512_reg[7]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_b_30_reg_2545_reg[0]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__18'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_b_30_reg_2545_reg[1]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__17'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_b_30_reg_2545_reg[2]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__16'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_b_30_reg_2545_reg[3]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__15'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_b_30_reg_2545_reg[4]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__14'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_b_30_reg_2545_reg[5]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__13'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_b_30_reg_2545_reg[6]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__12'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter0_value_b_30_reg_2545_reg[7]' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__11'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__0' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__10' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__9'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__9' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__8'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__8' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__7'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__7' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__6'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__6' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__5'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__5' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__4'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__4' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__3'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__3' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__2'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__2' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__1'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__1' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg__0' (FDRE) to 'mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
DSP Report: Generating DSP bound_reg_5121_reg, operation Mode is: (A*B)'.
DSP Report: register bound_reg_5121_reg is absorbed into DSP bound_reg_5121_reg.
DSP Report: operator mul_12ns_12ns_24_1_1_U1056/tmp_product is absorbed into DSP bound_reg_5121_reg.
DSP Report: Generating DSP shl_ln22_mid2_reg_5150_reg, operation Mode is: (A2*B2)'.
DSP Report: register shl_ln22_mid2_reg_5150_reg is absorbed into DSP shl_ln22_mid2_reg_5150_reg.
DSP Report: register shl_ln22_mid2_reg_5150_reg is absorbed into DSP shl_ln22_mid2_reg_5150_reg.
DSP Report: register shl_ln22_mid2_reg_5150_reg is absorbed into DSP shl_ln22_mid2_reg_5150_reg.
DSP Report: register mul_ln144_reg_5140_reg is absorbed into DSP shl_ln22_mid2_reg_5150_reg.
DSP Report: operator mul_16ns_12ns_28_1_1_U1057/tmp_product is absorbed into DSP shl_ln22_mid2_reg_5150_reg.
DSP Report: Generating DSP mul_ln144_1_reg_5145_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_ln144_1_reg_5145_reg is absorbed into DSP mul_ln144_1_reg_5145_reg.
DSP Report: register mul_ln144_1_reg_5145_reg is absorbed into DSP mul_ln144_1_reg_5145_reg.
DSP Report: register mul_ln144_1_reg_5145_reg is absorbed into DSP mul_ln144_1_reg_5145_reg.
DSP Report: operator mul_16ns_12ns_26_1_1_U1058/tmp_product is absorbed into DSP mul_ln144_1_reg_5145_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln22_mid2_reg_5150_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln22_mid2_reg_5150_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln22_mid2_reg_5150_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln22_mid2_reg_5150_reg[3] )
WARNING: [Synth 8-3917] design mxm_execute_ursa__GC0 has port s_axi_ap_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design mxm_execute_ursa__GC0 has port s_axi_ap_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design mxm_execute_ursa__GC0 has port s_axi_ap_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design mxm_execute_ursa__GC0 has port s_axi_ap_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design mxm_execute_ursa__GC0 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design mxm_execute_ursa__GC0 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design mxm_execute_ursa__GC0 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design mxm_execute_ursa__GC0 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ca_m_axi_U/\load_unit/fifo_rreq/full_n_reg )
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'ca_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bi_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bi_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'bi_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'bi_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aw_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aw_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'aw_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'aw_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'ca_m_axi_U/store_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'ca_m_axi_U/store_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[33]' (FDE) to 'ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[1]' (FDE) to 'ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'ca_m_axi_U/load_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'ca_m_axi_U/load_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[33]' (FDE) to 'ca_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[1]' (FDE) to 'ca_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[1]' (FDRE) to 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]' (FDRE) to 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]' (FDRE) to 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]'
INFO: [Synth 8-3886] merging instance 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]' (FDRE) to 'ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3886] merging instance 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[1]' (FDRE) to 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]' (FDRE) to 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]' (FDRE) to 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]'
INFO: [Synth 8-3886] merging instance 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]' (FDRE) to 'bi_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3886] merging instance 'aw_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'aw_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.data_gen[0].strb_buf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.data_gen[1].strb_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.data_gen[2].strb_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.data_gen[3].strb_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.data_gen[0].strb_buf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.data_gen[1].strb_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.data_gen[2].strb_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.data_gen[3].strb_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.data_gen[0].data_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.data_gen[1].data_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.data_gen[2].data_buf_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/bus_wide_gen.data_gen[3].data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\load_unit/ready_for_outstanding_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry115_proc_U0/ap_return_1_preg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry115_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_s_axi_U/int_ap_return_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\load_unit/bus_wide_gen.rdata_nvalid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\load_unit/bus_wide_gen.rdata_nvalid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\load_unit/fifo_rreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cast_loc_channel_U/U_mxm_execute_ursa_fifo_w17_d2_S_ShiftReg/SRL_SIG_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cast16_loc_channel_U/U_mxm_execute_ursa_fifo_w18_d2_S_ShiftReg/SRL_SIG_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cast18_loc_channel_U/U_mxm_execute_ursa_fifo_w19_d2_S_ShiftReg/SRL_SIG_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cast21_loc_channel_U/U_mxm_execute_ursa_fifo_w20_d2_S_ShiftReg/SRL_SIG_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/tmp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/tmp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\load_unit/tmp_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\load_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ca_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bi_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cast_loc_channel_U/U_mxm_execute_ursa_fifo_w17_d2_S_ShiftReg/SRL_SIG_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cast16_loc_channel_U/U_mxm_execute_ursa_fifo_w18_d2_S_ShiftReg/SRL_SIG_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cast18_loc_channel_U/U_mxm_execute_ursa_fifo_w19_d2_S_ShiftReg/SRL_SIG_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cast21_loc_channel_U/U_mxm_execute_ursa_fifo_w20_d2_S_ShiftReg/SRL_SIG_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][16] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mxm_execute_ursa_aw_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mxm_execute_ursa_aw_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mxm_execute_ursa_aw_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mxm_execute_ursa_aw_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mxm_execute_ursa_bi_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mxm_execute_ursa_bi_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mxm_execute_ursa_bi_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mxm_execute_ursa_bi_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mxm_execute_ursa_ca_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mxm_execute_ursa_ca_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 1768 ; free virtual = 7889
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 267, Available = 220. Use report_utilization command for details.
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_28 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_29 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2b : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2d : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2f : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_31 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1a : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_33 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_21 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_22 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_34 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_35 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3b : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3c : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3d : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3e : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3f : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_40 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_41 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_42 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_43 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_44 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_45 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_4d : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_4e : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_4f : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_50 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_51 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_52 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_53 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_54 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_55 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_5e : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_5f : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_60 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_61 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_62 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_63 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_64 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_65 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_70 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_71 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_72 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_18 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_73 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_74 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_75 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_81 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_82 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_83 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_84 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_85 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_93 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_94 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_95 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_a4 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_a5 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 1323 1323 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 1314 1314 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1303 1303 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7f : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_80 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_88 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_89 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8a : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8b : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8c : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8d : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8e : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8f : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_90 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_91 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_92 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_98 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_99 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9a : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9b : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9c : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9d : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9e : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9f : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a0 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a1 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a2 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a3 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a8 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a9 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_aa : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ab : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ac : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ad : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ae : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_af : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b0 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b1 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b2 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b3 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b4 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b5 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b8 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b9 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ba : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_bb : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_bc : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_bd : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_be : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_bf : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c0 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c1 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c2 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c3 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c4 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c5 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c8 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c9 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ca : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_cb : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_cc : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_cd : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ce : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_cf : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d0 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d1 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d2 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d3 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d4 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d7 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d8 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d9 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_da : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_db : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_dc : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_dd : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_de : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_df : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e0 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e1 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e2 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e3 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e4 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e7 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e8 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e9 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ea : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_eb : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ec : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ed : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ee : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ef : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f0 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f1 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f2 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f3 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f4 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f7 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f8 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f9 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fa : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fb : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_47 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_57 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_67 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fc : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fd : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fe : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ff : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_100 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_101 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_102 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_103 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_104 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_77 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_87 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_97 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a7 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b7 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c7 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d6 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e6 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f6 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_46 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_56 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_66 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_76 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_86 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_12 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_10 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_11 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_96 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a6 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b6 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c6 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d5 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e5 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f5 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_37 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_38 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_39 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_3a : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_48 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_49 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_4a : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_4b : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_4c : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_58 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_59 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5a : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5b : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5c : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5d : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_68 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_69 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6a : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6b : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6c : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6d : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6e : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6f : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_78 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_79 : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7a : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7b : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7c : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7d : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7e : 0 0 : 1213 1213 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_25 : 0 0 : 1204 1204 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_36 : 0 0 : 1204 1204 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_2 : 0 0 : 1195 1195 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_4 : 0 0 : 1195 1195 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_0 : 0 0 : 1186 1186 : Used 1 time 100
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 mul_17s_32s_32_2_1_U4/tmp_product_2 : 0 0 : 2549 4635 : Used 1 time 0
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 mul_17s_32s_32_2_1_U4/tmp_product_2 : 0 1 : 2086 4635 : Used 1 time 0
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 mul_17s_32s_32_2_1_U5/tmp_product_5 : 0 0 : 2549 4635 : Used 1 time 0
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 mul_17s_32s_32_2_1_U5/tmp_product_5 : 0 1 : 2086 4635 : Used 1 time 0
 Sort Area is mxm_execute_ursa_sa_store__GB1 mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg_2 : 0 0 : 3482 3482 : Used 1 time 0
 Sort Area is mxm_execute_ursa_sa_store__GB1 mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg_0 : 0 0 : 3457 3457 : Used 1 time 0
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc__GC0 shl_ln22_mid2_reg_5150_reg_2 : 0 0 : 1658 1658 : Used 1 time 0
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc__GC0 mul_ln144_1_reg_5145_reg_4 : 0 0 : 1628 1628 : Used 1 time 0
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc__GC0 bound_reg_5121_reg_0 : 0 0 : 1291 1291 : Used 1 time 0
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 mul_ln15_1_reg_17858_reg_8 : 0 0 : 199 199 : Used 1 time 0
 Sort Area is mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 mul_ln15_reg_17853_reg_6 : 0 0 : 199 199 : Used 1 time 0
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_0 0 1186 1186: Used 1 time : Rejected (256 > 220) uniquify 0 
 DSP resource Status: mul_17s_32s_32_2_1_U4/tmp_product_2 0 4635 2549: Used 1 time : Rejected (257 > 220) uniquify 0 
 DSP resource Status: mul_17s_32s_32_2_1_U4/tmp_product_2 1 4635 2086: Used 1 time : Rejected (258 > 220) uniquify 0 
 DSP resource Status: mul_17s_32s_32_2_1_U5/tmp_product_5 0 4635 2549: Used 1 time : Rejected (259 > 220) uniquify 0 
 DSP resource Status: mul_17s_32s_32_2_1_U5/tmp_product_5 1 4635 2086: Used 1 time : Rejected (260 > 220) uniquify 0 
 DSP resource Status: mul_ln15_1_reg_17858_reg_8 0 199 199: Used 1 time : Rejected (266 > 220) uniquify 0 
 DSP resource Status: mul_ln15_reg_17853_reg_6 0 199 199: Used 1 time : Rejected (267 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_0 0 1303 1303: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_2 0 1195 1195: Used 1 time : Rejected (254 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_4 0 1195 1195: Used 1 time : Rejected (255 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5 0 1213 1213: Used 1 time : Accepted (197 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7 0 1213 1213: Used 1 time : Accepted (198 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8 0 1213 1213: Used 1 time : Accepted (199 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9 0 1213 1213: Used 1 time : Accepted (200 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a 0 1213 1213: Used 1 time : Accepted (201 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b 0 1213 1213: Used 1 time : Accepted (202 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c 0 1213 1213: Used 1 time : Accepted (209 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d 0 1213 1213: Used 1 time : Accepted (210 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e 0 1213 1213: Used 1 time : Accepted (211 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f 0 1213 1213: Used 1 time : Accepted (212 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_10 0 1213 1213: Used 1 time : Accepted (213 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_11 0 1213 1213: Used 1 time : Accepted (214 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_12 0 1213 1213: Used 1 time : Accepted (208 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_13 0 1314 1314: Used 1 time : Accepted (75 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_15 0 1323 1323: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_17 0 1323 1323: Used 1 time : Accepted (74 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_18 0 1323 1323: Used 1 time : Accepted (59 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_19 0 1323 1323: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1a 0 1323 1323: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1b 0 1323 1323: Used 1 time : Accepted (14 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1c 0 1323 1323: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1d 0 1323 1323: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1e 0 1323 1323: Used 1 time : Accepted (18 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_1f 0 1323 1323: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_20 0 1323 1323: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_21 0 1323 1323: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_22 0 1323 1323: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_23 0 1323 1323: Used 1 time : Accepted (24 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_24 0 1323 1323: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_25 0 1204 1204: Used 1 time : Rejected (252 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_27 0 1323 1323: Used 1 time : Accepted (1 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_28 0 1323 1323: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_29 0 1323 1323: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2a 0 1323 1323: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2b 0 1323 1323: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2c 0 1323 1323: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2d 0 1323 1323: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2e 0 1323 1323: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_2f 0 1323 1323: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_30 0 1323 1323: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_31 0 1323 1323: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_32 0 1323 1323: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_33 0 1323 1323: Used 1 time : Accepted (21 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_34 0 1323 1323: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_35 0 1323 1323: Used 1 time : Accepted (27 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_36 0 1204 1204: Used 1 time : Rejected (253 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_37 0 1213 1213: Used 1 time : Rejected (222 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_38 0 1213 1213: Used 1 time : Rejected (223 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U72/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_39 0 1213 1213: Used 1 time : Rejected (224 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U73/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_3a 0 1213 1213: Used 1 time : Rejected (225 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3b 0 1323 1323: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3c 0 1323 1323: Used 1 time : Accepted (29 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3d 0 1323 1323: Used 1 time : Accepted (30 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3e 0 1323 1323: Used 1 time : Accepted (31 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_3f 0 1323 1323: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_40 0 1323 1323: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_41 0 1323 1323: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_42 0 1323 1323: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_43 0 1323 1323: Used 1 time : Accepted (36 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_44 0 1323 1323: Used 1 time : Accepted (37 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_45 0 1323 1323: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_46 0 1213 1213: Used 1 time : Accepted (203 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_47 0 1213 1213: Used 1 time : Accepted (176 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U74/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_48 0 1213 1213: Used 1 time : Rejected (226 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U75/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_49 0 1213 1213: Used 1 time : Rejected (227 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U76/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_4a 0 1213 1213: Used 1 time : Rejected (228 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U77/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_4b 0 1213 1213: Used 1 time : Rejected (229 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U78/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_4c 0 1213 1213: Used 1 time : Rejected (230 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_4d 0 1323 1323: Used 1 time : Accepted (39 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_4e 0 1323 1323: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_4f 0 1323 1323: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_50 0 1323 1323: Used 1 time : Accepted (42 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_51 0 1323 1323: Used 1 time : Accepted (43 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_52 0 1323 1323: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_53 0 1323 1323: Used 1 time : Accepted (45 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_54 0 1323 1323: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_55 0 1323 1323: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_56 0 1213 1213: Used 1 time : Accepted (204 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_57 0 1213 1213: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U79/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_58 0 1213 1213: Used 1 time : Rejected (231 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U80/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_59 0 1213 1213: Used 1 time : Rejected (232 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U81/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5a 0 1213 1213: Used 1 time : Rejected (233 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5b 0 1213 1213: Used 1 time : Rejected (234 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U83/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5c 0 1213 1213: Used 1 time : Rejected (235 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U84/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_5d 0 1213 1213: Used 1 time : Rejected (236 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_5e 0 1323 1323: Used 1 time : Accepted (48 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_5f 0 1323 1323: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_60 0 1323 1323: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_61 0 1323 1323: Used 1 time : Accepted (51 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_62 0 1323 1323: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_63 0 1323 1323: Used 1 time : Accepted (53 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_64 0 1323 1323: Used 1 time : Accepted (54 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_65 0 1323 1323: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_66 0 1213 1213: Used 1 time : Accepted (205 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_67 0 1213 1213: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_68 0 1213 1213: Used 1 time : Rejected (237 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_69 0 1213 1213: Used 1 time : Rejected (238 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U87/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6a 0 1213 1213: Used 1 time : Rejected (239 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6b 0 1213 1213: Used 1 time : Rejected (240 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6c 0 1213 1213: Used 1 time : Rejected (241 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U90/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6d 0 1213 1213: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U91/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6e 0 1213 1213: Used 1 time : Rejected (243 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U92/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_6f 0 1213 1213: Used 1 time : Rejected (244 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_70 0 1323 1323: Used 1 time : Accepted (56 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_71 0 1323 1323: Used 1 time : Accepted (57 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_72 0 1323 1323: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_73 0 1323 1323: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_74 0 1323 1323: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_75 0 1323 1323: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_76 0 1213 1213: Used 1 time : Accepted (206 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_77 0 1213 1213: Used 1 time : Accepted (188 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U93/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_78 0 1213 1213: Used 1 time : Rejected (245 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U94/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_79 0 1213 1213: Used 1 time : Rejected (246 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U95/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7a 0 1213 1213: Used 1 time : Rejected (247 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U96/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7b 0 1213 1213: Used 1 time : Rejected (248 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7c 0 1213 1213: Used 1 time : Rejected (249 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U98/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7d 0 1213 1213: Used 1 time : Rejected (250 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U99/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7e 0 1213 1213: Used 1 time : Rejected (251 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_7f 0 1213 1213: Used 1 time : Accepted (77 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_80 0 1213 1213: Used 1 time : Accepted (78 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_81 0 1323 1323: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_82 0 1323 1323: Used 1 time : Accepted (64 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_83 0 1323 1323: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_84 0 1323 1323: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_85 0 1323 1323: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_86 0 1213 1213: Used 1 time : Accepted (207 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_87 0 1213 1213: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_88 0 1213 1213: Used 1 time : Accepted (79 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_89 0 1213 1213: Used 1 time : Accepted (80 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8a 0 1213 1213: Used 1 time : Accepted (81 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8b 0 1213 1213: Used 1 time : Accepted (82 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8c 0 1213 1213: Used 1 time : Accepted (83 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8d 0 1213 1213: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8e 0 1213 1213: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_8f 0 1213 1213: Used 1 time : Accepted (86 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_90 0 1213 1213: Used 1 time : Accepted (87 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_91 0 1213 1213: Used 1 time : Accepted (88 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_92 0 1213 1213: Used 1 time : Accepted (89 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_93 0 1323 1323: Used 1 time : Accepted (68 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_94 0 1323 1323: Used 1 time : Accepted (69 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_95 0 1323 1323: Used 1 time : Accepted (70 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_96 0 1213 1213: Used 1 time : Accepted (215 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_97 0 1213 1213: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_98 0 1213 1213: Used 1 time : Accepted (90 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_99 0 1213 1213: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9a 0 1213 1213: Used 1 time : Accepted (92 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9b 0 1213 1213: Used 1 time : Accepted (93 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9c 0 1213 1213: Used 1 time : Accepted (94 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9d 0 1213 1213: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9e 0 1213 1213: Used 1 time : Accepted (96 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_9f 0 1213 1213: Used 1 time : Accepted (97 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a0 0 1213 1213: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a1 0 1213 1213: Used 1 time : Accepted (99 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a2 0 1213 1213: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a3 0 1213 1213: Used 1 time : Accepted (101 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_a4 0 1323 1323: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg_a5 0 1323 1323: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a6 0 1213 1213: Used 1 time : Accepted (216 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a7 0 1213 1213: Used 1 time : Accepted (191 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a8 0 1213 1213: Used 1 time : Accepted (102 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_a9 0 1213 1213: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_aa 0 1213 1213: Used 1 time : Accepted (104 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ab 0 1213 1213: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ac 0 1213 1213: Used 1 time : Accepted (106 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ad 0 1213 1213: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ae 0 1213 1213: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_af 0 1213 1213: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b0 0 1213 1213: Used 1 time : Accepted (110 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b1 0 1213 1213: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b2 0 1213 1213: Used 1 time : Accepted (112 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b3 0 1213 1213: Used 1 time : Accepted (113 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b4 0 1213 1213: Used 1 time : Accepted (114 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b5 0 1213 1213: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b6 0 1213 1213: Used 1 time : Accepted (217 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b7 0 1213 1213: Used 1 time : Accepted (192 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b8 0 1213 1213: Used 1 time : Accepted (116 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_b9 0 1213 1213: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ba 0 1213 1213: Used 1 time : Accepted (118 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_bb 0 1213 1213: Used 1 time : Accepted (119 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_bc 0 1213 1213: Used 1 time : Accepted (120 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_bd 0 1213 1213: Used 1 time : Accepted (121 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_be 0 1213 1213: Used 1 time : Accepted (122 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_bf 0 1213 1213: Used 1 time : Accepted (123 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c0 0 1213 1213: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c1 0 1213 1213: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c2 0 1213 1213: Used 1 time : Accepted (126 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c3 0 1213 1213: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c4 0 1213 1213: Used 1 time : Accepted (128 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c5 0 1213 1213: Used 1 time : Accepted (129 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c6 0 1213 1213: Used 1 time : Accepted (218 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c7 0 1213 1213: Used 1 time : Accepted (193 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c8 0 1213 1213: Used 1 time : Accepted (130 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_c9 0 1213 1213: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ca 0 1213 1213: Used 1 time : Accepted (132 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_cb 0 1213 1213: Used 1 time : Accepted (133 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_cc 0 1213 1213: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_cd 0 1213 1213: Used 1 time : Accepted (135 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ce 0 1213 1213: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_cf 0 1213 1213: Used 1 time : Accepted (137 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d0 0 1213 1213: Used 1 time : Accepted (138 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d1 0 1213 1213: Used 1 time : Accepted (139 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d2 0 1213 1213: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d3 0 1213 1213: Used 1 time : Accepted (141 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d4 0 1213 1213: Used 1 time : Accepted (142 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d5 0 1213 1213: Used 1 time : Accepted (219 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d6 0 1213 1213: Used 1 time : Accepted (194 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d7 0 1213 1213: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d8 0 1213 1213: Used 1 time : Accepted (144 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_d9 0 1213 1213: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_da 0 1213 1213: Used 1 time : Accepted (146 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_db 0 1213 1213: Used 1 time : Accepted (147 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_dc 0 1213 1213: Used 1 time : Accepted (148 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_dd 0 1213 1213: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_de 0 1213 1213: Used 1 time : Accepted (150 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_df 0 1213 1213: Used 1 time : Accepted (151 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e0 0 1213 1213: Used 1 time : Accepted (152 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e1 0 1213 1213: Used 1 time : Accepted (153 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e2 0 1213 1213: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e3 0 1213 1213: Used 1 time : Accepted (155 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e4 0 1213 1213: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e5 0 1213 1213: Used 1 time : Accepted (220 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e6 0 1213 1213: Used 1 time : Accepted (195 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e7 0 1213 1213: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e8 0 1213 1213: Used 1 time : Accepted (158 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_e9 0 1213 1213: Used 1 time : Accepted (159 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ea 0 1213 1213: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_eb 0 1213 1213: Used 1 time : Accepted (161 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ec 0 1213 1213: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ed 0 1213 1213: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ee 0 1213 1213: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ef 0 1213 1213: Used 1 time : Accepted (165 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f0 0 1213 1213: Used 1 time : Accepted (166 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f1 0 1213 1213: Used 1 time : Accepted (167 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f2 0 1213 1213: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f3 0 1213 1213: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f4 0 1213 1213: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f5 0 1213 1213: Used 1 time : Rejected (221 > 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f6 0 1213 1213: Used 1 time : Accepted (196 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f7 0 1213 1213: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f8 0 1213 1213: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_f9 0 1213 1213: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fa 0 1213 1213: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fb 0 1213 1213: Used 1 time : Accepted (175 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fc 0 1213 1213: Used 1 time : Accepted (179 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fd 0 1213 1213: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_fe 0 1213 1213: Used 1 time : Accepted (181 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_ff 0 1213 1213: Used 1 time : Accepted (182 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_100 0 1213 1213: Used 1 time : Accepted (183 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_101 0 1213 1213: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_102 0 1213 1213: Used 1 time : Accepted (185 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_103 0 1213 1213: Used 1 time : Accepted (186 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg_104 0 1213 1213: Used 1 time : Accepted (187 < 220) uniquify 0 
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A2*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U239/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U240/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U241/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U242/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U243/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U244/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U251/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U252/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U253/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U254/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U255/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U256/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U250/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B2)')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U8/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U10/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U11/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U12/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U13/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U14/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U15/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U16/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U17/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U18/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U19/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U20/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U21/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U22/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U24/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U26/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U27/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U28/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U29/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U30/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U31/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U32/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U33/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U34/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U35/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U245/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U204/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U36/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U37/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U38/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U40/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U41/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U42/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U43/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U44/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U246/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U205/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U45/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U46/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U47/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U48/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U49/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U50/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U51/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U52/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U247/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U206/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U53/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U57/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U58/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U59/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U248/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U224/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U100/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U101/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U60/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U61/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U62/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U63/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U64/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U225/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U102/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U104/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U105/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U107/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U108/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U109/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U110/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U111/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U112/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U65/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U66/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U67/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U257/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U226/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U113/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U114/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U115/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U116/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U117/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U118/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U120/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U121/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U122/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U123/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U124/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U68/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U258/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U227/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U125/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U126/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U127/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U128/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U129/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U130/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U131/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U132/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U133/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U136/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U137/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U138/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U259/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U228/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U139/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U140/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U141/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U142/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U143/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U144/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U145/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U146/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U147/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U148/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U150/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U152/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U260/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U229/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U153/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U154/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U155/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U156/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U157/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U158/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U160/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U161/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U162/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U163/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U164/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U165/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U166/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U261/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U230/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U168/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U169/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U170/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U171/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U172/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U173/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U174/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U175/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U176/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U177/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U178/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U179/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U180/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U181/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U182/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U184/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U185/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U186/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U187/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U189/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U190/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U191/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U192/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U193/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U194/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U195/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U196/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U197/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U198/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U207/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U208/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U209/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U210/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U211/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U212/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U213/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U214/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg.
 DSP resource Status: mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg_2 0 3482 3482: Used 1 time : Rejected (261 > 220) uniquify 0 
 DSP resource Status: mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/p_reg_reg_0 0 3457 3457: Used 1 time : Rejected (262 > 220) uniquify 0 
 DSP resource Status: bound_reg_5121_reg_0 0 1291 1291: Used 1 time : Rejected (265 > 220) uniquify 0 
 DSP resource Status: shl_ln22_mid2_reg_5150_reg_2 0 1658 1658: Used 1 time : Rejected (263 > 220) uniquify 0 
 DSP resource Status: mul_ln144_1_reg_5145_reg_4 0 1628 1628: Used 1 time : Rejected (264 > 220) uniquify 0 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|aw_m_axi_U  | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 127 x 34(READ_FIRST)   | W |   | 127 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bi_m_axi_U  | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 127 x 34(READ_FIRST)   | W |   | 127 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ca_m_axi_U  | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2                    | (C'+(A''*(B:0x34)')')' | 25     | 18     | 32     | -      | 32     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2                    | (C'+(A2*(B:0x2c)')')'  | 25     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1                      | (C+(A2*B2)')'          | 18     | 9      | 20     | -      | 20     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 | A*B                    | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 | (PCIN>>17)+A*B         | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 | A*B                    | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 | (PCIN>>17)+A*B         | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 | (A*(B:0xd))'           | 20     | 5      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB0 | (A*(B:0xb))'           | 20     | 5      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A2*B'')')'         | 20     | 9      | 20     | -      | 20     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A2*B'')')'         | 18     | 9      | 20     | -      | 20     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A2*B'')')'         | 18     | 9      | 20     | -      | 20     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B2)')'         | 20     | 9      | 20     | -      | 20     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B2)')'         | 18     | 9      | 20     | -      | 20     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B2)')'         | 18     | 9      | 20     | -      | 20     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 20     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3__GB1 | (C+(A''*B'')')'        | 18     | 9      | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc__GC0                           | (A*B)'                 | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc__GC0                           | (A2*B2)'               | 17     | 13     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc__GC0                           | (A2*B2)'               | 17     | 13     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+---------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 1786 ; free virtual = 7910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:24 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 1839 ; free virtual = 7977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|aw_m_axi_U  | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 127 x 34(READ_FIRST)   | W |   | 127 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bi_m_axi_U  | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 127 x 34(READ_FIRST)   | W |   | 127 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ca_m_axi_U  | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_5/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:43 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 885 ; free virtual = 7043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 747 ; free virtual = 7004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 747 ; free virtual = 7004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:43 ; elapsed = 00:02:56 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 765 ; free virtual = 7025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:43 ; elapsed = 00:02:56 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 766 ; free virtual = 7026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:44 ; elapsed = 00:02:57 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 797 ; free virtual = 7054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:02:57 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 798 ; free virtual = 7055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[6]  | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[6]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[6]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[6]  | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[6]  | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[5]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[6]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[6]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[6]  | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[2]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[6]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[6]  | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B')')'  | 8      | 18     | 48     | -      | 20     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A'*B'')')'  | 8      | 18     | 48     | -      | 20     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|mxm_execute_ursa | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  2325|
|2     |DSP48E1  |   220|
|5     |LUT1     |   464|
|6     |LUT2     |  3745|
|7     |LUT3     |  6386|
|8     |LUT4     |  3453|
|9     |LUT5     |  2153|
|10    |LUT6     |  6826|
|11    |RAMB18E1 |     3|
|13    |SRL16E   |   277|
|14    |FDRE     | 20529|
|15    |FDSE     |    49|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:02:57 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 798 ; free virtual = 7055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 154 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:41 . Memory (MB): peak = 3321.613 ; gain = 784.785 ; free physical = 7349 ; free virtual = 13607
Synthesis Optimization Complete : Time (s): cpu = 00:02:46 ; elapsed = 00:02:59 . Memory (MB): peak = 3321.613 ; gain = 1634.527 ; free physical = 7367 ; free virtual = 13605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3321.613 ; gain = 0.000 ; free physical = 7377 ; free virtual = 13615
INFO: [Netlist 29-17] Analyzing 2548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3345.625 ; gain = 0.000 ; free physical = 7383 ; free virtual = 13623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: de2c9684
INFO: [Common 17-83] Releasing license: Synthesis
477 Infos, 244 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:55 ; elapsed = 00:03:07 . Memory (MB): peak = 3345.660 ; gain = 2007.012 ; free physical = 7377 ; free virtual = 13617
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9215.620; main = 2502.341; forked = 6817.610
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 14234.016; main = 3345.629; forked = 10936.410
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3369.637 ; gain = 0.000 ; free physical = 7364 ; free virtual = 13612
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_mxm_execute_ursa_0_6_synth_1/bd_8x8_bram_mxm_execute_ursa_0_6.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_8x8_bram_mxm_execute_ursa_0_6, cache-ID = 7d4a274009e84ff9
INFO: [Coretcl 2-1174] Renamed 608 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3369.637 ; gain = 0.000 ; free physical = 7237 ; free virtual = 13551
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_mxm_execute_ursa_0_6_synth_1/bd_8x8_bram_mxm_execute_ursa_0_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_8x8_bram_mxm_execute_ursa_0_6_utilization_synth.rpt -pb bd_8x8_bram_mxm_execute_ursa_0_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 21:31:27 2025...
