cocci_test_suite() {
	const struct nvkm_sw_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 93 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 87 */;
	struct nv50_sw_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 86 */;
	struct nvkm_sw_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 84 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 83 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 66 */;
	struct nvkm_engine *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 65 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 62 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 61 */;
	typeof(*chan) cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 42 */;
	struct nvkm_notify *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 39 */;
	struct nvkm_sw **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 145 */;
	const struct nvkm_sw_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 135 */;
	struct nvif_notify_head_rep_v0 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 122 */;
	struct nvif_notify_head_req_v0 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 118 */;
	struct nvkm_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 103 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 101 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 101 */;
	struct nvkm_sw *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 100 */;
	struct nvkm_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c 100 */;
}
