./sim_define.v

+incdir+../../design/verilog/building_blocks/
../../design/verilog/building_blocks/adder.sv
../../design/verilog/building_blocks/extend.sv
../../design/verilog/building_blocks/flopenr.sv
../../design/verilog/building_blocks/flopr.sv
../../design/verilog/building_blocks/mux2.sv
../../design/verilog/building_blocks/mux3.sv

+incdir+../../design/verilog/
../../design/verilog/regfile.sv
../../design/verilog/alu.sv
../../design/verilog/datapath.sv

../../design/verilog/Branch_Logic.sv
../../design/verilog/aludec.sv
../../design/verilog/maindec.sv
../../design/verilog/controller.sv
../../design/verilog/riscvsingle.sv
../../design/verilog/top.sv

+incdir+../../model/verilog/
../../model/verilog/dmem.sv
../../model/verilog/imem.sv

+incdir+../../bench/verilog/
../../bench/verilog/testbench.sv
