
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003605                       # Number of seconds simulated
sim_ticks                                  3604618890                       # Number of ticks simulated
final_tick                               530597057502                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58325                       # Simulator instruction rate (inst/s)
host_op_rate                                    73761                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 104167                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894832                       # Number of bytes of host memory used
host_seconds                                 34604.26                       # Real time elapsed on the host
sim_insts                                  2018279669                       # Number of instructions simulated
sim_ops                                    2552441243                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       211840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        40832                       # Number of bytes read from this memory
system.physmem.bytes_read::total               263296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       106880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            106880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1655                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          319                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2057                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             835                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  835                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1455910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58769042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1491420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11327689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                73044060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1455910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1491420                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2947330                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29650846                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29650846                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29650846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1455910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58769042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1491420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11327689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              102694907                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8644171                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3144111                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549930                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214172                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1296683                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238178                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334236                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9332                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17323154                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3144111                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572414                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3657022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127213                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        596889                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620635                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99454                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8453718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.526814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4796696     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228746      2.71%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259134      3.07%     62.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          476512      5.64%     68.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214738      2.54%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          327989      3.88%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179651      2.13%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154397      1.83%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815855     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8453718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363726                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004027                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473958                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       548333                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490403                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34988                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906035                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535881                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2092                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20626302                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4952                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906035                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663445                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         137048                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       152405                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331510                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263270                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19816510                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3952                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141521                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1203                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27750567                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92297102                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92297102                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10689892                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4218                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2563                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           674745                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13412                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       327521                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18616500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4220                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14982977                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29660                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6291944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18839727                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          849                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8453718                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.920664                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2966769     35.09%     35.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1780617     21.06%     56.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234224     14.60%     70.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       848309     10.03%     80.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       702910      8.31%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382593      4.53%     93.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377833      4.47%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86322      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74141      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8453718                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108381     76.72%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15459     10.94%     87.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17434     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12493758     83.39%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212371      1.42%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492206      9.96%     94.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       782992      5.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14982977                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733304                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141275                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009429                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38590604                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24912821                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14550232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15124252                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29320                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       722887                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239692                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906035                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54870                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9078                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18620725                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848229                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944908                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2538                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6641                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          163                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249750                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14700841                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393488                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282133                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146358                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082783                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752870                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700665                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14561823                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14550232                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9526233                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26714873                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.683242                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356589                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6339073                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216932                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7547683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2986568     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052851     27.20%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841055     11.14%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420131      5.57%     83.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429354      5.69%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       168836      2.24%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       185636      2.46%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95093      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368159      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7547683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25800117                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38148423                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 190453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864417                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864417                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156849                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156849                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66085566                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116054                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078423                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8644171                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3281800                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2674113                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217271                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1338373                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1273823                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          349892                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9526                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3376841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17924577                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3281800                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1623715                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3755955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1173108                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        459447                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1657202                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8544994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.599382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.377446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4789039     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          262125      3.07%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          273231      3.20%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          429461      5.03%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          204275      2.39%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          289219      3.38%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          193268      2.26%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          143078      1.67%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1961298     22.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8544994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.379655                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.073603                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3556415                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       413312                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3593683                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29936                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        951642                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       556637                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1081                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21418982                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4121                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        951642                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3735781                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102309                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        80169                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3442066                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       233021                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20646110                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134237                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69213                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28897443                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96257475                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96257475                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17612439                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11284889                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1810                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           615073                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1925997                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       992376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10593                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       370784                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19350542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15353370                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27304                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6684876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20650182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8544994                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.796768                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.928478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2929395     34.28%     34.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1851513     21.67%     55.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1238389     14.49%     70.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       820524      9.60%     80.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       744010      8.71%     88.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       422061      4.94%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376152      4.40%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83350      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79600      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8544994                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         116186     77.89%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17017     11.41%     89.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15967     10.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12816620     83.48%     83.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204166      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1732      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1522964      9.92%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       807888      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15353370                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.776153                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             149170                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009716                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39428207                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26039105                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14916039                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15502540                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21313                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       773303                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       262782                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        951642                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59870                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12777                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19354114                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1925997                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       992376                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1806                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10584                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123552                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       253408                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15077072                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1421495                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       276297                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2201830                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2143120                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            780335                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744189                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14927505                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14916039                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9792436                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27847017                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725560                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351651                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10263221                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12636351                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6717724                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219240                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7593352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.664133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2876049     37.88%     37.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2164757     28.51%     66.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       858905     11.31%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       430597      5.67%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399547      5.26%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       182260      2.40%     91.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       198050      2.61%     93.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       101291      1.33%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       381896      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7593352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10263221                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12636351                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1882285                       # Number of memory references committed
system.switch_cpus1.commit.loads              1152691                       # Number of loads committed
system.switch_cpus1.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1824595                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11383475                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       260531                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       381896                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26565349                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39660862                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  99177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10263221                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12636351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10263221                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842247                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842247                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187300                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187300                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67691844                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20684554                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19712065                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3520                       # number of misc regfile writes
system.l20.replacements                          1696                       # number of replacements
system.l20.tagsinuse                     16382.329866                       # Cycle average of tags in use
system.l20.total_refs                          773397                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18080                       # Sample count of references to valid blocks.
system.l20.avg_refs                         42.776383                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1054.272155                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.566965                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   847.061492                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14442.429255                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.064348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002354                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.051701                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881496                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999898                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         5860                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5864                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2269                       # number of Writeback hits
system.l20.Writeback_hits::total                 2269                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           64                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   64                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         5924                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5928                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         5924                       # number of overall hits
system.l20.overall_hits::total                   5928                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1655                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1696                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1655                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1696                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1655                       # number of overall misses
system.l20.overall_misses::total                 1696                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6385855                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    151436399                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      157822254                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6385855                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    151436399                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       157822254                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6385855                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    151436399                       # number of overall miss cycles
system.l20.overall_miss_latency::total      157822254                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7515                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7560                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2269                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2269                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           64                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7579                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7624                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7579                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7624                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.220226                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.224339                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218367                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.222455                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218367                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.222455                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 155752.560976                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91502.355891                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93055.574292                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 155752.560976                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91502.355891                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93055.574292                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 155752.560976                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91502.355891                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93055.574292                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 549                       # number of writebacks
system.l20.writebacks::total                      549                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1655                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1696                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1655                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1696                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1655                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1696                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6082880                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    139125148                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    145208028                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6082880                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    139125148                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    145208028                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6082880                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    139125148                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    145208028                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.220226                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.224339                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218367                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.222455                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218367                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.222455                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148362.926829                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84063.533535                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85617.941038                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 148362.926829                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84063.533535                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85617.941038                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 148362.926829                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84063.533535                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85617.941038                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           362                       # number of replacements
system.l21.tagsinuse                     16382.053250                       # Cycle average of tags in use
system.l21.total_refs                          428484                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16742                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.593358                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1079.464619                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    39.086533                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   148.207182                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             1.115019                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         15114.179897                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.065885                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002386                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009046                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000068                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.922496                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999881                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4142                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4144                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1201                       # number of Writeback hits
system.l21.Writeback_hits::total                 1201                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4198                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4200                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4198                       # number of overall hits
system.l21.overall_hits::total                   4200                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          320                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  362                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          320                       # number of demand (read+write) misses
system.l21.demand_misses::total                   362                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          320                       # number of overall misses
system.l21.overall_misses::total                  362                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7594071                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     29547212                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       37141283                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7594071                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     29547212                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        37141283                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7594071                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     29547212                       # number of overall miss cycles
system.l21.overall_miss_latency::total       37141283                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4462                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4506                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1201                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1201                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4518                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4562                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4518                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4562                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.071717                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.080337                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.070828                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079351                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.070828                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079351                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 180811.214286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 92335.037500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 102600.229282                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 180811.214286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 92335.037500                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 102600.229282                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 180811.214286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 92335.037500                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 102600.229282                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 286                       # number of writebacks
system.l21.writebacks::total                      286                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          319                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             361                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          319                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              361                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          319                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             361                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7271005                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     26939466                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     34210471                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7271005                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     26939466                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     34210471                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7271005                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     26939466                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     34210471                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.071493                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.080115                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.070606                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079132                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.070606                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079132                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173119.166667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84449.736677                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 94765.847645                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 173119.166667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 84449.736677                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 94765.847645                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 173119.166667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 84449.736677                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 94765.847645                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.541282                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629299                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937387.425532                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.541282                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068175                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824585                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620572                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620572                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620572                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620572                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620572                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620572                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     11142834                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11142834                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     11142834                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11142834                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     11142834                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11142834                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620635                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 176870.380952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 176870.380952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 176870.380952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 176870.380952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 176870.380952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 176870.380952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6675852                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6675852                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6675852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6675852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6675852                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6675852                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148352.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 148352.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 148352.266667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 148352.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 148352.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 148352.266667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581383                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21005.919974                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.484685                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.515315                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888612                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111388                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086538                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086538                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701537                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2479                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2479                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788075                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788075                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788075                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788075                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14739                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14739                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          242                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14981                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14981                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14981                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14981                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    575900739                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    575900739                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9980900                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9980900                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    585881639                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    585881639                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    585881639                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    585881639                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803056                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803056                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803056                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803056                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013384                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013384                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008309                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008309                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008309                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008309                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 39073.257277                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39073.257277                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41243.388430                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41243.388430                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 39108.313130                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39108.313130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 39108.313130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39108.313130                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2269                       # number of writebacks
system.cpu0.dcache.writebacks::total             2269                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7224                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7224                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          178                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7402                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7402                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7402                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7402                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7515                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           64                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    204588887                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    204588887                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1775893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1775893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    206364780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    206364780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    206364780                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    206364780                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006824                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006824                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27224.070126                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27224.070126                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27748.328125                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27748.328125                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27228.497163                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27228.497163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27228.497163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27228.497163                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.004154                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999682400                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1975656.916996                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.004154                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065712                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.806096                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1657142                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1657142                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1657142                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1657142                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1657142                       # number of overall hits
system.cpu1.icache.overall_hits::total        1657142                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10758201                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10758201                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10758201                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10758201                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10758201                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10758201                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1657202                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1657202                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1657202                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1657202                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1657202                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1657202                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 179303.350000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 179303.350000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 179303.350000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 179303.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 179303.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 179303.350000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7768979                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7768979                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7768979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7768979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7768979                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7768979                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176567.704545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176567.704545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176567.704545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176567.704545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176567.704545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176567.704545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4518                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153088595                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4774                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32067.154378                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.987561                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.012439                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.874951                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.125049                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1113809                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1113809                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       725864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        725864                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1761                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1761                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1760                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1760                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1839673                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1839673                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1839673                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1839673                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11118                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11118                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11297                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11297                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11297                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11297                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    364454775                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    364454775                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5740944                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5740944                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    370195719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    370195719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    370195719                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    370195719                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1124927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1124927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726043                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726043                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1850970                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1850970                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1850970                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1850970                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009883                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009883                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006103                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006103                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32780.605774                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32780.605774                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32072.312849                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32072.312849                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32769.382934                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32769.382934                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32769.382934                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32769.382934                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1201                       # number of writebacks
system.cpu1.dcache.writebacks::total             1201                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6656                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6656                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6779                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6779                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4462                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4462                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4518                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4518                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     63058965                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     63058965                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1245192                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1245192                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     64304157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     64304157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     64304157                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     64304157                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002441                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002441                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002441                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002441                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14132.443971                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14132.443971                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22235.571429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22235.571429                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14232.881142                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14232.881142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14232.881142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14232.881142                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
