INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Opcode' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs1' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'imm_data' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operation' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aluB' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operation' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Result' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ZERO' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Read_Data' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemtoRegOut' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/Top.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task_3/project_2.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
