|tb_anemo
clock => pwm:pwm1.clock
clock => anemometre:anemo.clk_50M
tb_reset => pwm:pwm1.reset_n
freq_out[0] << anemometre:anemo.data_anemometre[0]
freq_out[1] << anemometre:anemo.data_anemometre[1]
freq_out[2] << anemometre:anemo.data_anemometre[2]
freq_out[3] << anemometre:anemo.data_anemometre[3]
freq_out[4] << anemometre:anemo.data_anemometre[4]
freq_out[5] << anemometre:anemo.data_anemometre[5]
freq_out[6] << anemometre:anemo.data_anemometre[6]
freq_out[7] << anemometre:anemo.data_anemometre[7]


|tb_anemo|pwm:pwm1
clock => divider:clock_div.clock
clock => pwm_out~reg0.CLK
clock => reset_counter.CLK
reset_n => divider:clock_div.rst
reset_n => pwm_out~reg0.ACLR
reset_n => reset_counter.PRESET
freq[0] => LessThan1.IN16
freq[0] => Equal0.IN15
freq[1] => LessThan1.IN15
freq[1] => Equal0.IN14
freq[2] => LessThan1.IN14
freq[2] => Equal0.IN13
freq[3] => LessThan1.IN13
freq[3] => Equal0.IN12
freq[4] => LessThan1.IN12
freq[4] => Equal0.IN11
freq[5] => LessThan1.IN11
freq[5] => Equal0.IN10
freq[6] => LessThan1.IN10
freq[6] => Equal0.IN9
freq[7] => LessThan1.IN9
freq[7] => Equal0.IN8
freq[8] => LessThan1.IN8
freq[8] => Equal0.IN7
freq[9] => LessThan1.IN7
freq[9] => Equal0.IN6
freq[10] => LessThan1.IN6
freq[10] => Equal0.IN5
freq[11] => LessThan1.IN5
freq[11] => Equal0.IN4
freq[12] => LessThan1.IN4
freq[12] => Equal0.IN3
freq[13] => LessThan1.IN3
freq[13] => Equal0.IN2
freq[14] => LessThan1.IN2
freq[14] => Equal0.IN1
freq[15] => LessThan1.IN1
freq[15] => Equal0.IN0
duty[0] => LessThan0.IN16
duty[1] => LessThan0.IN15
duty[2] => LessThan0.IN14
duty[3] => LessThan0.IN13
duty[4] => LessThan0.IN12
duty[5] => LessThan0.IN11
duty[6] => LessThan0.IN10
duty[7] => LessThan0.IN9
duty[8] => LessThan0.IN8
duty[9] => LessThan0.IN7
duty[10] => LessThan0.IN6
duty[11] => LessThan0.IN5
duty[12] => LessThan0.IN4
duty[13] => LessThan0.IN3
duty[14] => LessThan0.IN2
duty[15] => LessThan0.IN1
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
prescaler[0] => divider:clock_div.prescaler[0]
prescaler[1] => divider:clock_div.prescaler[1]
prescaler[2] => divider:clock_div.prescaler[2]
prescaler[3] => divider:clock_div.prescaler[3]
prescaler[4] => divider:clock_div.prescaler[4]
prescaler[5] => divider:clock_div.prescaler[5]
prescaler[6] => divider:clock_div.prescaler[6]
prescaler[7] => divider:clock_div.prescaler[7]
prescaler[8] => divider:clock_div.prescaler[8]
prescaler[9] => divider:clock_div.prescaler[9]
prescaler[10] => divider:clock_div.prescaler[10]
prescaler[11] => divider:clock_div.prescaler[11]
prescaler[12] => divider:clock_div.prescaler[12]
prescaler[13] => divider:clock_div.prescaler[13]
prescaler[14] => divider:clock_div.prescaler[14]
prescaler[15] => divider:clock_div.prescaler[15]


|tb_anemo|pwm:pwm1|DIVIDER:clock_div
clock => counter:counter1.clk
clock => subCLK~reg0.CLK
clock => subCLK~reg0.ADATA
rst => counter:counter1.rst
rst => subCLK~reg0.ACLR
rst => subCLK.IN1
subCLK <= subCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
prescaler[0] => Equal0.IN31
prescaler[0] => Equal1.IN15
prescaler[0] => counter:counter1.preload[0]
prescaler[1] => Equal0.IN30
prescaler[1] => Equal1.IN14
prescaler[1] => Equal2.IN15
prescaler[1] => counter:counter1.preload[1]
prescaler[2] => Equal0.IN29
prescaler[2] => Equal1.IN13
prescaler[2] => Equal2.IN14
prescaler[2] => counter:counter1.preload[2]
prescaler[3] => Equal0.IN28
prescaler[3] => Equal1.IN12
prescaler[3] => Equal2.IN13
prescaler[3] => counter:counter1.preload[3]
prescaler[4] => Equal0.IN27
prescaler[4] => Equal1.IN11
prescaler[4] => Equal2.IN12
prescaler[4] => counter:counter1.preload[4]
prescaler[5] => Equal0.IN26
prescaler[5] => Equal1.IN10
prescaler[5] => Equal2.IN11
prescaler[5] => counter:counter1.preload[5]
prescaler[6] => Equal0.IN25
prescaler[6] => Equal1.IN9
prescaler[6] => Equal2.IN10
prescaler[6] => counter:counter1.preload[6]
prescaler[7] => Equal0.IN24
prescaler[7] => Equal1.IN8
prescaler[7] => Equal2.IN9
prescaler[7] => counter:counter1.preload[7]
prescaler[8] => Equal0.IN23
prescaler[8] => Equal1.IN7
prescaler[8] => Equal2.IN8
prescaler[8] => counter:counter1.preload[8]
prescaler[9] => Equal0.IN22
prescaler[9] => Equal1.IN6
prescaler[9] => Equal2.IN7
prescaler[9] => counter:counter1.preload[9]
prescaler[10] => Equal0.IN21
prescaler[10] => Equal1.IN5
prescaler[10] => Equal2.IN6
prescaler[10] => counter:counter1.preload[10]
prescaler[11] => Equal0.IN20
prescaler[11] => Equal1.IN4
prescaler[11] => Equal2.IN5
prescaler[11] => counter:counter1.preload[11]
prescaler[12] => Equal0.IN19
prescaler[12] => Equal1.IN3
prescaler[12] => Equal2.IN4
prescaler[12] => counter:counter1.preload[12]
prescaler[13] => Equal0.IN18
prescaler[13] => Equal1.IN2
prescaler[13] => Equal2.IN3
prescaler[13] => counter:counter1.preload[13]
prescaler[14] => Equal0.IN17
prescaler[14] => Equal1.IN1
prescaler[14] => Equal2.IN2
prescaler[14] => counter:counter1.preload[14]
prescaler[15] => Equal0.IN16
prescaler[15] => Equal1.IN0
prescaler[15] => Equal2.IN1
prescaler[15] => counter:counter1.preload[15]


|tb_anemo|pwm:pwm1|DIVIDER:clock_div|COUNTER:counter1
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
clk => count[8]~reg0.CLK
clk => count[9]~reg0.CLK
clk => count[10]~reg0.CLK
clk => count[11]~reg0.CLK
clk => count[12]~reg0.CLK
clk => count[13]~reg0.CLK
clk => count[14]~reg0.CLK
clk => count[15]~reg0.CLK
rst => count[0]~reg0.ALOAD
rst => count[1]~reg0.ALOAD
rst => count[2]~reg0.ALOAD
rst => count[3]~reg0.ALOAD
rst => count[4]~reg0.ALOAD
rst => count[5]~reg0.ALOAD
rst => count[6]~reg0.ALOAD
rst => count[7]~reg0.ALOAD
rst => count[8]~reg0.ALOAD
rst => count[9]~reg0.ALOAD
rst => count[10]~reg0.ALOAD
rst => count[11]~reg0.ALOAD
rst => count[12]~reg0.ALOAD
rst => count[13]~reg0.ALOAD
rst => count[14]~reg0.ALOAD
rst => count[15]~reg0.ALOAD
direction => count[0]~reg0.ADATA
direction => count[1]~reg0.ADATA
direction => count[2]~reg0.ADATA
direction => count[3]~reg0.ADATA
direction => count[4]~reg0.ADATA
direction => count[5]~reg0.ADATA
direction => count[6]~reg0.ADATA
direction => count[7]~reg0.ADATA
direction => count[8]~reg0.ADATA
direction => count[9]~reg0.ADATA
direction => count[10]~reg0.ADATA
direction => count[11]~reg0.ADATA
direction => count[12]~reg0.ADATA
direction => count[13]~reg0.ADATA
direction => count[14]~reg0.ADATA
direction => count[15]~reg0.ADATA
direction => Add0.IN16
direction => Add1.IN16
faling_rising_edge => ~NO_FANOUT~
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
preload[0] => LessThan0.IN32
preload[0] => Equal0.IN31
preload[1] => LessThan0.IN31
preload[1] => Equal0.IN30
preload[2] => LessThan0.IN30
preload[2] => Equal0.IN29
preload[3] => LessThan0.IN29
preload[3] => Equal0.IN28
preload[4] => LessThan0.IN28
preload[4] => Equal0.IN27
preload[5] => LessThan0.IN27
preload[5] => Equal0.IN26
preload[6] => LessThan0.IN26
preload[6] => Equal0.IN25
preload[7] => LessThan0.IN25
preload[7] => Equal0.IN24
preload[8] => LessThan0.IN24
preload[8] => Equal0.IN23
preload[9] => LessThan0.IN23
preload[9] => Equal0.IN22
preload[10] => LessThan0.IN22
preload[10] => Equal0.IN21
preload[11] => LessThan0.IN21
preload[11] => Equal0.IN20
preload[12] => LessThan0.IN20
preload[12] => Equal0.IN19
preload[13] => LessThan0.IN19
preload[13] => Equal0.IN18
preload[14] => LessThan0.IN18
preload[14] => Equal0.IN17
preload[15] => LessThan0.IN17
preload[15] => Equal0.IN16


|tb_anemo|pwm:pwm1|COUNTER:freq_count
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
clk => count[8]~reg0.CLK
clk => count[9]~reg0.CLK
clk => count[10]~reg0.CLK
clk => count[11]~reg0.CLK
clk => count[12]~reg0.CLK
clk => count[13]~reg0.CLK
clk => count[14]~reg0.CLK
clk => count[15]~reg0.CLK
rst => count[0]~reg0.ALOAD
rst => count[1]~reg0.ALOAD
rst => count[2]~reg0.ALOAD
rst => count[3]~reg0.ALOAD
rst => count[4]~reg0.ALOAD
rst => count[5]~reg0.ALOAD
rst => count[6]~reg0.ALOAD
rst => count[7]~reg0.ALOAD
rst => count[8]~reg0.ALOAD
rst => count[9]~reg0.ALOAD
rst => count[10]~reg0.ALOAD
rst => count[11]~reg0.ALOAD
rst => count[12]~reg0.ALOAD
rst => count[13]~reg0.ALOAD
rst => count[14]~reg0.ALOAD
rst => count[15]~reg0.ALOAD
direction => count[0]~reg0.ADATA
direction => count[1]~reg0.ADATA
direction => count[2]~reg0.ADATA
direction => count[3]~reg0.ADATA
direction => count[4]~reg0.ADATA
direction => count[5]~reg0.ADATA
direction => count[6]~reg0.ADATA
direction => count[7]~reg0.ADATA
direction => count[8]~reg0.ADATA
direction => count[9]~reg0.ADATA
direction => count[10]~reg0.ADATA
direction => count[11]~reg0.ADATA
direction => count[12]~reg0.ADATA
direction => count[13]~reg0.ADATA
direction => count[14]~reg0.ADATA
direction => count[15]~reg0.ADATA
direction => Add0.IN16
direction => Add1.IN16
faling_rising_edge => ~NO_FANOUT~
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
preload[0] => LessThan0.IN32
preload[0] => Equal0.IN31
preload[1] => LessThan0.IN31
preload[1] => Equal0.IN30
preload[2] => LessThan0.IN30
preload[2] => Equal0.IN29
preload[3] => LessThan0.IN29
preload[3] => Equal0.IN28
preload[4] => LessThan0.IN28
preload[4] => Equal0.IN27
preload[5] => LessThan0.IN27
preload[5] => Equal0.IN26
preload[6] => LessThan0.IN26
preload[6] => Equal0.IN25
preload[7] => LessThan0.IN25
preload[7] => Equal0.IN24
preload[8] => LessThan0.IN24
preload[8] => Equal0.IN23
preload[9] => LessThan0.IN23
preload[9] => Equal0.IN22
preload[10] => LessThan0.IN22
preload[10] => Equal0.IN21
preload[11] => LessThan0.IN21
preload[11] => Equal0.IN20
preload[12] => LessThan0.IN20
preload[12] => Equal0.IN19
preload[13] => LessThan0.IN19
preload[13] => Equal0.IN18
preload[14] => LessThan0.IN18
preload[14] => Equal0.IN17
preload[15] => LessThan0.IN17
preload[15] => Equal0.IN16


|tb_anemo|ANEMOMETRE:anemo
clk_50M => divider:clock_div.clock
clk_50M => reset_counter.CLK
clk_50M => data_valid~reg0.CLK
clk_50M => data_anemometre[0]~reg0.CLK
clk_50M => data_anemometre[1]~reg0.CLK
clk_50M => data_anemometre[2]~reg0.CLK
clk_50M => data_anemometre[3]~reg0.CLK
clk_50M => data_anemometre[4]~reg0.CLK
clk_50M => data_anemometre[5]~reg0.CLK
clk_50M => data_anemometre[6]~reg0.CLK
clk_50M => data_anemometre[7]~reg0.CLK
clk_50M => present_State~1.DATAIN
in_freq_anemometre => counter:freq_count.clk
reset_n => divider:clock_div.rst
reset_n => reset_counter.PRESET
reset_n => data_valid~reg0.ACLR
reset_n => data_anemometre[0]~reg0.ACLR
reset_n => data_anemometre[1]~reg0.ACLR
reset_n => data_anemometre[2]~reg0.ACLR
reset_n => data_anemometre[3]~reg0.ACLR
reset_n => data_anemometre[4]~reg0.ACLR
reset_n => data_anemometre[5]~reg0.ACLR
reset_n => data_anemometre[6]~reg0.ACLR
reset_n => data_anemometre[7]~reg0.ACLR
reset_n => present_State~3.DATAIN
continu => Combinatory_states.IN1
continu => next_State.OUTPUTSELECT
continu => next_State.OUTPUTSELECT
continu => next_State.OUTPUTSELECT
continu => next_State.state3.DATAB
continu => Combinatory_states.IN0
continu => Combinatory_states.IN0
start_stop => Combinatory_states.IN1
start_stop => Selector3.IN3
start_stop => Combinatory_states.IN1
start_stop => Selector4.IN1
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_anemometre[0] <= data_anemometre[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_anemometre[1] <= data_anemometre[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_anemometre[2] <= data_anemometre[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_anemometre[3] <= data_anemometre[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_anemometre[4] <= data_anemometre[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_anemometre[5] <= data_anemometre[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_anemometre[6] <= data_anemometre[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_anemometre[7] <= data_anemometre[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_anemo|ANEMOMETRE:anemo|DIVIDER:clock_div
clock => counter:counter1.clk
clock => subCLK~reg0.CLK
clock => subCLK~reg0.ADATA
rst => counter:counter1.rst
rst => subCLK~reg0.ACLR
rst => subCLK.IN1
subCLK <= subCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
prescaler[0] => Equal0.IN31
prescaler[0] => Equal1.IN15
prescaler[0] => counter:counter1.preload[0]
prescaler[1] => Equal0.IN30
prescaler[1] => Equal1.IN14
prescaler[1] => Equal2.IN15
prescaler[1] => counter:counter1.preload[1]
prescaler[2] => Equal0.IN29
prescaler[2] => Equal1.IN13
prescaler[2] => Equal2.IN14
prescaler[2] => counter:counter1.preload[2]
prescaler[3] => Equal0.IN28
prescaler[3] => Equal1.IN12
prescaler[3] => Equal2.IN13
prescaler[3] => counter:counter1.preload[3]
prescaler[4] => Equal0.IN27
prescaler[4] => Equal1.IN11
prescaler[4] => Equal2.IN12
prescaler[4] => counter:counter1.preload[4]
prescaler[5] => Equal0.IN26
prescaler[5] => Equal1.IN10
prescaler[5] => Equal2.IN11
prescaler[5] => counter:counter1.preload[5]
prescaler[6] => Equal0.IN25
prescaler[6] => Equal1.IN9
prescaler[6] => Equal2.IN10
prescaler[6] => counter:counter1.preload[6]
prescaler[7] => Equal0.IN24
prescaler[7] => Equal1.IN8
prescaler[7] => Equal2.IN9
prescaler[7] => counter:counter1.preload[7]
prescaler[8] => Equal0.IN23
prescaler[8] => Equal1.IN7
prescaler[8] => Equal2.IN8
prescaler[8] => counter:counter1.preload[8]
prescaler[9] => Equal0.IN22
prescaler[9] => Equal1.IN6
prescaler[9] => Equal2.IN7
prescaler[9] => counter:counter1.preload[9]
prescaler[10] => Equal0.IN21
prescaler[10] => Equal1.IN5
prescaler[10] => Equal2.IN6
prescaler[10] => counter:counter1.preload[10]
prescaler[11] => Equal0.IN20
prescaler[11] => Equal1.IN4
prescaler[11] => Equal2.IN5
prescaler[11] => counter:counter1.preload[11]
prescaler[12] => Equal0.IN19
prescaler[12] => Equal1.IN3
prescaler[12] => Equal2.IN4
prescaler[12] => counter:counter1.preload[12]
prescaler[13] => Equal0.IN18
prescaler[13] => Equal1.IN2
prescaler[13] => Equal2.IN3
prescaler[13] => counter:counter1.preload[13]
prescaler[14] => Equal0.IN17
prescaler[14] => Equal1.IN1
prescaler[14] => Equal2.IN2
prescaler[14] => counter:counter1.preload[14]
prescaler[15] => Equal0.IN16
prescaler[15] => Equal1.IN0
prescaler[15] => Equal2.IN1
prescaler[15] => counter:counter1.preload[15]


|tb_anemo|ANEMOMETRE:anemo|DIVIDER:clock_div|COUNTER:counter1
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
clk => count[8]~reg0.CLK
clk => count[9]~reg0.CLK
clk => count[10]~reg0.CLK
clk => count[11]~reg0.CLK
clk => count[12]~reg0.CLK
clk => count[13]~reg0.CLK
clk => count[14]~reg0.CLK
clk => count[15]~reg0.CLK
rst => count[0]~reg0.ALOAD
rst => count[1]~reg0.ALOAD
rst => count[2]~reg0.ALOAD
rst => count[3]~reg0.ALOAD
rst => count[4]~reg0.ALOAD
rst => count[5]~reg0.ALOAD
rst => count[6]~reg0.ALOAD
rst => count[7]~reg0.ALOAD
rst => count[8]~reg0.ALOAD
rst => count[9]~reg0.ALOAD
rst => count[10]~reg0.ALOAD
rst => count[11]~reg0.ALOAD
rst => count[12]~reg0.ALOAD
rst => count[13]~reg0.ALOAD
rst => count[14]~reg0.ALOAD
rst => count[15]~reg0.ALOAD
direction => count[0]~reg0.ADATA
direction => count[1]~reg0.ADATA
direction => count[2]~reg0.ADATA
direction => count[3]~reg0.ADATA
direction => count[4]~reg0.ADATA
direction => count[5]~reg0.ADATA
direction => count[6]~reg0.ADATA
direction => count[7]~reg0.ADATA
direction => count[8]~reg0.ADATA
direction => count[9]~reg0.ADATA
direction => count[10]~reg0.ADATA
direction => count[11]~reg0.ADATA
direction => count[12]~reg0.ADATA
direction => count[13]~reg0.ADATA
direction => count[14]~reg0.ADATA
direction => count[15]~reg0.ADATA
direction => Add0.IN16
direction => Add1.IN16
faling_rising_edge => ~NO_FANOUT~
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
preload[0] => LessThan0.IN32
preload[0] => Equal0.IN31
preload[1] => LessThan0.IN31
preload[1] => Equal0.IN30
preload[2] => LessThan0.IN30
preload[2] => Equal0.IN29
preload[3] => LessThan0.IN29
preload[3] => Equal0.IN28
preload[4] => LessThan0.IN28
preload[4] => Equal0.IN27
preload[5] => LessThan0.IN27
preload[5] => Equal0.IN26
preload[6] => LessThan0.IN26
preload[6] => Equal0.IN25
preload[7] => LessThan0.IN25
preload[7] => Equal0.IN24
preload[8] => LessThan0.IN24
preload[8] => Equal0.IN23
preload[9] => LessThan0.IN23
preload[9] => Equal0.IN22
preload[10] => LessThan0.IN22
preload[10] => Equal0.IN21
preload[11] => LessThan0.IN21
preload[11] => Equal0.IN20
preload[12] => LessThan0.IN20
preload[12] => Equal0.IN19
preload[13] => LessThan0.IN19
preload[13] => Equal0.IN18
preload[14] => LessThan0.IN18
preload[14] => Equal0.IN17
preload[15] => LessThan0.IN17
preload[15] => Equal0.IN16


|tb_anemo|ANEMOMETRE:anemo|COUNTER:seconde_count
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
clk => count[8]~reg0.CLK
clk => count[9]~reg0.CLK
clk => count[10]~reg0.CLK
clk => count[11]~reg0.CLK
clk => count[12]~reg0.CLK
clk => count[13]~reg0.CLK
clk => count[14]~reg0.CLK
clk => count[15]~reg0.CLK
rst => count[0]~reg0.ALOAD
rst => count[1]~reg0.ALOAD
rst => count[2]~reg0.ALOAD
rst => count[3]~reg0.ALOAD
rst => count[4]~reg0.ALOAD
rst => count[5]~reg0.ALOAD
rst => count[6]~reg0.ALOAD
rst => count[7]~reg0.ALOAD
rst => count[8]~reg0.ALOAD
rst => count[9]~reg0.ALOAD
rst => count[10]~reg0.ALOAD
rst => count[11]~reg0.ALOAD
rst => count[12]~reg0.ALOAD
rst => count[13]~reg0.ALOAD
rst => count[14]~reg0.ALOAD
rst => count[15]~reg0.ALOAD
direction => count[0]~reg0.ADATA
direction => count[1]~reg0.ADATA
direction => count[2]~reg0.ADATA
direction => count[3]~reg0.ADATA
direction => count[4]~reg0.ADATA
direction => count[5]~reg0.ADATA
direction => count[6]~reg0.ADATA
direction => count[7]~reg0.ADATA
direction => count[8]~reg0.ADATA
direction => count[9]~reg0.ADATA
direction => count[10]~reg0.ADATA
direction => count[11]~reg0.ADATA
direction => count[12]~reg0.ADATA
direction => count[13]~reg0.ADATA
direction => count[14]~reg0.ADATA
direction => count[15]~reg0.ADATA
direction => Add0.IN16
direction => Add1.IN16
faling_rising_edge => ~NO_FANOUT~
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
preload[0] => LessThan0.IN32
preload[0] => Equal0.IN31
preload[1] => LessThan0.IN31
preload[1] => Equal0.IN30
preload[2] => LessThan0.IN30
preload[2] => Equal0.IN29
preload[3] => LessThan0.IN29
preload[3] => Equal0.IN28
preload[4] => LessThan0.IN28
preload[4] => Equal0.IN27
preload[5] => LessThan0.IN27
preload[5] => Equal0.IN26
preload[6] => LessThan0.IN26
preload[6] => Equal0.IN25
preload[7] => LessThan0.IN25
preload[7] => Equal0.IN24
preload[8] => LessThan0.IN24
preload[8] => Equal0.IN23
preload[9] => LessThan0.IN23
preload[9] => Equal0.IN22
preload[10] => LessThan0.IN22
preload[10] => Equal0.IN21
preload[11] => LessThan0.IN21
preload[11] => Equal0.IN20
preload[12] => LessThan0.IN20
preload[12] => Equal0.IN19
preload[13] => LessThan0.IN19
preload[13] => Equal0.IN18
preload[14] => LessThan0.IN18
preload[14] => Equal0.IN17
preload[15] => LessThan0.IN17
preload[15] => Equal0.IN16


|tb_anemo|ANEMOMETRE:anemo|COUNTER:freq_count
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
rst => count[0]~reg0.ALOAD
rst => count[1]~reg0.ALOAD
rst => count[2]~reg0.ALOAD
rst => count[3]~reg0.ALOAD
rst => count[4]~reg0.ALOAD
rst => count[5]~reg0.ALOAD
rst => count[6]~reg0.ALOAD
rst => count[7]~reg0.ALOAD
direction => count[0]~reg0.ADATA
direction => count[1]~reg0.ADATA
direction => count[2]~reg0.ADATA
direction => count[3]~reg0.ADATA
direction => count[4]~reg0.ADATA
direction => count[5]~reg0.ADATA
direction => count[6]~reg0.ADATA
direction => count[7]~reg0.ADATA
direction => Add0.IN8
direction => Add1.IN8
faling_rising_edge => ~NO_FANOUT~
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
preload[0] => LessThan0.IN16
preload[0] => Equal0.IN15
preload[1] => LessThan0.IN15
preload[1] => Equal0.IN14
preload[2] => LessThan0.IN14
preload[2] => Equal0.IN13
preload[3] => LessThan0.IN13
preload[3] => Equal0.IN12
preload[4] => LessThan0.IN12
preload[4] => Equal0.IN11
preload[5] => LessThan0.IN11
preload[5] => Equal0.IN10
preload[6] => LessThan0.IN10
preload[6] => Equal0.IN9
preload[7] => LessThan0.IN9
preload[7] => Equal0.IN8


