#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xca2240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xca23d0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xca03b0 .functor NOT 1, L_0xcd1d80, C4<0>, C4<0>, C4<0>;
L_0xcd1ae0 .functor XOR 1, L_0xcd18f0, L_0xcd1a40, C4<0>, C4<0>;
L_0xcd1c70 .functor XOR 1, L_0xcd1ae0, L_0xcd1ba0, C4<0>, C4<0>;
v0xcd0670_0 .net *"_ivl_10", 0 0, L_0xcd1ba0;  1 drivers
v0xcd0770_0 .net *"_ivl_12", 0 0, L_0xcd1c70;  1 drivers
v0xcd0850_0 .net *"_ivl_2", 0 0, L_0xcd1830;  1 drivers
v0xcd0910_0 .net *"_ivl_4", 0 0, L_0xcd18f0;  1 drivers
v0xcd09f0_0 .net *"_ivl_6", 0 0, L_0xcd1a40;  1 drivers
v0xcd0b20_0 .net *"_ivl_8", 0 0, L_0xcd1ae0;  1 drivers
v0xcd0c00_0 .var "clk", 0 0;
v0xcd0ca0_0 .net "in1", 0 0, v0xccf940_0;  1 drivers
v0xcd0d40_0 .net "in2", 0 0, v0xccfa00_0;  1 drivers
v0xcd0e70_0 .net "in3", 0 0, v0xccfaa0_0;  1 drivers
v0xcd0f10_0 .net "out_dut", 0 0, L_0xcd1720;  1 drivers
v0xcd0fb0_0 .net "out_ref", 0 0, L_0xcd1500;  1 drivers
v0xcd1050_0 .var/2u "stats1", 159 0;
v0xcd10f0_0 .var/2u "strobe", 0 0;
v0xcd1190_0 .net "tb_match", 0 0, L_0xcd1d80;  1 drivers
v0xcd1250_0 .net "tb_mismatch", 0 0, L_0xca03b0;  1 drivers
L_0xcd1830 .concat [ 1 0 0 0], L_0xcd1500;
L_0xcd18f0 .concat [ 1 0 0 0], L_0xcd1500;
L_0xcd1a40 .concat [ 1 0 0 0], L_0xcd1720;
L_0xcd1ba0 .concat [ 1 0 0 0], L_0xcd1500;
L_0xcd1d80 .cmp/eeq 1, L_0xcd1830, L_0xcd1c70;
S_0xc80a40 .scope module, "good1" "reference_module" 3 73, 3 4 0, S_0xca23d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0xcacd30 .functor XOR 1, v0xccf940_0, v0xccfa00_0, C4<0>, C4<0>;
L_0xca0c70 .functor NOT 1, L_0xcacd30, C4<0>, C4<0>, C4<0>;
L_0xcd1500 .functor XOR 1, L_0xca0c70, v0xccfaa0_0, C4<0>, C4<0>;
v0xca0620_0 .net *"_ivl_0", 0 0, L_0xcacd30;  1 drivers
v0xca06c0_0 .net *"_ivl_2", 0 0, L_0xca0c70;  1 drivers
v0xccf200_0 .net "in1", 0 0, v0xccf940_0;  alias, 1 drivers
v0xccf2a0_0 .net "in2", 0 0, v0xccfa00_0;  alias, 1 drivers
v0xccf360_0 .net "in3", 0 0, v0xccfaa0_0;  alias, 1 drivers
v0xccf470_0 .net "out", 0 0, L_0xcd1500;  alias, 1 drivers
S_0xccf5b0 .scope module, "stim1" "stimulus_gen" 3 67, 3 15 0, S_0xca23d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
    .port_info 3 /OUTPUT 1 "in3";
v0xccf860_0 .net "clk", 0 0, v0xcd0c00_0;  1 drivers
v0xccf940_0 .var "in1", 0 0;
v0xccfa00_0 .var "in2", 0 0;
v0xccfaa0_0 .var "in3", 0 0;
E_0xca9c10/0 .event negedge, v0xccf860_0;
E_0xca9c10/1 .event posedge, v0xccf860_0;
E_0xca9c10 .event/or E_0xca9c10/0, E_0xca9c10/1;
S_0xccfba0 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0xca23d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0xcd1600 .functor XOR 1, v0xccf940_0, v0xccfa00_0, C4<0>, C4<0>;
L_0xcd1690 .functor NOT 1, L_0xcd1600, C4<0>, C4<0>, C4<0>;
L_0xcd1720 .functor XOR 1, L_0xcd1690, v0xccfaa0_0, C4<0>, C4<0>;
v0xccfe40_0 .net *"_ivl_0", 0 0, L_0xcd1600;  1 drivers
v0xccff00_0 .net *"_ivl_2", 0 0, L_0xcd1690;  1 drivers
v0xccffe0_0 .net "in1", 0 0, v0xccf940_0;  alias, 1 drivers
v0xcd0100_0 .net "in2", 0 0, v0xccfa00_0;  alias, 1 drivers
v0xcd01f0_0 .net "in3", 0 0, v0xccfaa0_0;  alias, 1 drivers
v0xcd0330_0 .net "out", 0 0, L_0xcd1720;  alias, 1 drivers
S_0xcd0450 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 87, 3 87 0, S_0xca23d0;
 .timescale -12 -12;
E_0xca9e60 .event anyedge, v0xcd10f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcd10f0_0;
    %nor/r;
    %assign/vec4 v0xcd10f0_0, 0;
    %wait E_0xca9e60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xccf5b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca9c10;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xccfaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xccfa00_0, 0;
    %assign/vec4 v0xccf940_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xca23d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcd0c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcd10f0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xca23d0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xcd0c00_0;
    %inv;
    %store/vec4 v0xcd0c00_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xca23d0;
T_4 ;
    %vpi_call/w 3 59 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000001, v0xccf860_0, v0xcd1250_0, v0xcd0ca0_0, v0xcd0d40_0, v0xcd0e70_0, v0xcd0fb0_0, v0xcd0f10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xca23d0;
T_5 ;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xca23d0;
T_6 ;
    %wait E_0xca9c10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcd1050_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcd1050_0, 4, 32;
    %load/vec4 v0xcd1190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcd1050_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcd1050_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcd1050_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xcd0fb0_0;
    %load/vec4 v0xcd0fb0_0;
    %load/vec4 v0xcd0f10_0;
    %xor;
    %load/vec4 v0xcd0fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcd1050_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xcd1050_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcd1050_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q4g/m2014_q4g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/m2014_q4g/iter0/response3/top_module.sv";
