
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001186                       # Number of seconds simulated
sim_ticks                                  1186029000                       # Number of ticks simulated
final_tick                               2262438755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32139125                       # Simulator instruction rate (inst/s)
host_op_rate                                 32139054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              323336154                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741904                       # Number of bytes of host memory used
host_seconds                                     3.67                       # Real time elapsed on the host
sim_insts                                   117889003                       # Number of instructions simulated
sim_ops                                     117889003                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       180288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       245120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        73152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       129216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       241792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       693632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1569536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       180288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        73152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       241792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        499200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       659776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          659776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10309                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10309                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    152009774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    206672855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     61678087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    108948432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3345618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1996578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    203866853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    584835615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1323353813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    152009774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     61678087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3345618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    203866853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        420900332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       556289939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            556289939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       556289939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    152009774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    206672855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     61678087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    108948432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3345618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1996578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    203866853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    584835615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1879643752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24524                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10309                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10309                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1565760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  658048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1569536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               659776                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           60                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              962                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1185941500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24524                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10309                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.713539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.864484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.742188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4400     47.89%     47.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2247     24.46%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          734      7.99%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          369      4.02%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          244      2.66%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          182      1.98%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.48%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          105      1.14%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          771      8.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.350078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.568050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.552456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             38      5.97%      5.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           202     31.71%     37.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            93     14.60%     52.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            75     11.77%     64.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            61      9.58%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            39      6.12%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            37      5.81%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            26      4.08%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            15      2.35%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             9      1.41%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            10      1.57%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            8      1.26%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           12      1.88%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.31%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.31%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            5      0.78%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.31%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.141287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.132689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.551277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              593     93.09%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.10%     94.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      4.71%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.94%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           637                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    502234000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               960952750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  122325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20528.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39278.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1320.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       554.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1323.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    556.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7319                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34046.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27306720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14899500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83826600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22291200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            785987820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             20799000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1032411960                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            872.138980                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     29477500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1114885000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42109200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22976250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               106688400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44213040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            791205030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             16222500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1100715540                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            929.839023                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     22162000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1122101750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               489364000     88.25%     88.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1252000      0.23%     88.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1661000      0.30%     88.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62229500     11.22%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           554506500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         239732000     73.59%     73.59% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            86051000     26.41%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4844                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.867139                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55860                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4844                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.531792                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.145723                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.721416                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047160                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938909                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986069                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           289616                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          289616                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        33032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          33032                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13644                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13644                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          535                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          596                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          596                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46676                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46676                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46676                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46676                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8748                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14444                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14444                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           23                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23192                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23192                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23192                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23192                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    540338731                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    540338731                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1083752456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1083752456                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     11245499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11245499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       224003                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       224003                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1624091187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1624091187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1624091187                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1624091187                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69868                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69868                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69868                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69868                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.209382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.209382                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.514241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.514241                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.229107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.229107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.037157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.331940                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.331940                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.331940                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.331940                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61767.116027                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61767.116027                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75031.324841                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75031.324841                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 70726.408805                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70726.408805                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9739.260870                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9739.260870                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 70028.078087                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70028.078087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 70028.078087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70028.078087                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        93468                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2003                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.664004                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2798                       # number of writebacks
system.cpu0.dcache.writebacks::total             2798                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5969                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5969                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12361                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12361                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18330                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18330                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2779                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2779                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2083                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          102                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4862                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    197268026                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    197268026                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    172468300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    172468300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7505501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7505501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       189497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       189497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    369736326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    369736326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    369736326                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    369736326                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       670500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       670500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       670500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       670500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066515                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066515                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074160                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074160                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.146974                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.146974                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.037157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069588                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069588                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069588                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069588                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70985.255847                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70985.255847                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 82798.031685                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82798.031685                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 73583.343137                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73583.343137                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data         8239                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8239                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 76046.138626                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76046.138626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 76046.138626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76046.138626                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       223500                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3526                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.921742                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261181                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3526                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.072887                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    20.118316                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.803426                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.039294                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960554                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999847                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86645                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86645                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37224                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37224                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37224                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37224                       # number of overall hits
system.cpu0.icache.overall_hits::total          37224                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4333                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4333                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4333                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4333                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4333                       # number of overall misses
system.cpu0.icache.overall_misses::total         4333                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    311436081                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    311436081                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    311436081                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    311436081                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    311436081                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    311436081                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41557                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41557                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41557                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41557                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.104266                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.104266                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.104266                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.104266                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.104266                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.104266                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 71875.393723                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71875.393723                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 71875.393723                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71875.393723                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 71875.393723                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71875.393723                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1124                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.444444                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          802                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          802                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          802                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          802                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          802                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          802                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3531                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3531                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3531                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3531                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3531                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3531                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    255928372                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    255928372                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    255928372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    255928372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    255928372                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    255928372                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.084968                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084968                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.084968                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084968                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.084968                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084968                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72480.422543                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72480.422543                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 72480.422543                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72480.422543                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 72480.422543                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72480.422543                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       817                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     104     45.41%     45.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.31%     47.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    121     52.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 229                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      104     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.42%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     103     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               721317000     94.75%     94.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1240500      0.16%     94.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2463000      0.32%     95.23% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               36301000      4.77%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           761321500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.851240                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.921397                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.64%     21.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  156     51.32%     72.37% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.36% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.03%     96.38% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.96%     99.34% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.66%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   304                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         158853000     11.26%     11.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            50343000      3.57%     14.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1201395000     85.17%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2570                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.467799                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36603                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2570                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.242412                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    98.409519                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   359.058279                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.192206                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.701286                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893492                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           199099                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          199099                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25856                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9391                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9391                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          474                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          465                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          465                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35247                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35247                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35247                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35247                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6330                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         6477                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6477                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           76                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           29                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12807                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12807                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12807                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12807                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    355450968                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    355450968                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    490533538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    490533538                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      5718497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5718497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       231504                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       231504                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    845984506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    845984506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    845984506                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    845984506                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        32186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        32186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        48054                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        48054                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        48054                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        48054                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.196669                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.196669                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.408180                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.408180                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.138182                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.138182                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.058704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.058704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.266513                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.266513                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.266513                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.266513                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56153.391469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56153.391469                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 75734.682415                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75734.682415                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 75243.381579                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 75243.381579                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7982.896552                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7982.896552                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 66056.414929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66056.414929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 66056.414929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66056.414929                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        56728                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1363                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.619956                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1102                       # number of writebacks
system.cpu1.dcache.writebacks::total             1102                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4524                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4524                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5576                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5576                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10100                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10100                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1806                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1806                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          901                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          901                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2707                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2707                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    118788524                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    118788524                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     78644007                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     78644007                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2258503                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2258503                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       189496                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       189496                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    197432531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    197432531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    197432531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    197432531                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.056111                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056111                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.056781                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056781                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.069091                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.069091                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.058704                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.058704                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.056332                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056332                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.056332                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056332                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65774.376523                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65774.376523                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 87285.246393                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87285.246393                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 59434.289474                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59434.289474                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6534.344828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6534.344828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72934.071297                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72934.071297                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72934.071297                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72934.071297                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2265                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.474577                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38530                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2265                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.011038                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   156.270440                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   355.204138                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.305216                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.693758                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            69296                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           69296                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30868                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30868                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30868                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30868                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30868                       # number of overall hits
system.cpu1.icache.overall_hits::total          30868                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2647                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2647                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2647                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2647                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2647                       # number of overall misses
system.cpu1.icache.overall_misses::total         2647                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    144888580                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    144888580                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    144888580                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    144888580                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    144888580                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    144888580                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        33515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        33515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        33515                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        33515                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        33515                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        33515                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.078980                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.078980                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.078980                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.078980                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.078980                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.078980                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54736.902153                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54736.902153                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54736.902153                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54736.902153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54736.902153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54736.902153                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          480                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          381                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          381                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          381                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          381                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          381                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          381                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2266                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2266                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2266                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2266                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2266                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2266                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    120957635                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    120957635                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    120957635                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    120957635                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    120957635                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    120957635                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067612                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067612                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067612                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067612                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067612                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067612                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53379.362312                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53379.362312                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53379.362312                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53379.362312                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53379.362312                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53379.362312                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               752617000     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 579000      0.08%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 847000      0.11%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6195500      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           760238500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          342.557374                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.600685                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    37.956690                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.594923                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.074134                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.669057                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5706                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5706                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data         1002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1002                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           31                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1234                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1234                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1234                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1234                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          114                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          122                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           122                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          122                       # number of overall misses
system.cpu2.dcache.overall_misses::total          122                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      6939928                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6939928                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       533254                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       533254                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       427996                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       427996                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       115501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       115501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      7473182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7473182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      7473182                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7473182                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1356                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1356                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1356                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1356                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.102151                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.102151                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.225000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.225000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.089971                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.089971                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.089971                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.089971                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 60876.561404                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60876.561404                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66656.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66656.750000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 47555.111111                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 47555.111111                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 16500.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16500.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 61255.590164                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 61255.590164                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 61255.590164                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 61255.590164                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   136.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           44                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           45                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           45                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           70                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           77                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           77                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      5017032                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5017032                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       420496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       420496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       344502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       344502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       106499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       106499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      5437528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5437528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      5437528                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5437528                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.062724                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.062724                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.056785                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056785                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.056785                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056785                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 71671.885714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71671.885714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 60070.857143                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60070.857143                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 68900.400000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68900.400000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 15214.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15214.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 70617.246753                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 70617.246753                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 70617.246753                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 70617.246753                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              167                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11834                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              167                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.862275                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   420.849174                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    91.150826                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.821971                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.178029                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2607                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2607                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst         1010                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1010                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst         1010                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1010                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst         1010                       # number of overall hits
system.cpu2.icache.overall_hits::total           1010                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          210                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          210                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          210                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           210                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          210                       # number of overall misses
system.cpu2.icache.overall_misses::total          210                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     12957621                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12957621                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     12957621                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12957621                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     12957621                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12957621                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1220                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1220                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1220                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1220                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.172131                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.172131                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.172131                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.172131                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.172131                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.172131                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61702.957143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61702.957143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61702.957143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61702.957143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61702.957143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61702.957143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           43                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           43                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           43                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          167                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          167                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10832097                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10832097                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10832097                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10832097                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10832097                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10832097                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.136885                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.136885                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.136885                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.136885                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.136885                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.136885                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 64862.856287                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64862.856287                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 64862.856287                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64862.856287                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 64862.856287                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64862.856287                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1346055500     96.81%     96.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 667000      0.05%     96.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 453000      0.03%     96.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43205000      3.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1390380500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1209907000     85.48%     85.48% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           205445000     14.52%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12240                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.762442                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129860                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12240                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.609477                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   182.648251                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   307.114190                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.356735                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.599832                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956567                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           776717                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          776717                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84531                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84531                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35572                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35572                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1242                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1242                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120103                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120103                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120103                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120103                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16743                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16743                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51501                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51501                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68244                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68244                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68244                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68244                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1044301707                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1044301707                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   4018910223                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4018910223                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     13894248                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     13894248                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       203003                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       203003                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5063211930                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5063211930                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5063211930                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5063211930                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       101274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       101274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87073                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87073                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       188347                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       188347                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       188347                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       188347                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.165324                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.165324                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591469                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591469                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.146978                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.146978                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.362331                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.362331                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.362331                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.362331                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62372.436660                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62372.436660                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78035.576455                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78035.576455                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 64926.392523                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 64926.392523                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8120.120000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8120.120000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 74192.777827                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74192.777827                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 74192.777827                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74192.777827                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       298036                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1513                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5023                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.334262                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    94.562500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7607                       # number of writebacks
system.cpu3.dcache.writebacks::total             7607                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        11243                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11243                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44722                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44722                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55965                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55965                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55965                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55965                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5500                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5500                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6779                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6779                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          109                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12279                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12279                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12279                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12279                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    389140768                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    389140768                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    620730144                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    620730144                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      6776752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      6776752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       166997                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       166997                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1009870912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1009870912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1009870912                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1009870912                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1123000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1123000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1123000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1123000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054308                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054308                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077854                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077854                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.074863                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.074863                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065193                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065193                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065193                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065193                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70752.866909                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70752.866909                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 91566.623986                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 91566.623986                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 62172.036697                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62172.036697                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6679.880000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6679.880000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82243.742324                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82243.742324                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82243.742324                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82243.742324                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       224600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       224600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       224600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6014                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.231209                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107494                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6014                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.873961                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   210.859722                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   300.371487                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.411835                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.586663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998498                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           202685                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          202685                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91093                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91093                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91093                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91093                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91093                       # number of overall hits
system.cpu3.icache.overall_hits::total          91093                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7240                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7240                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7240                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7240                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7240                       # number of overall misses
system.cpu3.icache.overall_misses::total         7240                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    427303851                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    427303851                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    427303851                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    427303851                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    427303851                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    427303851                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        98333                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        98333                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        98333                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        98333                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        98333                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        98333                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.073627                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.073627                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.073627                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.073627                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.073627                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.073627                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59019.868923                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59019.868923                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59019.868923                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59019.868923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59019.868923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59019.868923                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1328                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    35.891892                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1221                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1221                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1221                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1221                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1221                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6019                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6019                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6019                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6019                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6019                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6019                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    347189121                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    347189121                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    347189121                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    347189121                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    347189121                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    347189121                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.061210                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.061210                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.061210                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.061210                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.061210                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.061210                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 57682.193221                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57682.193221                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 57682.193221                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57682.193221                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 57682.193221                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57682.193221                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25648                       # number of replacements
system.l2.tags.tagsinuse                  2481.413501                       # Cycle average of tags in use
system.l2.tags.total_refs                        7991                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.311564                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      948.582740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        52.455217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       153.485567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.455609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        25.901943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        18.105185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.678134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        10.891959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   230.880164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   146.341240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   101.685671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   104.715324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     4.672538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     3.460950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   317.453306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   354.647954                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.006206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.021646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151453                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.129578                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    723212                       # Number of tag accesses
system.l2.tags.data_accesses                   723212                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          639                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          542                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          508                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           48                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           16                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2168                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1141                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6108                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11512                       # number of Writeback hits
system.l2.Writeback_hits::total                 11512                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   455                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          639                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          723                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1046                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          545                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           48                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           16                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2168                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1378                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6563                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          639                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          723                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1046                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          545                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           48                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           16                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2168                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1378                       # number of overall hits
system.l2.overall_hits::total                    6563                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2888                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1220                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1216                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          119                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           50                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4361                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15730                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          823                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9126                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2888                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3844                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1220                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2039                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          119                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           52                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3843                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10851                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24856                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2888                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3844                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1220                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2039                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          119                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           52                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3843                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10851                       # number of overall misses
system.l2.overall_misses::total                 24856                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    245602750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    194923750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    107616500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    113411500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     10127000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      4984000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    318299250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    377050250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1372015000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       159496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       156995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       379489                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        31000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       187495                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    167719250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     76773500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       255500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    610558498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     855306748                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    245602750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    362643000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    107616500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    190185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     10127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    318299250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    987608748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2227321748                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    245602750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    362643000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    107616500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    190185000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     10127000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5239500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    318299250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    987608748                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2227321748                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3527                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           66                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6011                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21838                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11513                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11513                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9581                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3527                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2266                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2584                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31419                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3527                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2266                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2584                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31419                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.818826                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.789515                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.538394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.705336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.712575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.757576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.639328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.792621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.720304                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000087                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000087                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.904762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.843137                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.909137                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.956977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.964769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952510                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.818826                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.841690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.538394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.789087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.712575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.764706                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.639328                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.887317                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791114                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.818826                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.841690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.538394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.789087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.712575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.764706                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.639328                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.887317                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791114                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85042.503463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 95879.857354                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88210.245902                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93266.036184                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85100.840336                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data        99680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82825.722092                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86459.584958                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87222.822632                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  8394.526316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6299.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 17443.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8825.325581                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 15624.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13392.500000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92611.402540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 93284.933171                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       127750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 94076.810169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93721.975455                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85042.503463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 94340.010406                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88210.245902                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 93273.663561                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85100.840336                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 100759.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82825.722092                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 91015.459220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89609.017863                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85042.503463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 94340.010406                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88210.245902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 93273.663561                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85100.840336                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 100759.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82825.722092                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 91015.459220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89609.017863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10308                       # number of writebacks
system.l2.writebacks::total                     10308                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                328                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 328                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                328                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2817                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2020                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3778                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15402                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9126                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24528                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    204705500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    168576500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     86928500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     96670000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4776500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3185250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    265904000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    321630500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1152376750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       351515                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       184508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        91504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       162008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       789535                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        76503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        58501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       259511                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    145248750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     66555000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       230000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    530424002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    742457752                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    204705500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    313825250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     86928500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    163225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4776500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3415250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    265904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    852054502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1894834502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    204705500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    313825250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     86928500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    163225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4776500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3415250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    265904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    852054502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1894834502                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       631500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       422000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1058000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2955000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       631500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       422000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1058000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2955000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.798696                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.784466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.504413                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.693735                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.371257                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.530303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.628514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.790803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.705284                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000087                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000087                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.904762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.843137                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.909137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.956977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.964769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952510                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.798696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.838844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.504413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.781347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.371257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.544118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.628514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.886499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.780674                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.798696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.838844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.504413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.781347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.371257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.544118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.628514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.886499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.780674                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72667.909123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83453.712871                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76052.930884                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80827.759197                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 77040.322581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91007.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70382.212811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73921.052632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74819.942215                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18500.789474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18450.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18300.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18000.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18361.279070                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19125.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19500.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18536.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80203.616786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 80868.772783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       115000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81729.430200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81356.317335                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72667.909123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81917.319238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76052.930884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80844.477464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 77040.322581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92304.054054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70382.212811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78595.563324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77251.895874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72667.909123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81917.319238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76052.930884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80844.477464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 77040.322581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92304.054054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70382.212811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78595.563324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77251.895874                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       211600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211071.428571                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       211600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211071.428571                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15402                       # Transaction distribution
system.membus.trans_dist::ReadResp              15401                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10309                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              155                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             78                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              60                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9126                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9123                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        59683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2229312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2229424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2229424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              176                       # Total snoops (count)
system.membus.snoop_fanout::samples             35084                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35084    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35084                       # Request fanout histogram
system.membus.reqLayer0.occupancy               31000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            82762500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          130318452                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          63466                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50833                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3971                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50151                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17282                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.459931                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4184                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          202                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54195                       # DTB read hits
system.switch_cpus0.dtb.read_misses               453                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11508                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31494                       # DTB write hits
system.switch_cpus0.dtb.write_misses               51                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  26                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5478                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               85689                       # DTB hits
system.switch_cpus0.dtb.data_misses               504                       # DTB misses
system.switch_cpus0.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16986                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13098                       # ITB hits
system.switch_cpus0.itb.fetch_misses              194                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  14                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13292                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  699934                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       126650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                312615                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              63466                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21466                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               285093                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10084                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4597                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41557                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       421605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.741488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.096120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          364306     86.41%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4811      1.14%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6039      1.43%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3950      0.94%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9807      2.33%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2845      0.67%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3371      0.80%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1611      0.38%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24865      5.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       421605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090674                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446635                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           95057                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       275690                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40356                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6093                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4408                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3829                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          647                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        264630                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2055                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4408                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           99029                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          77074                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       126741                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42194                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        72158                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        250654                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          858                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4139                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8703                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         55824                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       170574                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       314469                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       314237                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          210                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       112954                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           57620                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5788                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          973                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40880                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8068                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4573                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            226537                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7105                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           217097                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          402                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       421605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.514930                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.250722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       334680     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33680      7.99%     87.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17294      4.10%     91.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13236      3.14%     94.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12003      2.85%     97.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5713      1.36%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3119      0.74%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1210      0.29%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          670      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       421605                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            412      5.25%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          5039     64.21%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2397     30.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124119     57.17%     57.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          184      0.08%     57.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           51      0.02%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        57109     26.31%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32313     14.88%     98.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        217097                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.310168                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7848                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.036150                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       863345                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       302020                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       199180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          704                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          446                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          312                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        224567                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            378                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2289                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16296                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5731                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        10896                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4408                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          20795                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        46334                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       238078                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50808                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34460                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5566                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        46091                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4267                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       212869                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        54807                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4228                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4436                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               86418                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28921                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31611                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.304127                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                200907                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               199492                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94899                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.285015                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.772913                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        69502                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3934                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       409208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.410620                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366251                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       350840     85.74%     85.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26845      6.56%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9756      2.38%     94.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4651      1.14%     95.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4248      1.04%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2073      0.51%     97.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2204      0.54%     97.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1590      0.39%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7001      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       409208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168029                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168029                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63241                       # Number of memory references committed
system.switch_cpus0.commit.loads                34512                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22841                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162022                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97145     57.81%     59.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35488     21.12%     80.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29011     17.27%     98.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.98%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168029                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7001                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              637032                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             487549                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 278329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              408395                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165160                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165160                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.237915                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.237915                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.235965                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235965                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          275741                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         139796                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              164                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12449                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2909                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52767                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44414                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2417                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        36425                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16246                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    44.601235                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3047                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          168                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               45162                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1046                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3604                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              17808                       # DTB write hits
system.switch_cpus1.dtb.write_misses              195                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1246                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               62970                       # DTB hits
system.switch_cpus1.dtb.data_misses              1241                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4850                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8183                       # ITB hits
system.switch_cpus1.itb.fetch_misses              350                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8533                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  446639                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        90174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                263481                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52767                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19293                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               224008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7864                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7715                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            33516                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       326085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.808013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.158991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          277677     85.15%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2355      0.72%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7325      2.25%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2578      0.79%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8341      2.56%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1770      0.54%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5277      1.62%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1230      0.38%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           19532      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       326085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.118142                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.589919                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           67747                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       215611                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34343                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4783                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3600                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2071                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        213928                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1141                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3600                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           71079                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48424                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131420                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            35755                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        35806                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        199549                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           80                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           655                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1265                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         24216                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       137341                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       238398                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       238154                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       101332                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           36009                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10110                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          821                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37471                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        38452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        19649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5858                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2366                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            178888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6801                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           179843                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          481                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        44458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4770                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       326085                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.551522                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.243032                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       254379     78.01%     78.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24209      7.42%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14705      4.51%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14294      4.38%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13053      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2868      0.88%     99.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1634      0.50%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          558      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          385      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       326085                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            121      1.62%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5317     71.05%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2045     27.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       105742     58.80%     58.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          115      0.06%     58.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        48982     27.24%     86.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        18466     10.27%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6503      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        179843                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.402659                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               7483                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041609                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       693025                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       230015                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       161004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          710                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          368                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          315                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        186941                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            379                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          737                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11276                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3213                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        13204                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3600                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10668                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        32180                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       189969                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1593                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        38452                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        19649                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5478                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        31998                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2467                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3195                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       176906                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        46789                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         2937                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4280                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               65003                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24352                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             18214                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.396083                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                163329                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               161319                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            73024                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            90424                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.361184                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.807573                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        44290                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2031                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2902                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       317813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.453270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.433358                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       265323     83.48%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25241      7.94%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11465      3.61%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2820      0.89%     95.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2037      0.64%     96.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1564      0.49%     97.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1280      0.40%     97.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          888      0.28%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7195      2.26%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       317813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       144055                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        144055                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 43612                       # Number of memory references committed
system.switch_cpus1.commit.loads                27176                       # Number of loads committed
system.switch_cpus1.commit.membars               1078                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20583                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           138241                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1414                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2831      1.97%      1.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        89889     62.40%     64.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          102      0.07%     64.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     64.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        28254     19.61%     84.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        16448     11.42%     95.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6503      4.51%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       144055                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7195                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              492291                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             385086                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 120554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              663264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             141230                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               141230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.162494                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.162494                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.316206                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.316206                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          220300                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         116913                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             173                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15387                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4431                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2018                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1453                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          219                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1614                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            301                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    18.649318                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            198                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1202                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 7                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               7                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                357                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1559                       # DTB hits
system.switch_cpus2.dtb.data_misses                 7                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               7                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                144                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            146                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   19448                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8824                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2018                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          499                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            498                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1220                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.910818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.311790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            8128     83.90%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              73      0.75%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             199      2.05%     86.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             126      1.30%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             210      2.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              94      0.97%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              84      0.87%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              31      0.32%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             743      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.103764                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.453723                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3355                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4925                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1080                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          115                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           212                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          115                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6672                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts          102                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           212                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3444                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            727                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3743                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1112                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          449                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          6108                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           305                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4506                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6983                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6981                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1534                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2972                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              701                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          273                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           51                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5232                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4252                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           32                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          225                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9688                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.438893                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.104147                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7775     80.25%     80.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          859      8.87%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          422      4.36%     93.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          261      2.69%     96.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          202      2.09%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           90      0.93%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           51      0.53%     99.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           22      0.23%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            6      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9688                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              4      3.01%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            97     72.93%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           32     24.06%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2464     57.95%     57.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.16%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1309     30.79%     88.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          378      8.89%     97.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4252                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.218634                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                133                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.031279                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        18357                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8882                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3800                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4385                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           30                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads         1030                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          237                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           212                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            717                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles            6                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5569                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1551                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          493                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          237                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          225                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         4036                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1209                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          216                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   50                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1569                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             590                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               360                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.207528                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3877                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3800                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1750                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2228                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.195393                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.785458                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3408                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          203                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         9075                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.240110                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.926539                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         8114     89.41%     89.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          480      5.29%     94.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          218      2.40%     97.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           96      1.06%     98.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           46      0.51%     98.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           38      0.42%     99.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           22      0.24%     99.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           19      0.21%     99.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           42      0.46%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         9075                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2179                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2179                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   777                       # Number of memory references committed
system.switch_cpus2.commit.loads                  521                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               354                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2077                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.60%      0.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1265     58.05%     58.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          546     25.06%     83.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.75%     95.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2179                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           42                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14592                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11787                       # The number of ROB writes
system.switch_cpus2.timesIdled                     99                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   9760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1088367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2166                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      8.978763                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                8.978763                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.111374                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.111374                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4751                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2928                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9984                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         136575                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       111878                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7222                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        90397                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          54501                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    60.290718                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8368                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          242                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123370                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1765                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   26                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           47109                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94106                       # DTB write hits
system.switch_cpus3.dtb.write_misses              938                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18827                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217476                       # DTB hits
system.switch_cpus3.dtb.data_misses              2703                       # DTB misses
system.switch_cpus3.dtb.data_acv                   35                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65936                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38125                       # ITB hits
system.switch_cpus3.itb.fetch_misses              514                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38639                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1476341                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       251515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                776665                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             136575                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        62869                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               831579                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19016                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               138                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        18472                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            98334                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1111588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.698699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.001564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          963287     86.66%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10197      0.92%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18875      1.70%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11825      1.06%     90.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29954      2.69%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6671      0.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10172      0.92%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5816      0.52%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54791      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1111588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.092509                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.526074                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          179992                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       808953                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            88622                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25305                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8715                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7584                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          815                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        673744                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2472                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8715                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          192256                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         367410                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       258538                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100821                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       183847                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        642677                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          948                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21178                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         10404                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        133674                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       426021                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       847640                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       844661                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2650                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       294073                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          131940                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15557                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1965                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158528                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       121379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23496                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13856                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            591537                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12910                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           555524                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1320                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       160464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        96053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8395                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1111588                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.499757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.228805                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       886967     79.79%     79.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        88355      7.95%     87.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        44013      3.96%     91.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36678      3.30%     95.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27001      2.43%     97.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16137      1.45%     98.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8151      0.73%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2774      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1512      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1111588                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            869      4.45%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10371     53.09%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8296     42.47%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       317267     57.11%     57.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          533      0.10%     57.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1193      0.21%     57.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130651     23.52%     81.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96135     17.31%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        555524                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.376284                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19536                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035167                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2235449                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       761325                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       517508                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8042                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4138                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3840                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        570417                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4189                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4990                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        37431                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          580                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12745                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19223                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8715                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         135001                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       206842                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       616142                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       121379                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101215                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       205315                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          580                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8544                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       547519                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125668                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8004                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11695                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              220899                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           73492                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95231                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.370862                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                526314                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               521348                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256919                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           352973                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.353135                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.727872                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       156154                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4515                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7652                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1085484                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.417548                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.332333                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       921407     84.88%     84.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74344      6.85%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        28990      2.67%     94.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13776      1.27%     95.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16410      1.51%     97.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5011      0.46%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5566      0.51%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4341      0.40%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15639      1.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1085484                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453242                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453242                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172418                       # Number of memory references committed
system.switch_cpus3.commit.loads                83948                       # Number of loads committed
system.switch_cpus3.commit.membars               2367                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58937                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435645                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.14%      2.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257689     56.85%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86315     19.04%     78.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88538     19.53%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453242                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15639                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1670958                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1245162                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 364753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              895717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443978                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443978                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.325257                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.325257                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.300729                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.300729                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          739812                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         352021                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2567                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17843                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7532                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22389                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22388                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11513                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             160                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            241                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9614                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       225728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       145024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       235936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       384704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1269544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2747696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             760                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            43774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  43774    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33407000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5868628                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7974988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3630365                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4429734                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            277903                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            133971                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9787878                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20117743                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.022400                       # Number of seconds simulated
sim_ticks                                 22400031500                       # Number of ticks simulated
final_tick                               2286014862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1545943                       # Simulator instruction rate (inst/s)
host_op_rate                                  1545943                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              201504563                       # Simulator tick rate (ticks/s)
host_mem_usage                                 744976                       # Number of bytes of host memory used
host_seconds                                   111.16                       # Real time elapsed on the host
sim_insts                                   171853009                       # Number of instructions simulated
sim_ops                                     171853009                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       195392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       255040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1368128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1472256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        60736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        40320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3433600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       195392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1368128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        60736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1650240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1896704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1896704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        21377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        23004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               53650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29636                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1159998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       699999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      8722845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     11385698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     61077057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     65725622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2711425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1799997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             153285499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1159998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      8722845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     61077057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2711425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         73671325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        84674167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84674167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        84674167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1159998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       699999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      8722845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     11385698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     61077057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     65725622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2711425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1799997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           2857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237959665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       53651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45188                       # Number of write requests accepted
system.mem_ctrls.readBursts                     53651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3416000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2199744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3433664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2892032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10816                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          357                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2091                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        66                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   22400022000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 53651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    234                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.884645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.480147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.746133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11489     48.65%     48.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5753     24.36%     73.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1951      8.26%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          933      3.95%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          554      2.35%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      1.49%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          271      1.15%     90.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      0.86%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2110      8.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.841846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.084888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             738     45.42%     45.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             37      2.28%     47.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           124      7.63%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            87      5.35%     60.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            81      4.98%     65.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            83      5.11%     70.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            82      5.05%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            48      2.95%     78.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            62      3.82%     82.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            60      3.69%     86.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            48      2.95%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            44      2.71%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           21      1.29%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           29      1.78%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           14      0.86%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.98%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           14      0.86%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            7      0.43%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.37%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.06%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            8      0.49%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            6      0.37%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            3      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            3      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.151385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.664050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     40.270397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1590     97.85%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            12      0.74%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             3      0.18%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.12%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.06%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            2      0.12%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            1      0.06%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.12%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.12%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.06%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.12%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.06%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.06%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1625                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    958256014                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1959037264                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  266875000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17953.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36703.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       152.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    36391                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27744                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     226631.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                142498440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 77752125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               374415600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              167825520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1617220800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5127528195                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          10358489250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            17865729930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            721.540545                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  17139781437                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     748020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4513239813                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                175596120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 95811375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               419905200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              186092640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1617220800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4566899565                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          10850268750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            17911794450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            723.400946                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  17980043219                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     748020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3673327781                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       912                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     308     35.65%     35.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.35%     36.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     23      2.66%     38.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.12%     38.77% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    529     61.23%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 864                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      308     47.98%     47.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.47%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      23      3.58%     52.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.16%     52.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     307     47.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  642                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             22855597000     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2981000      0.01%     99.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                9367000      0.04%     99.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1212500      0.01%     99.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              160154500      0.70%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         23029312000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.580340                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.743056                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  811     91.64%     91.64% # number of callpals executed
system.cpu0.kern.callpal::rdps                     48      5.42%     97.06% # number of callpals executed
system.cpu0.kern.callpal::rti                      26      2.94%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   885                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               27                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              330                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          492.247196                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5243                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              330                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.887879                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   492.247196                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.961420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.961420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           163976                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          163976                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        27082                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          27082                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        11677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         11677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          414                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          414                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          244                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        38759                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           38759                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        38759                       # number of overall hits
system.cpu0.dcache.overall_hits::total          38759                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1004                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          311                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          311                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           61                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           71                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1315                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1315                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1315                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1315                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     49346482                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     49346482                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12665088                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12665088                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2844499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2844499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1306528                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1306528                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     62011570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     62011570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     62011570                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     62011570                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        28086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        28086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        11988                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        11988                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        40074                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        40074                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        40074                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        40074                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035747                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035747                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.025943                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025943                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.128421                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.128421                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.225397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.225397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.032814                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032814                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.032814                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032814                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49149.882470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49149.882470                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40723.755627                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40723.755627                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 46631.131148                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46631.131148                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 18401.802817                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18401.802817                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47157.087452                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47157.087452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47157.087452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47157.087452                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          770                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1114                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    29.615385                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.266667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          140                       # number of writebacks
system.cpu0.dcache.writebacks::total              140                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          570                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          570                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          117                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           13                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          687                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          687                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          434                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          194                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          194                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           48                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           69                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          628                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          628                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          381                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          381                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          158                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          158                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          539                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          539                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     23127516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     23127516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      7623404                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      7623404                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1725501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1725501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1201972                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1201972                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     30750920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30750920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     30750920                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30750920                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     85498000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     85498000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     35366000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     35366000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    120864000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    120864000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.015453                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015453                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.016183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.101053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.101053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.219048                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.219048                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.015671                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015671                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.015671                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015671                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 53289.207373                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53289.207373                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 39295.896907                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39295.896907                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 35947.937500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35947.937500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 17419.884058                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17419.884058                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 48966.433121                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48966.433121                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 48966.433121                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48966.433121                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224404.199475                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224404.199475                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223835.443038                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223835.443038                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224237.476809                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224237.476809                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1021                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               9011                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1021                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.825661                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            63237                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           63237                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        29939                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          29939                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        29939                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           29939                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        29939                       # number of overall hits
system.cpu0.icache.overall_hits::total          29939                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1169                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1169                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1169                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1169                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1169                       # number of overall misses
system.cpu0.icache.overall_misses::total         1169                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     59519606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     59519606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     59519606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     59519606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     59519606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     59519606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        31108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        31108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        31108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        31108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        31108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        31108                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.037579                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.037579                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.037579                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.037579                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.037579                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.037579                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50914.975192                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50914.975192                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50914.975192                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50914.975192                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50914.975192                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50914.975192                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          148                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          148                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          148                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1021                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1021                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1021                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1021                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51298377                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51298377                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51298377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51298377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51298377                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51298377                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.032821                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.032821                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.032821                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.032821                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.032821                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.032821                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50243.268364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50243.268364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50243.268364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50243.268364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50243.268364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50243.268364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1140                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     291     36.98%     36.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     23      2.92%     39.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.13%     40.03% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    472     59.97%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 787                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      291     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      23      3.80%     51.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.17%     52.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     290     47.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  605                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             21448418500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                9274000      0.04%     99.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1123000      0.01%     99.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               87244000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         21546059500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.614407                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.768742                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.67%      1.79% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.24%      2.03% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  719     85.90%     87.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                     46      5.50%     93.43% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.12%     93.55% # number of callpals executed
system.cpu1.kern.callpal::rti                      44      5.26%     98.81% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.08%     99.88% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.12%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   837                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 24                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.041667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.531646                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         254465000     67.36%     67.36% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           123297000     32.64%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5014                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.731544                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              84010                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5014                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.755086                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   497.731544                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972132                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972132                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           467825                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          467825                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        60943                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          60943                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        30101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         30101                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          640                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          640                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          669                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          669                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        91044                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           91044                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        91044                       # number of overall hits
system.cpu1.dcache.overall_hits::total          91044                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9281                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        13782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13782                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          203                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           44                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        23063                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23063                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        23063                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23063                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    581143959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    581143959                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    975557768                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    975557768                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     13964250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13964250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       599512                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       599512                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1556701727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1556701727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1556701727                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1556701727                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        70224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        70224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        43883                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        43883                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          713                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          713                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       114107                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       114107                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       114107                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       114107                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.132163                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132163                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.314062                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.314062                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.240807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.240807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.061711                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061711                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.202117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.202117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.202117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.202117                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 62616.523974                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62616.523974                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70784.920041                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70784.920041                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 68789.408867                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 68789.408867                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 13625.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13625.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67497.798508                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67497.798508                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67497.798508                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67497.798508                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        88960                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1238                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1886                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.168611                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.823529                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2830                       # number of writebacks
system.cpu1.dcache.writebacks::total             2830                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6180                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6180                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        11732                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11732                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           82                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           82                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        17912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        17912                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17912                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3101                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2050                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2050                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           43                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5151                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5151                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5151                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5151                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           25                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           25                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           25                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           25                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    218473523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    218473523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    159506773                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    159506773                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      8025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       534986                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       534986                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    377980296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    377980296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    377980296                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    377980296                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      5628000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      5628000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      5628000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5628000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.044159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.143535                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.143535                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.060309                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.060309                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.045142                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045142                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.045142                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045142                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 70452.603354                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70452.603354                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77808.181951                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77808.181951                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 66326.446281                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66326.446281                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 12441.534884                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12441.534884                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73379.983692                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73379.983692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73379.983692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73379.983692                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       225120                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       225120                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       225120                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       225120                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4146                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998115                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              88438                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4146                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.330921                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998115                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           132425                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          132425                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        59182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          59182                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        59182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           59182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        59182                       # number of overall hits
system.cpu1.icache.overall_hits::total          59182                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4955                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4955                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4955                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4955                       # number of overall misses
system.cpu1.icache.overall_misses::total         4955                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    335382555                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    335382555                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    335382555                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    335382555                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    335382555                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    335382555                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        64137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        64137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        64137                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        64137                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        64137                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        64137                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.077256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.077256                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.077256                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.077256                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.077256                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.077256                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 67685.682139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67685.682139                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 67685.682139                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67685.682139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 67685.682139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67685.682139                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          557                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    50.636364                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          805                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          805                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          805                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          805                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          805                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          805                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4150                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4150                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4150                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4150                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4150                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4150                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    279398158                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    279398158                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    279398158                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    279398158                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    279398158                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    279398158                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.064705                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.064705                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.064705                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.064705                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.064705                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.064705                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67324.857349                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67324.857349                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67324.857349                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67324.857349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67324.857349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67324.857349                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      85                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     50028                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1245     36.65%     36.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     25      0.74%     37.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     23      0.68%     38.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.03%     38.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2103     61.91%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3397                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1243     49.05%     49.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      25      0.99%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      23      0.91%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.04%     50.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1242     49.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2534                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             22067193000     95.81%     95.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               26530000      0.12%     95.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               12611000      0.05%     95.98% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 477000      0.00%     95.99% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              924398500      4.01%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         23031209500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998394                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.590585                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.745952                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                        64     73.56%     73.56% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      6.90%     80.46% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      2.30%     82.76% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      4.60%     87.36% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      1.15%     88.51% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      1.15%     89.66% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.15%     90.80% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      1.15%     91.95% # number of syscalls executed
system.cpu2.kern.syscall::71                        3      3.45%     95.40% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      1.15%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.15%     97.70% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.15%     98.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    87                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  117      0.24%      0.25% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.26% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3056      6.26%      6.51% # number of callpals executed
system.cpu2.kern.callpal::rdps                    165      0.34%      6.85% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      6.85% # number of callpals executed
system.cpu2.kern.callpal::rti                     292      0.60%      7.45% # number of callpals executed
system.cpu2.kern.callpal::callsys                 102      0.21%      7.66% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%      7.66% # number of callpals executed
system.cpu2.kern.callpal::rdunique              45101     92.33%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 48846                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              408                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                259                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                258                      
system.cpu2.kern.mode_good::user                  259                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.632353                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.775112                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        9937832000     39.69%     39.69% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         15098676000     60.31%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     117                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            33965                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.931306                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14697006                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            33965                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           432.710319                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.631669                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   504.299637                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.010999                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.984960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         59419839                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        59419839                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10165859                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10165859                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4506073                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4506073                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        12523                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        12523                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12651                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12651                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14671932                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14671932                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14671932                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14671932                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        79566                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        79566                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        68893                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        68893                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          726                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          726                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           81                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           81                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       148459                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148459                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       148459                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148459                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5034200846                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5034200846                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   4456288547                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4456288547                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     37333373                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     37333373                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       741512                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       741512                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9490489393                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9490489393                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9490489393                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9490489393                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10245425                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10245425                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4574966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4574966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        13249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        13249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12732                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12732                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14820391                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14820391                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14820391                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14820391                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007766                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007766                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.015059                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.015059                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.054797                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.054797                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006362                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006362                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010017                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010017                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010017                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010017                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 63270.754418                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 63270.754418                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64684.199367                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64684.199367                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 51423.378788                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 51423.378788                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9154.469136                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9154.469136                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 63926.669269                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 63926.669269                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 63926.669269                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 63926.669269                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       457406                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1393                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10416                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    43.913786                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    48.034483                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17107                       # number of writebacks
system.cpu2.dcache.writebacks::total            17107                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58515                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58515                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        55939                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        55939                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          213                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          213                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114454                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114454                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114454                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114454                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        21051                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        21051                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        12954                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12954                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          513                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          513                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           81                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           81                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34005                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34005                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34005                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34005                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          259                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          259                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          456                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          456                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          715                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          715                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1338231180                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1338231180                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    815895394                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    815895394                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     24205627                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     24205627                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       619988                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       619988                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2154126574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2154126574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2154126574                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2154126574                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     42759000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     42759000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     76743500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     76743500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    119502500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    119502500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002055                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002055                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002831                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002831                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.038720                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.038720                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.006362                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006362                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002294                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002294                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002294                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002294                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 63570.907795                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63570.907795                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 62984.050795                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 62984.050795                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 47184.458090                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47184.458090                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7654.172840                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7654.172840                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 63347.348155                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63347.348155                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 63347.348155                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63347.348155                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165092.664093                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 165092.664093                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 168297.149123                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168297.149123                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 167136.363636                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 167136.363636                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           207070                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.604240                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9661876                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           207070                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            46.659951                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     5.035067                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   506.569173                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.009834                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.989393                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999227                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19993432                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19993432                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      9678353                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9678353                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      9678353                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9678353                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      9678353                       # number of overall hits
system.cpu2.icache.overall_hits::total        9678353                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       214821                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       214821                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       214821                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        214821                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       214821                       # number of overall misses
system.cpu2.icache.overall_misses::total       214821                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4542331713                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4542331713                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4542331713                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4542331713                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4542331713                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4542331713                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      9893174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9893174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      9893174                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9893174                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      9893174                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9893174                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.021714                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.021714                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.021714                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.021714                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.021714                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.021714                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 21144.728462                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21144.728462                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 21144.728462                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21144.728462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 21144.728462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21144.728462                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3080                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.103448                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         7736                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7736                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         7736                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7736                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         7736                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7736                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       207085                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       207085                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       207085                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       207085                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       207085                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       207085                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   3976771308                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3976771308                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   3976771308                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3976771308                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   3976771308                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3976771308                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.020932                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.020932                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.020932                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.020932                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.020932                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.020932                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 19203.570070                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19203.570070                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 19203.570070                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19203.570070                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 19203.570070                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19203.570070                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       587                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     166     31.14%     31.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     23      4.32%     35.46% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.56%     36.02% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    341     63.98%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 533                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      166     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      23      6.44%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.84%     53.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     165     46.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  357                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             22099139500     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                8833000      0.04%     99.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2539500      0.01%     99.71% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               64011000      0.29%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         22174523000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.483871                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.669794                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.54%      0.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  483     86.25%     86.79% # number of callpals executed
system.cpu3.kern.callpal::rdps                     49      8.75%     95.54% # number of callpals executed
system.cpu3.kern.callpal::rti                      25      4.46%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   560                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              739                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          445.263538                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4963                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              739                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.715832                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   445.263538                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.869655                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.869655                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            98328                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           98328                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        14627                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          14627                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         6765                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          6765                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          133                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           99                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        21392                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           21392                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        21392                       # number of overall hits
system.cpu3.dcache.overall_hits::total          21392                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1085                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1085                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1538                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1538                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           41                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           42                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2623                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2623                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2623                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2623                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     67902226                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     67902226                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     94633493                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     94633493                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1403748                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1403748                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       646512                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       646512                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    162535719                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    162535719                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    162535719                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    162535719                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        15712                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        15712                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         8303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         8303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        24015                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        24015                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        24015                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        24015                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.069055                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.069055                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.185234                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.185234                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.235632                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.235632                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.297872                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.297872                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.109223                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.109223                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.109223                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.109223                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62582.696774                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62582.696774                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61530.229519                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61530.229519                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 34237.756098                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34237.756098                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 15393.142857                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15393.142857                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 61965.581014                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61965.581014                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 61965.581014                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 61965.581014                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5859                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               99                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.181818                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          400                       # number of writebacks
system.cpu3.dcache.writebacks::total              400                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          345                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1227                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1227                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            4                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1572                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1572                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1572                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1572                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          740                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          311                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          311                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           42                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           42                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1051                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1051                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1051                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1051                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           38                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           38                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           42                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           42                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     48071023                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     48071023                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     18080224                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     18080224                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1298502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1298502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       583488                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       583488                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     66151247                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     66151247                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     66151247                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     66151247                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      7661000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      7661000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      8279500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      8279500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.047098                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047098                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.037456                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037456                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.212644                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.212644                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.297872                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.297872                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.043764                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043764                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.043764                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043764                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64960.841892                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 64960.841892                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 58135.768489                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 58135.768489                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 35094.648649                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35094.648649                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 13892.571429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13892.571429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 62941.243578                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 62941.243578                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 62941.243578                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62941.243578                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 201605.263158                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 201605.263158                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 197130.952381                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 197130.952381                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1724                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12868                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1724                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.464037                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            31684                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           31684                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        12928                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          12928                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        12928                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           12928                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        12928                       # number of overall hits
system.cpu3.icache.overall_hits::total          12928                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2052                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2052                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2052                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2052                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2052                       # number of overall misses
system.cpu3.icache.overall_misses::total         2052                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    124179317                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    124179317                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    124179317                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    124179317                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    124179317                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    124179317                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        14980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        14980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        14980                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        14980                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        14980                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        14980                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.136983                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.136983                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.136983                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.136983                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.136983                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.136983                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60516.236355                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60516.236355                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60516.236355                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60516.236355                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60516.236355                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60516.236355                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          329                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    27.416667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          328                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          328                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          328                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          328                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          328                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          328                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1724                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1724                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1724                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1724                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1724                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1724                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    102665405                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    102665405                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    102665405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    102665405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    102665405                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    102665405                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.115087                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.115087                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.115087                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.115087                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.115087                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.115087                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59550.698956                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59550.698956                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 59550.698956                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59550.698956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 59550.698956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59550.698956                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  687                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 686                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16229                       # Transaction distribution
system.iobus.trans_dist::WriteResp                677                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1007                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2641                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33831                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          503                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2858                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998530                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               332000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              633000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              975000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            90435034                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1963000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15638050                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                15595                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15595                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140355                       # Number of tag accesses
system.iocache.tags.data_accesses              140355                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           43                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               43                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        15552                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        15552                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.iocache.demand_misses::total                43                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           43                       # number of overall misses
system.iocache.overall_misses::total               43                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5450950                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5450950                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   3385975034                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   3385975034                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5450950                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5450950                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5450950                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5450950                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           43                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             43                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           43                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              43                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           43                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             43                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126766.279070                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126766.279070                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217719.588092                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217719.588092                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 126766.279070                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 126766.279070                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 126766.279070                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 126766.279070                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         30183                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4445                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.790326                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           43                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           43                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           43                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3165000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3165000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2577221084                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2577221084                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3165000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3165000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3165000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3165000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 73604.651163                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73604.651163                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165716.376286                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165716.376286                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73604.651163                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73604.651163                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73604.651163                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73604.651163                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     56523                       # number of replacements
system.l2.tags.tagsinuse                  2655.455975                       # Cycle average of tags in use
system.l2.tags.total_refs                      194096                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     56523                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.433930                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      633.808229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    20.887573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     9.110328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    72.993859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    72.066110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   968.686620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   821.955078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    34.334427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    21.613750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.004399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.059124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.050168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.162076                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.124695                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4463354                       # Number of tag accesses
system.l2.tags.data_accesses                  4463354                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          526                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          113                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          968                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       185648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         6804                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          647                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          149                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  195435                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20477                       # number of Writeback hits
system.l2.Writeback_hits::total                 20477                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4109                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          781                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       185648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        10702                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          647                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          156                       # number of demand (read+write) hits
system.l2.demand_hits::total                   199544                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          526                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          116                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          968                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          781                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       185648                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        10702                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          647                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          156                       # number of overall hits
system.l2.overall_hits::total                  199544                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          495                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          228                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3178                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2282                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        21413                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14162                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1076                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          454                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 43288                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                272                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         8852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10801                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          495                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          258                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3178                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4004                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        21413                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        23014                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1076                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          651                       # number of demand (read+write) misses
system.l2.demand_misses::total                  54089                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          495                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          258                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3178                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4004                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        21413                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        23014                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1076                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          651                       # number of overall misses
system.l2.overall_misses::total                 54089                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     44676000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     22625500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    264972250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    215883250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1820003732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1266582033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     94089250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     46589000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3775421015                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       185998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       312992                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       472986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1096972                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       155995                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       344989                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      3166500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    153533498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    757449026                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16323749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     930472773                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     44676000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     25792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    264972250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    369416748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1820003732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2024031059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     94089250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     62912749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4705893788                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     44676000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     25792000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    264972250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    369416748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1820003732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2024031059                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     94089250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     62912749                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4705893788                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         1021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          341                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       207061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        20966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              238723                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20477                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20477                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              290                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           33                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        12750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14910                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1021                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4146                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4785                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       207061                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33716                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1723                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          807                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253633                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1021                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4146                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4785                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       207061                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33716                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1723                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          807                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253633                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.484819                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.668622                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.766522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.797345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.103414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.675475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.624492                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.752902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181332                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.963235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.842857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.951220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.937931                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.868421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.862069                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.909091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.895476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.694275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.965686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.724413                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.484819                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.689840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.766522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.836782                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.103414                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.682584                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.624492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.806691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213257                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.484819                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.689840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.766522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.836782                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.103414                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.682584                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.624492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.806691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213257                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 90254.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 99234.649123                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83377.045312                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94602.651183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84995.270723                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 89435.251589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 87443.540892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 102618.942731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87216.342058                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1419.832061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  7278.883721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  8016.711864                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3205.025641                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4032.985294                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2863.545455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  4499.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11999.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  2099.933333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4599.853333                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       105550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 89159.987224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 85568.123136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 82861.670051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86146.909823                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 90254.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 99968.992248                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83377.045312                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 92261.925075                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84995.270723                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 87947.816938                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 87443.540892                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 96640.167435                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87002.787776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 90254.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 99968.992248                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83377.045312                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 92261.925075                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84995.270723                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 87947.816938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 87443.540892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 96640.167435                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87002.787776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14084                       # number of writebacks
system.l2.writebacks::total                     14084                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           89                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          125                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          127                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                429                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          125                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 429                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          125                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                429                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          406                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3053                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        21378                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14157                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          949                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          435                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42859                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           272                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         8852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10801                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        21378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        23009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             53660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        21378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        23009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            53660                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          381                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          259                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          644                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          158                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           25                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          456                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           38                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          677                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          539                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           25                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          715                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           42                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1321                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     32499000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     18493500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    217303000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    186204750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   1549206018                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1088659967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     71153000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     38854250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3202373485                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      2418591                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       787029                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      1075553                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       714025                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4995198                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       594029                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       251513                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       236012                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       274512                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1356066                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      2793500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    132181002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    647794474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     13882751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    796651727                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     32499000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     21287000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    217303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    318385752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1549206018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1736454441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     71153000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     52737001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3999025212                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     32499000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     21287000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    217303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    318385752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1549206018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1736454441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     71153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     52737001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3999025212                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     80176000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     39133000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    119871500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     33311000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      5281500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     70815500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      7128500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    116536500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    113487000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      5281500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    109948500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      7691000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    236408000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.397649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.633431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.736372                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.791405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.103245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.675236                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.550784                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.721393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.179534                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.963235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.842857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.951220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.937931                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.868421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.862069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.909091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.895476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.694275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.965686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.724413                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.397649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.657754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.736372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.833229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.103245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.682436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.550784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.783147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.211566                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.397649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.657754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.736372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.833229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.103245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.682436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.550784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.783147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.211566                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80046.798030                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85618.055556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71176.875205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82209.602649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72467.303677                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76899.058204                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 74976.817703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89320.114943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74718.810168                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18462.526718                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18303                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18229.711864                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18308.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18364.698529                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18000.878788                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17965.214286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18154.769231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18300.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18080.880000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 93116.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 76760.163763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 73180.577723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 70470.817259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73757.219424                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 80046.798030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 86532.520325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 71176.875205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 79855.969902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72467.303677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 75468.488026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 74976.817703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 83444.621835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74525.255535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 80046.798030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 86532.520325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 71176.875205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 79855.969902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72467.303677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 75468.488026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 74976.817703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 83444.621835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74525.255535                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210435.695538                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 151092.664093                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 186135.869565                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210829.113924                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211260                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 155297.149123                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 187592.105263                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 172136.632201                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210551.020408                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211260                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 153774.125874                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 183119.047619                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178961.392884                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               43546                       # Transaction distribution
system.membus.trans_dist::ReadResp              43544                       # Transaction distribution
system.membus.trans_dist::WriteReq                677                       # Transaction distribution
system.membus.trans_dist::WriteResp               677                       # Transaction distribution
system.membus.trans_dist::Writeback             29636                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        15552                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              496                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            223                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             357                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10799                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10791                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       122467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       125108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 171808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1990720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1990720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2858                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4334912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4337770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6328490                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              412                       # Total snoops (count)
system.membus.snoop_fanout::samples            100995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  100995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              100995                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2333999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           294258443                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15816950                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          289051524                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          74202                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        61046                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1039                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        59251                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17375                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    29.324400                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           5580                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           57                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               30812                       # DTB read hits
system.switch_cpus0.dtb.read_misses                95                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              95                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              13700                       # DTB write hits
system.switch_cpus0.dtb.write_misses               24                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             24                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               44512                       # DTB hits
system.switch_cpus0.dtb.data_misses               119                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             119                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               5710                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           5710                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  479648                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        59431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                223739                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              74202                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        22955                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               360903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           4436                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          351                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          609                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            31108                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       423512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.528294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.753630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          378558     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            3471      0.82%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            8880      2.10%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            4017      0.95%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            5538      1.31%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2782      0.66%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3129      0.74%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1475      0.35%     96.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           15662      3.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       423512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154701                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466465                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           42367                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       344845                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            30547                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         3617                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          2136                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3337                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           83                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        172939                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          303                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          2136                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           44684                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         119523                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       215991                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            31887                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9291                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        161178                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3912                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           148                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            22                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       111451                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       185843                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       185817                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        91445                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           19983                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         6200                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          389                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            31723                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        33591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        15160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        12632                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         5755                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            146503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         9903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           140251                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          414                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        31990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        14647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         7190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       423512                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.331162                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.010261                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       361231     85.29%     85.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        28771      6.79%     92.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        14277      3.37%     95.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         6377      1.51%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         6496      1.53%     98.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         2768      0.65%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1936      0.46%     99.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          893      0.21%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          763      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       423512                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            815     19.71%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1931     46.71%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1388     33.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        89413     63.75%     63.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          237      0.17%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        32790     23.38%     87.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        14113     10.06%     97.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3698      2.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        140251                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.292404                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4134                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.029476                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       708562                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       188680                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       136257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        144385                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1322                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         7052                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          286                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2672                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          382                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          195                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          2136                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         117351                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          875                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       157933                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          892                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        33591                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        15160                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7952                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          334                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          286                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         2020                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       138007                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        30919                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         2244                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1527                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               44667                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           24500                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             13748                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.287726                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                137115                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               136257                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            70845                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            93603                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.284077                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.756867                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        32794                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2711                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1869                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       417945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.299082                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.130845                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       371375     88.86%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        20524      4.91%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9880      2.36%     96.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4904      1.17%     97.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         2774      0.66%     97.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2260      0.54%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          720      0.17%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          776      0.19%     98.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         4732      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       417945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       125000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        125000                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 39021                       # Number of memory references committed
system.switch_cpus0.commit.loads                26533                       # Number of loads committed
system.switch_cpus0.commit.membars               1386                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22246                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           120172                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         4878                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          613      0.49%      0.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        80038     64.03%     64.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          198      0.16%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        27919     22.34%     87.01% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        12534     10.03%     97.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3698      2.96%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       125000                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         4732                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              570616                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             321162                       # The number of ROB writes
system.switch_cpus0.timesIdled                    702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  56136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            45579258                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             124387                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               124387                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.856094                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.856094                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.259330                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.259330                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          166467                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         100481                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          36965                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2835                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          80589                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        62088                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4675                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        55990                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          35344                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    63.125558                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           6456                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          216                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               88187                       # DTB read hits
system.switch_cpus1.dtb.read_misses               649                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           34229                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              48621                       # DTB write hits
system.switch_cpus1.dtb.write_misses               97                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  29                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18260                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              136808                       # DTB hits
system.switch_cpus1.dtb.data_misses               746                       # DTB misses
system.switch_cpus1.dtb.data_acv                   33                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52489                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              28895                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1182                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          30077                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  872151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       168352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                462724                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              80589                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        41800                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               310504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          12870                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          463                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        72375                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          548                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            64138                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3072                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       558724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.828180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.148190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          468321     83.82%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8160      1.46%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           11981      2.14%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7950      1.42%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           14567      2.61%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            5836      1.04%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6154      1.10%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            3660      0.66%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           32095      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       558724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.092403                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.530555                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          137167                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       337064                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            71919                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6750                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          5824                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         5556                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          623                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        421374                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2091                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          5824                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          142102                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          87114                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       185389                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            73310                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        64985                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        405138                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          498                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          4144                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          8406                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         45303                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       277136                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       509290                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       508976                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          264                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       207094                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           70044                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         8982                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1058                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            49597                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        84264                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        52542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10735                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8039                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            371832                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        11161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           359230                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          582                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        88137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        44190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         8033                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       558724                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.642947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.387303                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       419967     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        48593      8.70%     83.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        29723      5.32%     89.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        23286      4.17%     93.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        18549      3.32%     96.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         9344      1.67%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         5632      1.01%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2415      0.43%     99.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1215      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       558724                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            836      8.23%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          6342     62.44%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2979     29.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       211494     58.87%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          349      0.10%     58.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           52      0.01%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        91685     25.52%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        49803     13.86%     98.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         5838      1.63%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        359230                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.411890                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              10157                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028274                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1287029                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       471046                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       337880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          895                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          507                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          402                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        368904                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            477                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5935                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        19916                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         7874                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        12627                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          5824                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          29073                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47460                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       390050                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1727                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        84264                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        52542                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9375                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        47187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          442                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         3903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         5724                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       354306                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        89028                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         4925                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7057                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              137851                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           50530                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             48823                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.406244                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                340203                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               338282                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           168236                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           219771                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.387871                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.765506                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        89112                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         5204                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       543449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.579480                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       442082     81.35%     81.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        46310      8.52%     89.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        15491      2.85%     92.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         8770      1.61%     94.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         7271      1.34%     95.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3861      0.71%     96.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3537      0.65%     97.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         2568      0.47%     97.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        13559      2.49%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       543449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       299661                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        299661                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                109016                       # Number of memory references committed
system.switch_cpus1.commit.loads                64348                       # Number of loads committed
system.switch_cpus1.commit.membars               1182                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             43031                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               349                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           289469                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         4149                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         4807      1.60%      1.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       178182     59.46%     61.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          306      0.10%     61.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.02%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        65530     21.87%     83.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        44949     15.00%     98.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         5838      1.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       299661                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        13559                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              914700                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             792885                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 313427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            42216394                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             294860                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               294860                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.957848                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.957848                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.338084                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.338084                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          460278                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         240840                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              226                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             160                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          36994                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4413                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       13145149                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     10733158                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       275773                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     11759758                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6352745                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    54.021052                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         405963                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1371                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            11386212                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2718                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   31                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        11067136                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4797397                       # DTB write hits
system.switch_cpus2.dtb.write_misses             5454                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        4629902                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            16183609                       # DTB hits
system.switch_cpus2.dtb.data_misses              8172                       # DTB misses
system.switch_cpus2.dtb.data_acv                   51                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        15697038                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            9619034                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1031                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 101                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        9620065                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                34921988                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     14612613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              64821756                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           13145149                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      6758708                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             17301107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         658294                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         1466                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        22256                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        11587                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          9893174                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       200578                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     32278264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.008217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.914040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18517112     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2424629      7.51%     64.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1572829      4.87%     69.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1426218      4.42%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1250263      3.87%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1343748      4.16%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          980072      3.04%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          734553      2.28%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         4028840     12.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     32278264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376415                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.856187                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        13305371                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6109728                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         11463886                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1073519                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        325760                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1747670                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3440                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      61592711                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9606                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        325760                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        13785057                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1115930                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2378609                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         12041702                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2631206                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      60437716                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        11032                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2057622                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        120148                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        162483                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     43946416                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     79535664                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     79262445                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       272900                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     39485164                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         4461232                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       243692                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15637                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5258606                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     11717665                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4938434                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       380138                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       136334                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          57557074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       693822                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         56041366                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         9496                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5523500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2682173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       613853                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     32278264                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.736195                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.797218                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     11372579     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5385266     16.68%     51.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5905736     18.30%     70.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4499104     13.94%     84.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      2408263      7.46%     91.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1287240      3.99%     95.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       848615      2.63%     98.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       385314      1.19%     99.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       186147      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     32278264                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          39435      9.08%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        205679     47.37%     56.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       189073     43.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           18      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     39406133     70.32%     70.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        27971      0.05%     70.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     70.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        65988      0.12%     70.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     70.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        57315      0.10%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            6      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11574812     20.65%     91.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4836874      8.63%     99.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        72248      0.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      56041366                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.604759                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             434190                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007748                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    144186229                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     63469966                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     55028252                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       618453                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       306984                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       288634                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      56161561                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         313977                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1119999                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1158112                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2705                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         7870                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       349987                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         4414                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        54170                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        325760                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         668613                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       327592                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     59178946                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       217515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     11717665                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4938434                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       674003                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       325766                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         7870                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       218543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       349945                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     55647554                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11435271                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       393812                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               928050                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16238581                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         9494559                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4803310                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.593482                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              55410652                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             55316886                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         34815606                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         46930735                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.584013                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.741851                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      5556195                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        79969                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       322414                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     31410948                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.707001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.280847                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     12227584     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      7476870     23.80%     62.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      5690028     18.11%     80.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1029716      3.28%     84.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1143997      3.64%     87.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       861815      2.74%     90.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       351385      1.12%     91.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       357338      1.14%     92.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2272215      7.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     31410948                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     53618533                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      53618533                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              15147997                       # Number of memory references committed
system.switch_cpus2.commit.loads             10559550                       # Number of loads committed
system.switch_cpus2.commit.membars              17250                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           8962124                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            280232                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         51318114                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       375149                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       891179      1.66%      1.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     37338617     69.64%     71.30% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        27579      0.05%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        65950      0.12%     71.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     71.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        57311      0.11%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            6      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     10576800     19.73%     91.31% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      4588845      8.56%     99.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        72245      0.13%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     53618533                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      2272215                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            88298028                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          119218296                       # The number of ROB writes
system.switch_cpus2.timesIdled                 116936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2643724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            11140660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           52727372                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             52727372                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.662312                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.662312                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.509862                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.509862                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        75104736                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       41261190                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           272217                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          180080                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         527380                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         85313                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          19171                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        13441                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1601                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        13082                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           7068                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    54.028436                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2075                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          130                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               16629                       # DTB read hits
system.switch_cpus3.dtb.read_misses               128                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             145                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               9600                       # DTB write hits
system.switch_cpus3.dtb.write_misses               25                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             25                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               26229                       # DTB hits
system.switch_cpus3.dtb.data_misses               153                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             170                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1123                       # ITB hits
system.switch_cpus3.itb.fetch_misses              647                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1770                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  278890                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        56456                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                105887                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              19171                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         9143                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                51784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           4612                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               177                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          343                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        51000                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          668                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            14980                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       162750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.650611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.949812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          142830     87.76%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1834      1.13%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            1751      1.08%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1565      0.96%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            3591      2.21%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1405      0.86%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1230      0.76%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1265      0.78%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            7279      4.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       162750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.068740                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.379673                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           47741                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        95075                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            16742                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1138                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          2054                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1458                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         97598                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1057                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          2054                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           49147                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          17380                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        71613                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            16457                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6099                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         92935                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           235                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           234                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          2235                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        64281                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       112494                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       112401                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        45424                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           18857                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3465                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          229                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            13679                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        18730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        10839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3351                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1894                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             83007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         5031                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            77118                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          180                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        25025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        11663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3954                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       162750                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.473843                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.173050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       129375     79.49%     79.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        14698      9.03%     88.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         6922      4.25%     92.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         4480      2.75%     95.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         3697      2.27%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1966      1.21%     99.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          993      0.61%     99.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          392      0.24%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          227      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       162750                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             86      4.62%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1065     57.26%     61.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          709     38.12%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        47003     60.95%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          217      0.28%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           13      0.02%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        17556     22.77%     84.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         9922     12.87%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         2407      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         77118                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.276518                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1860                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.024119                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       318716                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       113057                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        74038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          310                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          149                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          143                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         78811                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            167                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          704                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         5682                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2332                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           91                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          2054                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12687                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4392                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        89148                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        18730                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        10839                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         4584                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            63                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4309                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          150                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2084                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        75502                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        16777                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1616                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 1110                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               26441                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           10646                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              9664                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.270723                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 74592                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                74181                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            34374                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            45816                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.265987                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.750262                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        25629                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1077                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1936                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       158263                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.400789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.244457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       133038     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        12324      7.79%     91.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         4148      2.62%     94.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3016      1.91%     96.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1819      1.15%     97.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1035      0.65%     98.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          631      0.40%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          491      0.31%     98.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1761      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       158263                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        63430                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         63430                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 21555                       # Number of memory references committed
system.switch_cpus3.commit.loads                13048                       # Number of loads committed
system.switch_cpus3.commit.membars                290                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              8850                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            60970                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1310                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          417      0.66%      0.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        38558     60.79%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          187      0.29%     61.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        13338     21.03%     82.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         8512     13.42%     96.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         2407      3.79%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        63430                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1761                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              245185                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             182615                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 116140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            44070156                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              63013                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                63013                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.425912                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.425912                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.225942                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.225942                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           95936                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          54046                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          34658                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1591                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             240713                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            240669                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               677                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              677                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            20477                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        15593                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             504                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           235                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15006                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       414145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        86938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                532899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        65344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        33644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       265408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       487560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     13251840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3254362                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       110272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        77468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17545898                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17397                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           293205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.053328                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 277569     94.67%     94.67% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  15636      5.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             293205                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          159600000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1633123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1390102                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6856340                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8460520                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         314813441                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          55808482                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2806844                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1693763                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.196098                       # Number of seconds simulated
sim_ticks                                196097502500                       # Number of ticks simulated
final_tick                               2482112365000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 429773                       # Simulator instruction rate (inst/s)
host_op_rate                                   429773                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               84960568                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747024                       # Number of bytes of host memory used
host_seconds                                  2308.10                       # Real time elapsed on the host
sim_insts                                   991959697                       # Number of instructions simulated
sim_ops                                     991959697                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       167744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       176384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        82624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       107008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       930112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      2693760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       154304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       941952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5253888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       167744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        82624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       930112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       154304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1334784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1918912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1918912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         2756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        14533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        42090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        14718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29983                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       855411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       899471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       421341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       545688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4743110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     13736840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       786874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      4803488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26792223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       855411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       421341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4743110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       786874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6806736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9785499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9785499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9785499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       855411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       899471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       421341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       545688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4743110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     13736840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       786874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      4803488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36577722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       82091                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29983                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82091                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4153856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1099968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  852736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5253824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1918912                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  17187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16648                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1966                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              396                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  196097451500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 82091                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.985296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.424775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.094209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16466     51.62%     51.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11174     35.03%     86.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1956      6.13%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          696      2.18%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          397      1.24%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          193      0.61%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          184      0.58%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          105      0.33%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          726      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31897                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.734895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.204007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.208045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           762     93.96%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      3.82%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.62%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.25%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.25%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.12%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.12%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           811                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.429100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.403427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              659     81.26%     81.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      1.60%     82.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               97     11.96%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      3.58%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      1.36%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           811                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1035314750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2252264750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  324520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15951.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34701.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        21.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    38655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7678                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1749714.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                262468080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                143211750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               640247400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              222937920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          14425304400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          27975386250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         107974532250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           151644088050                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            686.615875                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 162277059250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6548100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   27271547000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                296798040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                161943375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               660394800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              217423440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          14425304400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          26773953075                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         109028421000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           151564238130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            686.254330                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 163216578750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6548100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   26331585250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      88                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1836849                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  611240     49.91%     49.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    201      0.02%     49.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     63      0.01%     49.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 613068     50.06%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             1224572                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   611240     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     201      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      63      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  611204     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              1222708                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            162929981000     83.09%     83.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               68249500      0.03%     83.12% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               41581000      0.02%     83.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            33053384500     16.86%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        196093196000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996960                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998478                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         8      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::256                  203400     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::257                  406800     66.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                610208                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   28      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl               613832     33.43%     33.43% # number of callpals executed
system.cpu0.kern.callpal::rdps                    405      0.02%     33.45% # number of callpals executed
system.cpu0.kern.callpal::rti                  610479     33.24%     66.69% # number of callpals executed
system.cpu0.kern.callpal::callsys              610216     33.23%     99.92% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1424      0.08%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1836385                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           610506                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             610310                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             610310                      
system.cpu0.kern.mode_good::user               610310                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999679                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999839                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      162797553000     74.26%     74.26% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         56431567500     25.74%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      28                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           155060                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          475.379243                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43489913                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           155060                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           280.471514                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   475.379243                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.928475                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.928475                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        267207181                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       267207181                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     39032179                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       39032179                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     27548000                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27548000                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1378                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1378                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     66580179                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66580179                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     66580179                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66580179                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       165917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       165917                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        12328                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        12328                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          376                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          376                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          552                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          552                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       178245                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        178245                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       178245                       # number of overall misses
system.cpu0.dcache.overall_misses::total       178245                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2400351941                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2400351941                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    292767453                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    292767453                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      7109232                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7109232                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      9720242                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9720242                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        11001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2693119394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2693119394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2693119394                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2693119394                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     39198096                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     39198096                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     27560328                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27560328                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1930                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1930                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     66758424                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66758424                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     66758424                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     66758424                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004233                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000447                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000447                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.179818                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.179818                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.286010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.286010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002670                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002670                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002670                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002670                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 14467.185044                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14467.185044                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23748.171074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23748.171074                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 18907.531915                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18907.531915                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 17609.134058                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17609.134058                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 15109.088019                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15109.088019                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 15109.088019                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15109.088019                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        35122                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1703                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1889                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             41                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.592906                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    41.536585                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8630                       # number of writebacks
system.cpu0.dcache.writebacks::total             8630                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14987                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14987                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5236                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5236                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           39                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        20223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        20223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        20223                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        20223                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       150930                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       150930                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         7092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7092                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          337                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          337                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          552                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          552                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       158022                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       158022                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       158022                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       158022                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           90                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           90                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          294                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          294                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          384                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          384                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1926246857                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1926246857                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    113621127                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    113621127                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      4599509                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4599509                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      8894758                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8894758                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         7999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         7999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2039867984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2039867984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2039867984                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2039867984                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     20476000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     20476000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     65806500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     65806500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     86282500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     86282500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003850                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003850                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000257                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.161167                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.161167                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.286010                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.286010                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12762.518101                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12762.518101                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 16021.027496                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16021.027496                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 13648.394659                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13648.394659                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 16113.692029                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16113.692029                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12908.759439                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12908.759439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12908.759439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12908.759439                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 227511.111111                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227511.111111                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223831.632653                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223831.632653                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224694.010417                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224694.010417                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            12818                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           23427422                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            12818                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1827.697145                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         72730128                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        72730128                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     36344770                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36344770                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     36344770                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36344770                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     36344770                       # number of overall hits
system.cpu0.icache.overall_hits::total       36344770                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        13885                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13885                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        13885                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13885                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        13885                       # number of overall misses
system.cpu0.icache.overall_misses::total        13885                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    417914606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    417914606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    417914606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    417914606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    417914606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    417914606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     36358655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36358655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     36358655                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36358655                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     36358655                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36358655                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000382                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000382                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000382                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000382                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000382                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000382                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 30098.279150                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30098.279150                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 30098.279150                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30098.279150                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 30098.279150                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30098.279150                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    15.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1067                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1067                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1067                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1067                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1067                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1067                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        12818                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        12818                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        12818                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        12818                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        12818                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        12818                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    364080597                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    364080597                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    364080597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    364080597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    364080597                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    364080597                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000353                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000353                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000353                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000353                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000353                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000353                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 28403.853721                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28403.853721                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 28403.853721                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28403.853721                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 28403.853721                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28403.853721                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     150                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1381797                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  459961     49.91%     49.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    201      0.02%     49.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     63      0.01%     49.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 461336     50.06%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              921561                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   459961     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     201      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      63      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  459915     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               920140                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            171380298500     87.31%     87.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               66329500      0.03%     87.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               42067000      0.02%     87.37% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            24798776000     12.63%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        196287471000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.996920                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.998458                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         6      0.00%      0.00% # number of syscalls executed
system.cpu1.kern.syscall::256                  153000     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::257                  306000     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                459006                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   55      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl               462031     33.45%     33.45% # number of callpals executed
system.cpu1.kern.callpal::rdps                    403      0.03%     33.48% # number of callpals executed
system.cpu1.kern.callpal::rti                  459271     33.25%     66.73% # number of callpals executed
system.cpu1.kern.callpal::callsys              459012     33.23%     99.96% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.96% # number of callpals executed
system.cpu1.kern.callpal::rdunique                618      0.04%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1381392                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           459127                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             459074                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                199                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             459080                      
system.cpu1.kern.mode_good::user               459074                      
system.cpu1.kern.mode_good::idle                    6                      
system.cpu1.kern.mode_switch_good::kernel     0.999898                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.030151                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999739                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       55270678500     29.83%     29.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         42392328500     22.88%     52.71% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         87612742000     47.29%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      55                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           126694                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.765614                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20889026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           126694                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.877784                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   467.765614                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.913605                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913605                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        201145283                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       201145283                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     29397078                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       29397078                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     20711193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      20711193                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1031                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1031                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          802                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          802                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     50108271                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        50108271                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     50108271                       # number of overall hits
system.cpu1.dcache.overall_hits::total       50108271                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139017                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139017                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4375                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4375                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          265                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          265                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          351                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          351                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143392                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143392                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143392                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143392                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1963954103                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1963954103                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     69426500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     69426500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3277234                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3277234                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      4068083                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4068083                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2033380603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2033380603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2033380603                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2033380603                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     29536095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29536095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     20715568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     20715568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1153                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1153                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     50251663                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     50251663                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     50251663                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50251663                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004707                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000211                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.204475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.204475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.304423                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.304423                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.002853                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002853                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.002853                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002853                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 14127.438392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14127.438392                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 15868.914286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15868.914286                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 12366.920755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12366.920755                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 11589.980057                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11589.980057                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 14180.572159                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 14180.572159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 14180.572159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 14180.572159                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        27992                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2365                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1936                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             54                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.458678                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    43.796296                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3547                       # number of writebacks
system.cpu1.dcache.writebacks::total             3547                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13870                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13870                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          531                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          531                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14401                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14401                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       125147                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       125147                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         3844                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3844                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          237                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          237                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          349                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          349                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       128991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       128991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       128991                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       128991                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          259                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          259                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          259                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          259                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1562011827                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1562011827                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     45806551                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     45806551                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2486759                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2486759                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      3547417                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3547417                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1607818378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1607818378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1607818378                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1607818378                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     58107000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     58107000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     58107000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     58107000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.182870                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.182870                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.302689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.302689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002567                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002567                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002567                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002567                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12481.416470                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12481.416470                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 11916.376431                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11916.376431                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 10492.654008                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10492.654008                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 10164.518625                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10164.518625                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12464.577978                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12464.577978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12464.577978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12464.577978                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224351.351351                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224351.351351                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224351.351351                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224351.351351                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             8312                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999994                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16026312                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8312                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1928.093359                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999994                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         51509367                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        51509367                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     25741575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25741575                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     25741575                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25741575                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     25741575                       # number of overall hits
system.cpu1.icache.overall_hits::total       25741575                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         8952                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8952                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         8952                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8952                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         8952                       # number of overall misses
system.cpu1.icache.overall_misses::total         8952                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    243175133                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    243175133                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    243175133                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    243175133                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    243175133                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    243175133                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     25750527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25750527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     25750527                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25750527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     25750527                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25750527                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000348                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000348                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000348                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000348                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000348                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000348                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 27164.335679                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27164.335679                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 27164.335679                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27164.335679                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 27164.335679                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27164.335679                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          350                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.818182                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          639                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          639                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          639                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          639                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          639                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          639                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         8313                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8313                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         8313                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8313                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         8313                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8313                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    212899586                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    212899586                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    212899586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    212899586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    212899586                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    212899586                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000323                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000323                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000323                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000323                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 25610.439793                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25610.439793                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 25610.439793                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25610.439793                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 25610.439793                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25610.439793                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   2509062                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  833972     49.95%     49.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    201      0.01%     49.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      8      0.00%     49.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 835525     50.04%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1669706                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   833972     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     201      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       8      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  833971     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1668152                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            150870397000     76.94%     76.94% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               72421500      0.04%     76.97% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                6341500      0.00%     76.98% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            45147592000     23.02%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        196096752000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.998140                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.999069                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        11      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       32      0.00%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::73                       27      0.00%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::74                       32      0.00%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::256                  277400     33.33%     33.34% # number of syscalls executed
system.cpu2.kern.syscall::257                  554800     66.66%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                832302                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  170      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   89      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl               836913     33.38%     33.39% # number of callpals executed
system.cpu2.kern.callpal::rdps                    451      0.02%     33.41% # number of callpals executed
system.cpu2.kern.callpal::rti                  832587     33.21%     66.62% # number of callpals executed
system.cpu2.kern.callpal::callsys              832347     33.20%     99.82% # number of callpals executed
system.cpu2.kern.callpal::rdunique               4585      0.18%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               2507142                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           832676                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             832497                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             832497                      
system.cpu2.kern.mode_good::user               832497                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999785                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999893                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      117852758000     60.10%     60.10% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         78243994000     39.90%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      89                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           279022                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.017683                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90156714                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           279022                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           323.116865                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   503.017683                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.982456                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982456                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        366966193                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       366966193                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     53619315                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       53619315                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     37560704                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      37560704                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2910                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2910                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         3329                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3329                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     91180019                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        91180019                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     91180019                       # number of overall hits
system.cpu2.dcache.overall_hits::total       91180019                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       296636                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       296636                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       186296                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       186296                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1189                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1189                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          539                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          539                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       482932                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        482932                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       482932                       # number of overall misses
system.cpu2.dcache.overall_misses::total       482932                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7214145677                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7214145677                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   8452014905                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8452014905                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     36127746                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36127746                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      4531576                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      4531576                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15666160582                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15666160582                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15666160582                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15666160582                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     53915951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     53915951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     37747000                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     37747000                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         3868                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3868                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     91662951                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     91662951                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     91662951                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     91662951                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.005502                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005502                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004935                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004935                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.290071                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.290071                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.139349                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.139349                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005269                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005269                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005269                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005269                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 24319.858942                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24319.858942                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 45368.740633                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 45368.740633                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 30384.984020                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30384.984020                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8407.376623                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8407.376623                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32439.682154                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32439.682154                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32439.682154                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32439.682154                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       388320                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1702                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             9501                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    40.871487                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.100000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        38360                       # number of writebacks
system.cpu2.dcache.writebacks::total            38360                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        50627                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        50627                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       150327                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       150327                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          128                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       200954                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       200954                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       200954                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       200954                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       246009                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       246009                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        35969                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        35969                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1061                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1061                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          538                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          538                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       281978                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       281978                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       281978                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       281978                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          376                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          376                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          376                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          376                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4393972080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4393972080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   1490986288                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1490986288                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     27937253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     27937253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      3724424                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3724424                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5884958368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5884958368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5884958368                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5884958368                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     84199000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     84199000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     84199000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     84199000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004563                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004563                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000953                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000953                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.258844                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.258844                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.139090                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.139090                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003076                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003076                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003076                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003076                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17861.021670                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17861.021670                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 41451.980539                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 41451.980539                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 26331.058435                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26331.058435                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6922.721190                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6922.721190                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20870.274873                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20870.274873                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20870.274873                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20870.274873                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223933.510638                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223933.510638                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223933.510638                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223933.510638                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            34771                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.963684                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           48273410                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34771                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1388.323891                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.963684                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999929                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999929                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        100282297                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       100282297                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     50085859                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       50085859                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     50085859                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        50085859                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     50085859                       # number of overall hits
system.cpu2.icache.overall_hits::total       50085859                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        37898                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        37898                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        37898                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         37898                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        37898                       # number of overall misses
system.cpu2.icache.overall_misses::total        37898                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1660028876                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1660028876                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1660028876                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1660028876                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1660028876                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1660028876                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     50123757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     50123757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     50123757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     50123757                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     50123757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     50123757                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000756                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000756                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000756                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000756                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000756                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000756                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 43802.545675                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43802.545675                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 43802.545675                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43802.545675                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 43802.545675                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43802.545675                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          708                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    28.320000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         3115                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3115                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         3115                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3115                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         3115                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3115                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        34783                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34783                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        34783                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34783                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        34783                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34783                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1468270115                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1468270115                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1468270115                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1468270115                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1468270115                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1468270115                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000694                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000694                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000694                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000694                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42212.290918                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42212.290918                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42212.290918                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42212.290918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42212.290918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42212.290918                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      95                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1590178                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  528442     49.92%     49.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    201      0.02%     49.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     99      0.01%     49.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 529909     50.06%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             1058651                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   528442     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     201      0.02%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      99      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  528450     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              1057192                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            167673101000     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               68919000      0.04%     85.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               47814000      0.02%     85.48% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            28500424000     14.52%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        196290258000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.997247                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.998622                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         7      0.00%      0.00% # number of syscalls executed
system.cpu3.kern.syscall::256                  175800     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::257                  351600     66.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                527407                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   10      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   26      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl               530716     33.39%     33.39% # number of callpals executed
system.cpu3.kern.callpal::rdps                    406      0.03%     33.41% # number of callpals executed
system.cpu3.kern.callpal::rti                  527676     33.19%     66.61% # number of callpals executed
system.cpu3.kern.callpal::callsys              527414     33.18%     99.78% # number of callpals executed
system.cpu3.kern.callpal::rdunique               3421      0.22%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1589669                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           527702                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             527503                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             527503                      
system.cpu3.kern.mode_good::user               527503                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999623                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999811                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      168942139500     77.40%     77.40% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         49315300000     22.60%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      26                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           160198                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          470.729582                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           34552908                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           160198                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           215.688760                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   470.729582                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.919394                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.919394                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        231956316                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       231956316                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     33920579                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33920579                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     23797858                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23797858                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1065                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1065                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          876                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          876                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     57718437                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        57718437                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     57718437                       # number of overall hits
system.cpu3.dcache.overall_hits::total       57718437                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149867                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149867                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        77555                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        77555                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          355                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          355                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          420                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          420                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       227422                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        227422                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       227422                       # number of overall misses
system.cpu3.dcache.overall_misses::total       227422                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2596589222                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2596589222                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   1921543342                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1921543342                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      5408239                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5408239                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      4219582                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4219582                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4518132564                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4518132564                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4518132564                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4518132564                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     34070446                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     34070446                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     23875413                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23875413                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1296                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1296                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     57945859                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     57945859                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     57945859                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     57945859                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004399                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004399                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.003248                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003248                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.324074                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.324074                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003925                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003925                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003925                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003925                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 17325.957162                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 17325.957162                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 24776.524299                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 24776.524299                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 15234.476056                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15234.476056                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 10046.623810                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10046.623810                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 19866.734810                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19866.734810                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 19866.734810                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19866.734810                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        38620                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1824                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2500                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             45                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    15.448000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    40.533333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20165                       # number of writebacks
system.cpu3.dcache.writebacks::total            20165                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5902                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5902                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        59269                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        59269                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           24                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        65171                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        65171                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        65171                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        65171                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       143965                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       143965                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        18286                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        18286                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          331                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          331                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          416                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          416                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       162251                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       162251                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       162251                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       162251                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          269                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          269                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          269                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          269                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2273657604                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2273657604                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    402002955                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    402002955                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      3946758                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3946758                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      3596918                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3596918                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2675660559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2675660559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2675660559                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2675660559                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     60456000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     60456000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     60456000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     60456000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004226                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004226                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000766                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000766                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.233099                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.233099                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.320988                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.320988                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002800                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002800                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002800                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002800                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15793.127524                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15793.127524                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21984.193099                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21984.193099                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 11923.740181                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11923.740181                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  8646.437500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8646.437500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16490.872531                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16490.872531                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16490.872531                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16490.872531                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224743.494424                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224743.494424                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224743.494424                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224743.494424                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             9969                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999974                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           19507471                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9969                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1956.813221                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999974                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         59515687                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        59515687                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     29742061                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29742061                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     29742061                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29742061                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     29742061                       # number of overall hits
system.cpu3.icache.overall_hits::total       29742061                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        10797                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10797                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        10797                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10797                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        10797                       # number of overall misses
system.cpu3.icache.overall_misses::total        10797                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    362679573                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    362679573                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    362679573                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    362679573                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    362679573                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    362679573                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     29752858                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     29752858                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     29752858                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     29752858                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     29752858                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     29752858                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000363                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000363                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000363                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000363                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000363                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000363                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 33590.772715                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33590.772715                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 33590.772715                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33590.772715                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 33590.772715                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33590.772715                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          826                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          826                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          826                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          826                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          826                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          826                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         9971                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9971                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         9971                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9971                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         9971                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9971                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    318200635                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    318200635                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    318200635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    318200635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    318200635                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    318200635                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000335                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000335                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000335                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000335                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 31912.610069                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 31912.610069                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 31912.610069                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 31912.610069                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 31912.610069                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 31912.610069                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   90                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  91                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1198                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1198                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          243                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2577                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2577                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          122                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9451                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     9451                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2332000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              152000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1380000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     83997                       # number of replacements
system.l2.tags.tagsinuse                  2088.528544                       # Cycle average of tags in use
system.l2.tags.total_refs                      663223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83997                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.895794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      615.022747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    99.141442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    93.043467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    65.177700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    67.602461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   544.956605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   448.225470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    72.976930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    82.381723                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.037538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.006051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.005679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.004126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.033262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.027358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.005028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.127474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1937                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.169800                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13884895                       # Number of tag accesses
system.l2.tags.data_accesses                 13884895                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         9962                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       148016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         6771                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       122796                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        20187                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       223006                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         7290                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       134602                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  672630                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            70702                       # number of Writeback hits
system.l2.Writeback_hits::total                 70702                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   45                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 21                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         4098                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        13953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        10558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30540                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         9962                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       152114                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         6771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       124727                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        20187                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       236959                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         7290                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       145160                       # number of demand (read+write) hits
system.l2.demand_hits::total                   703170                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         9962                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       152114                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         6771                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       124727                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        20187                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       236959                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         7290                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       145160                       # number of overall hits
system.l2.overall_hits::total                  703170                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2856                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2261                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1541                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1525                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        14577                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        21420                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         2680                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         8494                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 55354                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          722                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          217                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          320                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1447                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          251                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           88                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              501                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        20690                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27622                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2780                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1541                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1688                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        14577                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        42110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2680                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14744                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82976                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2856                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2780                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1541                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1688                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        14577                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        42110                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2680                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14744                       # number of overall misses
system.l2.overall_misses::total                 82976                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    246290500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    209397750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    133242750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    133976000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1221065000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1787440750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    231462000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    699604000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4662478750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1068970                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       944473                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1311460                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       471487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3796390                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       407487                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        93997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       563982                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     37759248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     12230250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   1299903236                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    260680749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1610573483                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    246290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    247156998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    133242750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    146206250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1221065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3087343986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    231462000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    960284749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6273052233                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    246290500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    247156998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    133242750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    146206250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1221065000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3087343986                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    231462000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    960284749                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6273052233                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        12818                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       150277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         8312                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       124321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        34764                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       244426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         9970                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       143096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              727984                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        70702                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             70702                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          731                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          328                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1492                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          256                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            522                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         4617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        34643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        16808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             58162                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        12818                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       154894                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         8312                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       126415                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        34764                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       279069                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         9970                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       159904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               786146                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        12818                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       154894                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         8312                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       126415                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        34764                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       279069                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         9970                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       159904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              786146                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.222812                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.015046                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.185395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.012267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.419313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.087634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.268806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.059359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.076037                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.987688                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.973094                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.895238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.975610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.969839                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.980469                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.946237                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.905882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.965909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.959770                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.112411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.077841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.597235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.371847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474915                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.222812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.017948                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.185395                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.013353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.419313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.150895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.268806                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.092205                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105548                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.222812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.017948                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.185395                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.013353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.419313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.150895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.268806                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.092205                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105548                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 86236.169468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 92612.892525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 86465.120052                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 87853.114754                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83766.550045                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 83447.280579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 86366.417910                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 82364.492583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84230.204683                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1480.567867                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4352.410138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6975.851064                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1473.396875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2623.628196                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data   248.996016                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  5292.038961                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1105.847059                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1125.712575                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 72753.849711                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 75032.208589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 62827.609280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 41708.919840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58307.634603                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 86236.169468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 88905.394964                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 86465.120052                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 86615.077014                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83766.550045                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 73316.171598                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 86366.417910                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 65130.544560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75600.803039                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 86236.169468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 88905.394964                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 86465.120052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 86615.077014                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83766.550045                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 73316.171598                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 86366.417910                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 65130.544560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75600.803039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                29983                       # number of writebacks
system.l2.writebacks::total                     29983                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          235                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          250                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          269                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                865                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 865                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                865                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2621                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1291                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        14533                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        21416                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         2411                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         8469                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            54489                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          722                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          217                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          188                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          320                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1447                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          251                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           88                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           77                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           85                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          501                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        20690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27622                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        14533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        42106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         2411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        14533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        42106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         2411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82111                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           90                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           90                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          294                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          259                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          376                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          269                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1198                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          384                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          259                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          376                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          269                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1288                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    196036500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    179012750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     97501250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    113965000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   1034766250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1519198500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    181452500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    591330500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3913263250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     13083122                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      3894198                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      3350681                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      5733289                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     26061290                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      4472742                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      1581582                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      1380576                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1515582                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8950482                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     31371252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     10208750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   1047844764                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    185540251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1274965017                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    196036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    210384002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     97501250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    124173750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1034766250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2567043264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    181452500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    776870751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5188228267                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    196036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    210384002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     97501250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    124173750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1034766250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2567043264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    181452500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    776870751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5188228267                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     19201000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     19201000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     61974500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     54644000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     79289000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     56806500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    252714000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     81175500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     54644000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     79289000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     56806500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    271915000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.204478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.014899                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.155318                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.012138                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.418047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.087618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.241825                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.059184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.074849                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.987688                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.973094                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.895238                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.975610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.969839                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.980469                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.946237                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.905882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.965909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.959770                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.112411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.077841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.597235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.371847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474915                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.204478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.017806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.155318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.013226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.418047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.150880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.241825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.092049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104448                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.204478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.017806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.155318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.013226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.418047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.150880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.241825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.092049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104448                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 74794.544067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79952.099151                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75523.818745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75523.525514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 71201.145668                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 70937.546694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 75260.265450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 69822.942496                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71817.490686                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18120.667590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17945.612903                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17822.771277                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17916.528125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18010.566690                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17819.689243                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17972.522727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17929.558442                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17830.376471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17865.233533                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 60445.572254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 62630.368098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 50644.986177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 29686.440160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46157.592390                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 74794.544067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 76281.364032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 75523.818745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 74266.596890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 71201.145668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 60966.210611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 75260.265450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 52780.131191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63185.544775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 74794.544067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 76281.364032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 75523.818745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 74266.596890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 71201.145668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 60966.210611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 75260.265450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 52780.131191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63185.544775                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 213344.444444                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 213344.444444                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210797.619048                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210980.694981                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211176.579926                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210946.577629                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211394.531250                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210980.694981                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211176.579926                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211114.130435                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               54578                       # Transaction distribution
system.membus.trans_dist::ReadResp              54579                       # Transaction distribution
system.membus.trans_dist::WriteReq               1198                       # Transaction distribution
system.membus.trans_dist::WriteResp              1198                       # Transaction distribution
system.membus.trans_dist::Writeback             29983                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2421                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1829                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1966                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27666                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27604                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       200444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       203023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7172800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7182251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7182251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2346                       # Total snoops (count)
system.membus.snoop_fanout::samples            117675                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  117675    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117675                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2765996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           258806006                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          438974954                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       57540206                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     45878913                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       470215                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     13582315                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       11135612                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    81.986112                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        4728103                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          649                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            41042375                       # DTB read hits
system.switch_cpus0.dtb.read_misses               996                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        15232677                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           28967286                       # DTB write hits
system.switch_cpus0.dtb.write_misses              147                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        5853780                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            70009661                       # DTB hits
system.switch_cpus0.dtb.data_misses              1143                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        21086457                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           25286341                       # ITB hits
system.switch_cpus0.itb.fetch_misses              194                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  32                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       25286535                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               260539587                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     38739105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             329889585                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           57540206                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15863715                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            219151489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        4621614                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles         4795                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4755                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1911                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         36358655                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       228983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    260212877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.267768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.697857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205307067     78.90%     78.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3862341      1.48%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3122449      1.20%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4049931      1.56%     83.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         6418592      2.47%     85.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3038198      1.17%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         3202121      1.23%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2142955      0.82%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        29069223     11.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    260212877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.220850                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.266178                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        24406733                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    193529257                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31013187                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      8953794                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       2309906                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4847393                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          902                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     261781009                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3887                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       2309906                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        30032972                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2387436                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    167363013                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         35355387                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     22764163                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     236942087                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5920                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1414881                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3384670                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents          4089                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    161375876                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    283032984                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    227365633                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups     53836420                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    151144022                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10231877                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts     18564676                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       612517                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         66642449                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     41820931                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     29346763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      1150594                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        55849                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         216306146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      7401151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        217377346                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         5992                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18133076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3546001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      4337339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    260212877                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.835383                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.499534                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    170090838     65.37%     65.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     38926731     14.96%     80.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     16132106      6.20%     86.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     13033820      5.01%     91.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11389568      4.38%     95.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4855818      1.87%     97.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3755147      1.44%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1514093      0.58%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       514756      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    260212877                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         696116      7.36%      7.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      7.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      7.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         5091      0.05%      7.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp       204660      2.16%      9.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult        89463      0.95%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       4507291     47.63%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3960155     41.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass       610218      0.28%      0.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    103475150     47.60%     47.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         2356      0.00%     47.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     47.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     18298125      8.42%     56.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      2305376      1.06%     57.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      2623134      1.21%     58.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult      7073157      3.25%     61.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       478516      0.22%     62.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt       102415      0.05%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     41820504     19.24%     81.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     28971564     13.33%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess     11616831      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     217377346                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.834335                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            9462776                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.043532                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    612082643                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    194927167                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    168853877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads     92353694                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes     46916954                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     45831539                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     179789667                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       46440237                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      1835137                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1044188                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2571                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3916                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1173723                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          233                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         9569                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       2309906                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1894388                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       175607                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    235188381                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       254429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     41820931                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     29346763                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      7395756                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       168286                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3916                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       442592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2066553                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2509145                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    214792073                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     41044998                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585273                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             11481084                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            70012804                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        24773493                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          28967806                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.824412                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             214692581                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            214685416                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         97981842                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        120743359                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.824003                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.811488                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     20721641                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      3063814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2306163                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256106308                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.837393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.925488                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    186072368     72.65%     72.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     31390411     12.26%     84.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10681164      4.17%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6351322      2.48%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3720312      1.45%     93.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      3272974      1.28%     94.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1969672      0.77%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1593858      0.62%     95.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     11054227      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256106308                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    214461677                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     214461677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              68949789                       # Number of memory references committed
system.switch_cpus0.commit.loads             40776749                       # Number of loads committed
system.switch_cpus0.commit.membars               4018                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22197695                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          45549556                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        171911404                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      3278395                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      9497643      4.43%      4.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     93659897     43.67%     48.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult         1871      0.00%     48.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     18213772      8.49%     56.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      2287800      1.07%     57.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      2619024      1.22%     58.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult      7029800      3.28%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       478408      0.22%     62.38% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt       102400      0.05%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     40780767     19.02%     81.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     28173466     13.14%     94.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess     11616829      5.42%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    214461677                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     11054227                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           480228752                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          474473063                       # The number of ROB writes
system.switch_cpus0.timesIdled                   6401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 326710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           131647033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          205574250                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            205574250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.267375                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.267375                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.789033                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.789033                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       221753473                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      118486581                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads         52999124                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        37051764                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads       76591122                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       9983797                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       29670644                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20980548                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       357494                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10634723                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        8784096                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    82.598259                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        3552445                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          597                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            30922828                       # DTB read hits
system.switch_cpus1.dtb.read_misses               887                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        11437938                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           21941696                       # DTB write hits
system.switch_cpus1.dtb.write_misses              205                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        4398588                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            52864524                       # DTB hits
system.switch_cpus1.dtb.data_misses              1092                       # DTB misses
system.switch_cpus1.dtb.data_acv                    2                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        15836526                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           17621523                       # ITB hits
system.switch_cpus1.itb.fetch_misses           476777                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   1                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       18098300                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               195737713                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     27607374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             229109524                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29670644                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12336541                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            137400177                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3483246                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                93                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         3792                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles     28803634                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         3354                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         25750527                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        73613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    195560058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.171556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.603275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       157113066     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2585247      1.32%     81.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2181047      1.12%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3032618      1.55%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4749691      2.43%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2385297      1.22%     87.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2074678      1.06%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1816300      0.93%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        19622114     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    195560058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.151584                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.170492                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19575819                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    144815026                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23109943                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      6318193                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1741077                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3568128                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          551                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191671935                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2432                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1741077                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        23505922                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1543612                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    125502600                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26260449                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     17006398                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     177314794                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3864                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1064572                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2533266                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents           391                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    120643805                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    211716104                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    169842585                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups     40496209                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    113522557                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         7121248                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts     13659456                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       460530                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         46495602                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     31343936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     22066007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       858671                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        24586                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162116472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      5257516                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162894611                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         5641                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     12948785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2553631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      2953908                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    195560058                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.832965                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.497626                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    128143147     65.53%     65.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29026218     14.84%     80.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11819956      6.04%     86.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10213684      5.22%     91.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8365885      4.28%     95.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3732311      1.91%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2736893      1.40%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1134736      0.58%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       387228      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    195560058                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         522006      7.33%      7.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      7.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         3195      0.04%      7.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp       153161      2.15%      9.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult        74348      1.04%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv           22      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt           18      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3390964     47.61%     58.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      2978809     41.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass       459013      0.28%      0.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     77227644     47.41%     47.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         1582      0.00%     47.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     47.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     13730343      8.43%     56.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      1730867      1.06%     57.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      1970469      1.21%     58.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult      5309601      3.26%     61.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       359218      0.22%     61.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt        76815      0.05%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     31344090     19.24%     81.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21944601     13.47%     94.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      8740368      5.37%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162894611                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.832209                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            7122523                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.043725                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    459133390                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    144996004                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    126997471                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads     69344054                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes     35328942                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     34399682                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134685253                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses       34872868                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1377433                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       710307                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1382                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         2235                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       889747                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        10004                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1741077                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1200997                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116124                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176274871                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       200101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     31343936                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     22066007                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      5254425                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          2662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       111659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         2235                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       334206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1557403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1891609                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    161560044                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     30924652                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1334567                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop              8900883                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            52866983                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18619896                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          21942331                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.825390                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             161401597                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            161397153                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73593634                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         90675098                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.824558                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.811619                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     15171528                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      2303608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1738745                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    192663441                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.836169                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.924369                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    140049226     72.69%     72.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23594884     12.25%     84.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8018922      4.16%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4764791      2.47%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2790531      1.45%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2464848      1.28%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1480348      0.77%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1195469      0.62%     95.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      8304422      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    192663441                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    161099212                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     161099212                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              51809889                       # Number of memory references committed
system.switch_cpus1.commit.loads             30633629                       # Number of loads committed
system.switch_cpus1.commit.membars               2347                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16667082                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          34165142                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        129173211                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2460732                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass      7133021      4.43%      4.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     70363958     43.68%     48.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         1337      0.00%     48.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     13657454      8.48%     56.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      1715600      1.06%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      1967218      1.22%     58.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult      5272600      3.27%     62.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       358606      0.22%     62.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt        76800      0.05%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     30635976     19.02%     81.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     21176275     13.14%     94.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      8740367      5.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    161099212                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      8304422                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           360623752                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          355437941                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 177655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           196837231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          154425203                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            154425203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.267524                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.267524                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.788939                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.788939                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       166888051                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       88963557                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads         39764218                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        27805547                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads       57530316                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       7510423                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       81385564                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     65399056                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       658715                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     21308934                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       15450116                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    72.505344                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        6477236                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1026                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            56450065                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3319                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        20962723                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           39767108                       # DTB write hits
system.switch_cpus2.dtb.write_misses              675                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        8096603                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            96217173                       # DTB hits
system.switch_cpus2.dtb.data_misses              3994                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        29059326                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           35056905                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1224                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  40                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       35058129                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               360510689                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     53606035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             455373690                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           81385564                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21927352                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            301991824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6347530                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         3451                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        42112                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          426                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         50123757                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       574385                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    358817652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.269095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.705594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       283656810     79.05%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         5182417      1.44%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3860874      1.08%     81.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5443486      1.52%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         8991099      2.51%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4186691      1.17%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         3787123      1.06%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3154738      0.88%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        40554414     11.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    358817652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.225751                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.263135                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33865398                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    266982370                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         42324016                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     12473860                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3172008                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      6643162                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1795                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     358732591                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         6102                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3172008                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        41566445                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4475972                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    229689124                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         48675275                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     31238828                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     324328038                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        24751                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2041539                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       4657955                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        178574                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    220577505                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    387327559                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    310678648                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     74151806                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    207111936                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        13465584                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     25347449                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       837207                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         93643245                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     56844767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     39824130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      1593951                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        51691                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         295071537                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     10147375                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        296824237                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         5488                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23480345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3971553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      5960557                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    358817652                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.827229                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.486989                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    235105760     65.52%     65.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     53930436     15.03%     80.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     21681464      6.04%     86.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     17852899      4.98%     91.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15861085      4.42%     95.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6881426      1.92%     97.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5118684      1.43%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1678582      0.47%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       707316      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    358817652                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         750683      5.90%      5.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         5856      0.05%      5.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp       281070      2.21%      8.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      8.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult       130773      1.03%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv           16      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       6142667     48.29%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      5410400     42.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass       832222      0.28%      0.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    141118920     47.54%     47.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         3557      0.00%     47.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     47.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     25102020      8.46%     56.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp      3176929      1.07%     57.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      3591689      1.21%     58.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult      9718221      3.27%     61.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       658115      0.22%     62.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt       140840      0.05%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     56851523     19.15%     81.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     39772845     13.40%     94.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess     15857356      5.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     296824237                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.823344                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           12721465                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.042859                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    838323947                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    264001213                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    231128922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    126869132                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes     64702237                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     62945823                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     244912687                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses       63800793                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2516540                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1020233                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2356                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         4285                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1240298                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        25011                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3172008                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2849396                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       518881                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    321061533                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       356340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     56844767                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     39824130                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     10134131                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8648                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       500888                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         4285                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       611781                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2629658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3241439                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    294462904                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     56459181                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2361333                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             15842621                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            96227627                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        34074697                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          39768446                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.816794                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             294086344                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            294074745                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        134343427                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        165513787                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.815717                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.811675                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     27116911                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      4186818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3166020                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    353346836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.831871                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.922040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    257509363     72.88%     72.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     42934702     12.15%     85.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     14597897      4.13%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      8664816      2.45%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5080364      1.44%     93.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4474680      1.27%     94.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2688159      0.76%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2184519      0.62%     95.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     15212336      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    353346836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    293939075                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     293939075                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              94408369                       # Number of memory references committed
system.switch_cpus2.commit.loads             55824537                       # Number of loads committed
system.switch_cpus2.commit.membars              10178                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          30515696                       # Number of branches committed
system.switch_cpus2.commit.fp_insts          62497817                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        235585167                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      4493522                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     13032712      4.43%      4.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    128474503     43.71%     48.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         2929      0.00%     48.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     48.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     24970549      8.50%     56.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp      3148400      1.07%     57.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      3584833      1.22%     58.93% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult      9650600      3.28%     62.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       657411      0.22%     62.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt       140800      0.05%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     55834715     19.00%     81.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     38584268     13.13%     94.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess     15857355      5.39%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    293939075                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     15212336                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           659164785                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          647583073                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1693037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            31684328                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          281738585                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            281738585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.279593                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.279593                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.781499                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.781499                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       303819109                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      162009527                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         72782395                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        50883746                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      105035752                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      13626643                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       33120426                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     22916688                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       415907                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     12219095                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10360701                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    84.791067                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        4107089                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          657                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            35676120                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1139                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        13317357                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           25031351                       # DTB write hits
system.switch_cpus3.dtb.write_misses              174                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        5149679                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            60707471                       # DTB hits
system.switch_cpus3.dtb.data_misses              1313                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        18467036                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           20136773                       # ITB hits
system.switch_cpus3.itb.fetch_misses           585757                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   2                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       20722530                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               226615775                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     31849205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             261966377                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33120426                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14467790                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            155642021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4017600                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles         4401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles     36800655                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         2033                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines         29752858                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       149030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    226307115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.157570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.588477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       182253855     80.53%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3130386      1.38%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2270518      1.00%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3399236      1.50%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         5712586      2.52%     86.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2697403      1.19%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2362809      1.04%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2259542      1.00%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        22220780      9.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    226307115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.146152                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.155994                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22684910                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    167544027                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26790115                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      7279876                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2008187                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4287067                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          618                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     221424904                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2645                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2008187                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        27238971                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2184335                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    144847114                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30485781                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     19542727                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     204747905                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        11289                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1249283                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2952678                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents           552                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    139580088                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    244954878                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    196259215                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups     47113133                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    131181969                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         8398119                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts     15728952                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       529049                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         54592435                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     36147479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     25255135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       998731                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        26056                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         186860507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6076290                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        187950415                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         6666                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14568147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2723085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      3426401                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    226307115                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.830510                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.491774                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    148325802     65.54%     65.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     33644490     14.87%     80.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13646998      6.03%     86.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11758896      5.20%     91.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9792064      4.33%     95.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4277510      1.89%     97.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3293578      1.46%     99.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1124249      0.50%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       443528      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    226307115                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         499729      6.18%      6.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      6.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      6.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         3875      0.05%      6.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp       179093      2.21%      8.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      8.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult        87492      1.08%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv           10      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3897561     48.17%     57.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      3424264     42.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass       527414      0.28%      0.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89260408     47.49%     47.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         1653      0.00%     47.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     47.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     15949443      8.49%     56.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      2023855      1.08%     57.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      2278860      1.21%     58.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult      6175435      3.29%     61.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       418170      0.22%     62.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt        89622      0.05%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     36146369     19.23%     81.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     25034501     13.32%     94.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess     10044685      5.34%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     187950415                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.829379                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            8092024                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.043054                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    529675713                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    166405675                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146063294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads     80630922                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes     41101704                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     39997878                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     154963908                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses       40551117                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1598381                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       780807                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2041                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         2498                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       850471                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        11413                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2008187                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1316393                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       153698                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    202957718                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       231963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     36147479                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     25255135                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      6071931                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       147657                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         2498                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       384637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1697993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2082630                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    186209110                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     35680876                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1741305                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             10020921                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            60712757                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21556999                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          25031881                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.821695                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             186066475                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            186061172                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85094754                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        104844950                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.821042                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.811625                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     16845291                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      2649889                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2005472                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    223039298                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.834410                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.924685                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    162377209     72.80%     72.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27164127     12.18%     84.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9255418      4.15%     89.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5473248      2.45%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3214461      1.44%     93.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2833571      1.27%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1702852      0.76%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1378576      0.62%     95.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      9639836      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    223039298                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    186106238                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     186106238                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              59771336                       # Number of memory references committed
system.switch_cpus3.commit.loads             35366672                       # Number of loads committed
system.switch_cpus3.commit.membars               3395                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19287782                       # Number of branches committed
system.switch_cpus3.commit.fp_insts          39709270                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        149056979                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2851279                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      8265002      4.44%      4.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     81240132     43.65%     48.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult         1418      0.00%     48.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     48.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     15862374      8.52%     56.62% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      2005000      1.08%     57.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      2275421      1.22%     58.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult      6130200      3.29%     62.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       417607      0.22%     62.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt        89600      0.05%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     35370067     19.01%     81.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     24404736     13.11%     94.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess     10044681      5.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    186106238                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events      9639836                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           416343718                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          409170795                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 308660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           165964743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          178368650                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            178368650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.270491                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.270491                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.787097                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.787097                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       191749586                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      102502676                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads         46261940                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        32329476                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads       66728558                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       8631553                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             733988                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            733988                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1198                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1198                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            70702                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2448                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            62756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           62756                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        25636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       324193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       260373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       602056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        19941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       344025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1662396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       820352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     10467755                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       531968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      8319640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2224896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     20318400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       638080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     11526568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               54847659                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12797                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           872947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 872947    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             872947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          507779490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19806403                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         237434749                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          12808914                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         194006445                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          55137634                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         429197180                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15508865                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         244883758                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008099                       # Number of seconds simulated
sim_ticks                                  8099348000                       # Number of ticks simulated
final_tick                               2490211713000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               22306258                       # Simulator instruction rate (inst/s)
host_op_rate                                 22306254                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              177877027                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747024                       # Number of bytes of host memory used
host_seconds                                    45.53                       # Real time elapsed on the host
sim_insts                                  1015679706                       # Number of instructions simulated
sim_ops                                    1015679706                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       247936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       686208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       725888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       604800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        66048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       126720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2459392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       247936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       725888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        66048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1041344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       750912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          750912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        11342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11733                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11733                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     30611847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     84723857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       181743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        39509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     89623017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     74672677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      8154730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     15645704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             303653084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     30611847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       181743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     89623017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      8154730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        128571337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        92712648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92712648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        92712648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     30611847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     84723857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       181743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        39509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     89623017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     74672677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      8154730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     15645704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            396365732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       38428                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11989                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38428                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2448256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  759232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2459392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               767296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   129                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          124                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              816                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8099407500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38428                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.793818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.028876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.845404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7636     50.22%     50.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3960     26.04%     76.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1241      8.16%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          558      3.67%     88.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          352      2.32%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          219      1.44%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          202      1.33%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          136      0.89%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          901      5.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.726027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.345854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.961765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             98     13.42%     13.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           208     28.49%     41.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           117     16.03%     57.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           106     14.52%     72.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            64      8.77%     81.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            36      4.93%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           24      3.29%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           21      2.88%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           22      3.01%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           12      1.64%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.55%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.41%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.41%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.27%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           730                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              658     90.14%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.68%     90.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55      7.53%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.41%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.41%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.27%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.14%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.14%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           730                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    667809965                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1385072465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  191270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17457.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36207.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       302.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    303.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    26759                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8148                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.70                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     160648.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                315456120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                172123875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               787059000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              263133360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          14954206800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          30237459750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         110848877250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           157578316155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            688.250340                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4767302500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     270400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3059997500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                358540560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                195632250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               811597800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              253769760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          14954206800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          28501436970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         112371704250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           157446888390                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            687.676307                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5550960750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     270400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2276519250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1583                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     379     44.43%     44.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.35%     44.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      8      0.94%     45.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.12%     45.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    462     54.16%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 853                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      377     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.39%     49.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       8      1.05%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.13%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     376     49.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  765                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              7958583500     98.23%     98.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2682500      0.03%     98.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3845500      0.05%     98.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1026500      0.01%     98.32% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              135806000      1.68%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          8101944000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994723                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.813853                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.896835                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.32%      0.32% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      5.66%      5.98% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.11%      6.08% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  730     77.91%     83.99% # number of callpals executed
system.cpu0.kern.callpal::rdps                     20      2.13%     86.13% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.11%     86.23% # number of callpals executed
system.cpu0.kern.callpal::rti                     111     11.85%     98.08% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.60%     99.68% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.32%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   937                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              163                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.588957                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.742308                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        7919951500     97.55%     97.55% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           198768000      2.45%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12127                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          479.145928                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23285593                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12639                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1842.360392                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.145928                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.935832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.935832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           832879                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          832879                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        93456                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          93456                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40715                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1444                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1444                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1386                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1386                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       134171                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          134171                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       134171                       # number of overall hits
system.cpu0.dcache.overall_hits::total         134171                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16193                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16193                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        51694                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        51694                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          210                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          210                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           44                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67887                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67887                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67887                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67887                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    996072741                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    996072741                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3955140223                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3955140223                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     14519750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14519750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       537011                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       537011                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4951212964                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4951212964                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4951212964                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4951212964                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       109649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       109649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        92409                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        92409                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1430                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1430                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       202058                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       202058                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       202058                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       202058                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.147680                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.147680                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.559404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.559404                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.126965                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.126965                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.030769                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.030769                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.335978                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.335978                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.335978                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.335978                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61512.551164                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61512.551164                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76510.624502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76510.624502                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 69141.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69141.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 12204.795455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12204.795455                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 72933.153093                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72933.153093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 72933.153093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72933.153093                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       300945                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1947                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5208                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.785138                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.473684                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7597                       # number of writebacks
system.cpu0.dcache.writebacks::total             7597                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10733                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        44867                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44867                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           92                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           92                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        55600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        55600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        55600                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        55600                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5460                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5460                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6827                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6827                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          118                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           44                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12287                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12287                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12287                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12287                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          116                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          116                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          401                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          401                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    382813002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    382813002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    610709528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    610709528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      6884500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6884500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       470989                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       470989                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    993522530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    993522530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    993522530                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    993522530                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64169500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64169500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     25953500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     25953500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     90123000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     90123000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.049795                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049795                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.073878                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073878                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.071342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.071342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.030769                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.030769                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.060809                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060809                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.060809                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060809                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70112.271429                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70112.271429                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 89455.035594                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89455.035594                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 58343.220339                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58343.220339                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 10704.295455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10704.295455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 80859.650850                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80859.650850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 80859.650850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80859.650850                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225156.140351                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225156.140351                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223737.068966                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223737.068966                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224745.635910                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224745.635910                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6227                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999823                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13047295                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6739                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1936.087698                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999823                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           227612                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          227612                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       103340                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         103340                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       103340                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          103340                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       103340                       # number of overall hits
system.cpu0.icache.overall_hits::total         103340                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7352                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7352                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7352                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7352                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7352                       # number of overall misses
system.cpu0.icache.overall_misses::total         7352                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    425590728                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    425590728                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    425590728                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    425590728                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    425590728                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    425590728                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110692                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110692                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110692                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110692                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110692                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110692                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.066419                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.066419                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.066419                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.066419                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.066419                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.066419                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57887.748640                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57887.748640                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57887.748640                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57887.748640                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57887.748640                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57887.748640                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          504                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1124                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1124                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1124                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1124                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1124                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1124                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6228                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6228                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6228                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6228                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6228                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6228                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    355539272                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    355539272                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    355539272                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    355539272                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    355539272                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    355539272                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.056264                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.056264                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.056264                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.056264                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.056264                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.056264                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57087.230572                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57087.230572                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57087.230572                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57087.230572                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57087.230572                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57087.230572                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       146                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      33     25.38%     25.38% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      8      6.15%     31.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.77%     32.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     88     67.69%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 130                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   74                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              8129032000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3667000      0.05%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 704500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                6694000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          8140097500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  112     81.75%     81.75% # number of callpals executed
system.cpu1.kern.callpal::rdps                     16     11.68%     93.43% # number of callpals executed
system.cpu1.kern.callpal::rti                       9      6.57%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   137                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  9                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements                3                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          405.486559                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19968778                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              386                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         51732.585492                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   405.486559                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.791966                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.791966                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            16790                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           16790                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         2659                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2659                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         1409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1409                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           30                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           26                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         4068                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            4068                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         4068                       # number of overall hits
system.cpu1.dcache.overall_hits::total           4068                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           49                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            7                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            7                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           56                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           56                       # number of overall misses
system.cpu1.dcache.overall_misses::total           56                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data      1319750                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1319750                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       370253                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       370253                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data       134499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       134499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data        83502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        83502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data      1690003                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      1690003                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data      1690003                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      1690003                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         2708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           33                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           33                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         4124                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         4124                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         4124                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         4124                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018095                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018095                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004944                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004944                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.212121                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.212121                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.013579                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013579                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.013579                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013579                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26933.673469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26933.673469                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 52893.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52893.285714                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 33624.750000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33624.750000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 11928.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11928.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30178.625000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30178.625000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30178.625000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30178.625000                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.dcache.writebacks::total                1                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data           28                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data           30                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data           30                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data           21                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data            7                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data           26                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data           26                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            9                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            9                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data       508000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       508000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       164997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       164997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       127501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       127501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        74498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        74498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data       672997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       672997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data       672997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       672997                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      2025500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2025500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      2025500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2025500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.212121                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.212121                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006305                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006305                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006305                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006305                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24190.476190                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24190.476190                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 32999.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32999.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 31875.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31875.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 10642.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10642.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25884.500000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25884.500000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25884.500000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25884.500000                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225055.555556                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225055.555556                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225055.555556                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225055.555556                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              100                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9729765                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              612                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15898.308824                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4466                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4466                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         2074                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2074                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         2074                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2074                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         2074                       # number of overall hits
system.cpu1.icache.overall_hits::total           2074                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          109                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          109                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          109                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           109                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          109                       # number of overall misses
system.cpu1.icache.overall_misses::total          109                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4530727                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4530727                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4530727                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4530727                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4530727                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4530727                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         2183                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2183                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         2183                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2183                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         2183                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2183                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.049931                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.049931                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.049931                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.049931                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.049931                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.049931                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 41566.302752                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41566.302752                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 41566.302752                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41566.302752                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 41566.302752                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41566.302752                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          100                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          100                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          100                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4240523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4240523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4240523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4240523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4240523                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4240523                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.045809                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.045809                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.045809                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.045809                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.045809                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.045809                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42405.230000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42405.230000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42405.230000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42405.230000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42405.230000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42405.230000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     30738                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     523     40.86%     40.86% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.31%     41.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      8      0.62%     41.80% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.08%     41.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    744     58.13%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1280                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      523     49.43%     49.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.38%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       8      0.76%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.09%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     522     49.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1058                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              7197379500     96.26%     96.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                4061500      0.05%     96.32% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                5612500      0.08%     96.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1819000      0.02%     96.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              267860500      3.58%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          7476733000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.701613                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.826562                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.78%      2.78% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.78%      5.56% # number of syscalls executed
system.cpu2.kern.syscall::4                        26     72.22%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.78%     86.11% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      5.56%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   18      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.01%      0.07% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1193      3.95%      4.03% # number of callpals executed
system.cpu2.kern.callpal::rdps                     80      0.27%      4.29% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.30% # number of callpals executed
system.cpu2.kern.callpal::rti                      74      0.25%      4.54% # number of callpals executed
system.cpu2.kern.callpal::callsys                  46      0.15%      4.69% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.02%      4.71% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28752     95.29%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 30174                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               93                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 68                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.731183                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.843750                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         952248500     13.11%     13.11% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          6311049000     86.89%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      18                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            13093                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.810655                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6218815                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13593                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           457.501287                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.810655                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997677                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997677                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20919017                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20919017                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3267195                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3267195                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1887290                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1887290                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10252                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10252                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10090                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10090                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      5154485                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5154485                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      5154485                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5154485                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        21833                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21833                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        29154                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        29154                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          598                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          598                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           47                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        50987                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         50987                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        50987                       # number of overall misses
system.cpu2.dcache.overall_misses::total        50987                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1457677586                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1457677586                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1891707201                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1891707201                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     42632243                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     42632243                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       475009                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       475009                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3349384787                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3349384787                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3349384787                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3349384787                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3289028                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3289028                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1916444                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1916444                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10137                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10137                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      5205472                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5205472                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      5205472                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5205472                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006638                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006638                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.015213                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.015213                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.055115                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055115                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004636                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004636                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009795                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009795                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009795                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009795                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 66764.878212                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 66764.878212                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64886.711978                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64886.711978                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 71291.376254                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 71291.376254                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 10106.574468                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10106.574468                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 65690.956263                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 65690.956263                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 65690.956263                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 65690.956263                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       139996                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3934                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3293                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             28                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.513210                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   140.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6256                       # number of writebacks
system.cpu2.dcache.writebacks::total             6256                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13162                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13162                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        24864                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        24864                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          319                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          319                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        38026                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        38026                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        38026                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        38026                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         8671                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8671                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         4290                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4290                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          279                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          279                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           47                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        12961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        12961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        12961                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        12961                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           44                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           44                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data           85                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           85                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          129                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          129                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    556607524                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    556607524                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    306196447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    306196447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     14892507                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14892507                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       404491                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       404491                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    862803971                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    862803971                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    862803971                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    862803971                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      7373000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      7373000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     14820500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     14820500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     22193500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     22193500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002239                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002239                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.025714                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.025714                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.004636                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.004636                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002490                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002490                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002490                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002490                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 64191.849152                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64191.849152                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71374.463170                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71374.463170                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 53378.161290                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53378.161290                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  8606.191489                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8606.191489                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 66569.243963                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 66569.243963                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 66569.243963                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 66569.243963                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167568.181818                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167568.181818                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 174358.823529                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 174358.823529                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 172042.635659                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 172042.635659                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            37655                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.888909                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5946518                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38167                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           155.802604                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.888909                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999783                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999783                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8292685                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8292685                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      4086671                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4086671                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      4086671                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4086671                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      4086671                       # number of overall hits
system.cpu2.icache.overall_hits::total        4086671                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        40838                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        40838                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        40838                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         40838                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        40838                       # number of overall misses
system.cpu2.icache.overall_misses::total        40838                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1452629424                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1452629424                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1452629424                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1452629424                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1452629424                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1452629424                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      4127509                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4127509                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      4127509                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4127509                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      4127509                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4127509                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009894                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009894                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009894                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009894                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009894                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009894                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 35570.532935                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35570.532935                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 35570.532935                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35570.532935                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 35570.532935                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35570.532935                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2517                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.611111                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         3172                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3172                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         3172                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3172                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         3172                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3172                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        37666                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        37666                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        37666                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        37666                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        37666                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        37666                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1245575560                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1245575560                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1245575560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1245575560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1245575560                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1245575560                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009126                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009126                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009126                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009126                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009126                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009126                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 33068.962990                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33068.962990                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 33068.962990                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33068.962990                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 33068.962990                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33068.962990                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       938                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     131     38.99%     38.99% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      8      2.38%     41.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.89%     42.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    194     57.74%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 336                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      131     48.16%     48.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       8      2.94%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.10%     52.21% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     130     47.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  272                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              8096798000     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                3719500      0.05%     99.52% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2548000      0.03%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               36435500      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          8139501000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.670103                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.809524                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     13.88%     14.11% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.20%     15.31% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  249     59.57%     74.88% # number of callpals executed
system.cpu3.kern.callpal::rdps                     17      4.07%     78.95% # number of callpals executed
system.cpu3.kern.callpal::rti                      77     18.42%     97.37% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.15%     99.52% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.48%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   418                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              135                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.496296                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.663366                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        8391009500     99.40%     99.40% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            51069000      0.60%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2470                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          460.426836                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           23218360                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2932                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          7918.949523                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   460.426836                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.899271                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.899271                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           203181                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          203181                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        25904                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          25904                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        10478                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10478                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          500                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          490                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        36382                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36382                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        36382                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36382                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6197                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6197                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6468                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6468                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           81                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           81                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12665                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12665                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12665                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12665                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    339527494                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    339527494                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    490757697                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    490757697                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      6059496                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6059496                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       249001                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       249001                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    830285191                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    830285191                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    830285191                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    830285191                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        32101                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        32101                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        16946                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        16946                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          516                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          516                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        49047                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        49047                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        49047                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        49047                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.193047                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.193047                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.381683                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.381683                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.139415                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.139415                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.050388                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.050388                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.258222                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.258222                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.258222                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.258222                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54789.009843                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54789.009843                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 75874.721243                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75874.721243                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 74808.592593                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 74808.592593                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9576.961538                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9576.961538                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 65557.456850                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 65557.456850                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 65557.456850                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 65557.456850                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        59457                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          423                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1380                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    43.084783                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   211.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1094                       # number of writebacks
system.cpu3.dcache.writebacks::total             1094                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4499                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4499                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5564                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5564                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           38                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10063                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10063                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10063                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10063                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1698                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1698                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          904                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          904                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           43                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         2602                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2602                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         2602                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2602                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           11                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           11                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           11                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           11                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    114765795                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    114765795                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     79366474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     79366474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2452252                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2452252                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       209999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       209999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    194132269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    194132269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    194132269                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    194132269                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      2489500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      2489500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      2489500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2489500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.052896                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052896                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.053346                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.053346                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.074010                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.074010                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.050388                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.050388                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.053051                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053051                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.053051                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053051                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 67588.807420                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 67588.807420                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 87794.772124                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 87794.772124                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 57029.116279                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57029.116279                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  8076.884615                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8076.884615                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 74608.865872                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 74608.865872                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 74608.865872                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 74608.865872                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 226318.181818                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226318.181818                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 226318.181818                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 226318.181818                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1959                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10273785                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2471                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4157.743828                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            66837                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           66837                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        30248                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          30248                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        30248                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           30248                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        30248                       # number of overall hits
system.cpu3.icache.overall_hits::total          30248                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2191                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2191                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2191                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2191                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2191                       # number of overall misses
system.cpu3.icache.overall_misses::total         2191                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    118091205                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    118091205                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    118091205                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    118091205                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    118091205                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    118091205                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        32439                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        32439                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        32439                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        32439                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        32439                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        32439                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.067542                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.067542                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.067542                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.067542                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.067542                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.067542                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53898.313555                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53898.313555                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53898.313555                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53898.313555                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53898.313555                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53898.313555                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    14.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          232                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          232                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          232                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1959                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1959                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1959                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1959                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1959                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1959                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    102949043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    102949043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    102949043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    102949043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    102949043                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    102949043                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.060390                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.060390                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.060390                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.060390                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.060390                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.060390                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52551.834099                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52551.834099                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52551.834099                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52551.834099                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52551.834099                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52551.834099                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  333                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 333                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 477                       # Transaction distribution
system.iobus.trans_dist::WriteResp                221                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          256                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1038                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    17454                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               107000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1409909                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              879000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              264007                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  276                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          256                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          256                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       503992                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       503992                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     48595910                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     48595910                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       503992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       503992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       503992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       503992                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       125998                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       125998                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 189827.773438                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 189827.773438                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       125998                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       125998                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       125998                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       125998                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           209                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   34                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.147059                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             256                       # number of writebacks
system.iocache.writebacks::total                  256                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            4                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            4                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       288000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       288000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     35277916                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     35277916                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       288000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       288000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       288000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       288000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        72000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        72000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 137804.359375                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 137804.359375                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        72000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        72000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        72000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        72000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     40189                       # number of replacements
system.l2.tags.tagsinuse                  2916.532934                       # Cycle average of tags in use
system.l2.tags.total_refs                       86477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.034274                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      603.818885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   117.837502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    96.636528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     1.771376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    11.839825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1085.022767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   896.876904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    55.620448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    47.108699                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.036854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.005898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.066225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.054741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.003395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.002875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.178011                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.141663                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1469266                       # Number of tag accesses
system.l2.tags.data_accesses                  1469266                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2340                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1195                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst           57                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        26291                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2805                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          893                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          451                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   34032                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14948                       # number of Writeback hits
system.l2.Writeback_hits::total                 14948                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   910                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        26291                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          893                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          484                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34942                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2340                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1453                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           57                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        26291                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3424                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          893                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          484                       # number of overall hits
system.l2.overall_hits::total                   34942                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         3887                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4259                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data            6                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        11357                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5880                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1065                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1194                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27691                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10890                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         3887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10723                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        11357                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1065                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2023                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38581                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3887                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10723                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            6                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        11357                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9477                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1065                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2023                       # number of overall misses
system.l2.overall_misses::total                 38581                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    324677250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    370408750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3534500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data       544000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    931641021                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    530816257                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     91578750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    110399250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2363599778                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       252492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       437987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       720979                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       188994                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    599024499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    294896249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     77358500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     971279248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    324677250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    969433249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data       544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    931641021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    825712506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     91578750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    187757750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3334879026                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    324677250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    969433249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3534500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data       544000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    931641021                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    825712506                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     91578750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    187757750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3334879026                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6227                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        37648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         8685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               61723                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14948                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14948                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              103                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11800                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6227                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          100                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        37648                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        12901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1958                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2507                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                73523                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6227                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          100                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        37648                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        12901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1958                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2507                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               73523                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.624217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.780895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.430000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.301663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.677029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.543922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.725836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.448633                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.940000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.922330                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.870968                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.961619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.853178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.961717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.922881                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.624217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.880667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.430000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.301663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.734594                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.543922                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.806941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.524747                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.624217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.880667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.430000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.301663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.734594                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.543922                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.806941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.524747                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83529.006946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86970.826485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 82197.674419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 90666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 82032.316721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 90274.873639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 85989.436620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 92461.683417                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85356.244917                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  5372.170213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 15642.392857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7589.252632                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5249.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6999.777778                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92670.869276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 81983.944676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93315.440290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89190.013590                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83529.006946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90406.905623                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 82197.674419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 82032.316721                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 87128.047483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 85989.436620                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92811.542264                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86438.377077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83529.006946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90406.905623                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 82197.674419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 82032.316721                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 87128.047483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 85989.436620                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92811.542264                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86438.377077                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11477                       # number of writebacks
system.l2.writebacks::total                     11477                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                147                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 147                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                147                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         3874                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4259                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        11341                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5859                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1032                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27544                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           27                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         6464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         3597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10890                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         3874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        11341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         3874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        11341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38434                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           44                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          329                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          116                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data           85                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           11                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          221                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          401                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          129                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           11                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          550                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    275174250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    317036750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1726500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data       437500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    788321479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    455965243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     76373500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     92484000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2007519222                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       853539                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data        95003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       502026                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       280510                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1731078                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       218511                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       160009                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        83001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       497023                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    519132001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    250225251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     67084500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    836441752                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    275174250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    836168751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1726500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data       437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    788321479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    706190494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     76373500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    159568500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2843960974                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    275174250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    836168751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1726500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data       437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    788321479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    706190494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     76373500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    159568500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2843960974                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     60177000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      6757000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     66934000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     24445500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1900500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     13715500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      2330500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     42392000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     84622500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      1900500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     20472500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      2330500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    109326000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.622129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.780895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.230000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.833333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.301238                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.674611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.527068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.699696                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.446252                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.940000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.922330                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.870968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.961619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.853178                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.961717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.922881                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.622129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.880667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.230000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.833333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.301238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.732966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.527068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.789789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.522748                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.622129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.880667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.230000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.833333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.301238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.732966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.527068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.789789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.522748                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71031.040268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74439.246302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75065.217391                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data        87500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 69510.755577                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77823.048814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 74005.329457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80350.999131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72884.084447                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18160.404255                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19000.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17929.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18700.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18221.873684                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18209.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17778.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 20750.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18408.259259                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80311.262531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 69564.984987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80922.195416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76808.241690                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 71031.040268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 77978.993845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 75065.217391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 69510.755577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 74681.735829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 74005.329457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80590.151515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73995.966436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 71031.040268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 77978.993845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 75065.217391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 69510.755577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 74681.735829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 74005.329457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80590.151515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73995.966436                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211147.368421                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 153568.181818                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 203446.808511                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210737.068966                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211166.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 161358.823529                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211863.636364                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 191819.004525                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211028.678304                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211166.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 158701.550388                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211863.636364                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 198774.545455                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               27878                       # Transaction distribution
system.membus.trans_dist::ReadResp              27877                       # Transaction distribution
system.membus.trans_dist::WriteReq                221                       # Transaction distribution
system.membus.trans_dist::WriteResp               221                       # Transaction distribution
system.membus.trans_dist::Writeback             11733                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              192                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            119                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10893                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10888                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        88777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        89879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  90651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        32768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        32768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3193920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3194958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3227726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              200                       # Total snoops (count)
system.membus.snoop_fanout::samples             51292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   51292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               51292                       # Request fanout histogram
system.membus.reqLayer0.occupancy              899500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           108561530                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             282993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          205993425                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         163836                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       134527                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6557                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       110995                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          62891                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    56.661111                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          10836                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          206                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              137698                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1670                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           45990                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              99199                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1250                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          19006                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              236897                       # DTB hits
system.switch_cpus0.dtb.data_misses              2920                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           64996                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              40558                       # ITB hits
system.switch_cpus0.itb.fetch_misses              519                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          41077                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1720597                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       274056                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                841915                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             163836                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        73727                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              1024883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          18670                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          325                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        20335                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          254                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           110692                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1329202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.633399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.903696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1165377     87.67%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11283      0.85%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           22728      1.71%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           14060      1.06%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           32334      2.43%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            7900      0.59%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11756      0.88%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            6488      0.49%     95.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           57276      4.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1329202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.095220                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.489316                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          197789                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       997155                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            98838                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        26740                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          8680                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         8434                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          676                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        724245                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2094                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          8680                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          210594                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         448998                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       369565                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           111878                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       179487                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        691606                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          658                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24038                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          7415                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        127145                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       458757                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       900572                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       897649                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2584                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       337270                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          121479                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        17939                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           172708                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       130768                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       105885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        29547                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16180                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            638326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        17063                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           610945                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1171                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       152631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        92021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        11027                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1329202                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.459633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.182340                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1078826     81.16%     81.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       101307      7.62%     88.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        49452      3.72%     92.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        38665      2.91%     95.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        30599      2.30%     97.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        16471      1.24%     98.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9025      0.68%     99.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3018      0.23%     99.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1839      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1329202                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1353      6.17%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         11686     53.30%     59.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8886     40.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.07%      0.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       350733     57.41%     57.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          591      0.10%     57.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1188      0.19%     57.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.04%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       145688     23.85%     81.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       101547     16.62%     98.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        10516      1.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        610945                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.355077                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              21925                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035887                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2566320                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       804730                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       569024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7867                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         3968                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3771                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        628323                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4092                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         5668                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        34827                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          707                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11817                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          288                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        24014                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          8680                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         210586                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       211352                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       667565                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         2610                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       130768                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       105885                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        12877                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       209516                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          707                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         2920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         5321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         8241                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       603118                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       139873                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         7826                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                12176                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              240517                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           83404                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            100644                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.350528                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                578010                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               572795                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           285360                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           390433                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.332905                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.730881                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       148629                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         6036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         7485                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1304248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.392885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1118527     85.76%     85.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        84012      6.44%     92.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        33171      2.54%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        16119      1.24%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        17374      1.33%     97.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         6513      0.50%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6137      0.47%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4334      0.33%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        18061      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1304248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       512420                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        512420                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                190009                       # Number of memory references committed
system.switch_cpus0.commit.loads                95941                       # Number of loads committed
system.switch_cpus0.commit.membars               3350                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             70303                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           492247                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         7301                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10120      1.97%      1.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       296382     57.84%     59.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          561      0.11%     59.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.23%     60.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        99291     19.38%     79.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        94151     18.37%     97.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        10516      2.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       512420                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        18061                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1938826                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1347274                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 391395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            14486485                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             502754                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               502754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.422344                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.422344                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.292197                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.292197                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          804017                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         389603                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2503                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          22411                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          8755                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           2938                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         2164                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           75                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups         2363                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits           1241                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    52.517986                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS            288                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                2865                       # DTB read hits
system.switch_cpus1.dtb.read_misses                32                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              32                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               1561                       # DTB write hits
system.switch_cpus1.dtb.write_misses               16                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             16                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                4426                       # DTB hits
system.switch_cpus1.dtb.data_misses                48                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses              48                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                289                       # ITB hits
system.switch_cpus1.itb.fetch_misses              142                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            431                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                   26083                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         5527                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                 16203                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               2938                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches         1529                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                 7936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            500                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7947                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          207                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines             2183                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           48                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples        21984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.737036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.049859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0           18873     85.85%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1             236      1.07%     86.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2             446      2.03%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3             231      1.05%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             514      2.34%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5             161      0.73%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6             219      1.00%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7             225      1.02%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8            1079      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total        21984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.112640                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.621209                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            4148                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        14781                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles             2654                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          155                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           246                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved          183                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred            4                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts         15244                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles           246                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            4370                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            232                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        13686                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles             2585                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles          865                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts         14757                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents            15                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents             1                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents             7                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands         9851                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups        17029                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups        17020                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps         8536                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps            1315                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          832                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts             2688                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads         3060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores         1782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          690                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          384                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded             13112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued            12736                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued           68                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         2587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined         1196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          913                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples        21984                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579330                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.247071                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0        16217     73.77%     73.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1         2689     12.23%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2         1203      5.47%     91.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3          777      3.53%     95.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          594      2.70%     97.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          257      1.17%     98.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6          120      0.55%     99.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           87      0.40%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8           40      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total        21984                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             20      5.52%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      5.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           199     54.97%     60.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          143     39.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu         7467     58.63%     58.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           48      0.38%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead         2983     23.42%     82.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite         1637     12.85%     95.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          601      4.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total         12736                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.488287                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                362                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028423                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        47886                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes        16916                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses        12486                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses         13098                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          111                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          410                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          315                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           246                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            227                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts        14527                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts         3060                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts         1782                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1093                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect           46                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect          175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          221                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts        12607                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts         2897                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts          129                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  236                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                4483                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches            1713                       # Number of branches executed
system.switch_cpus1.iew.exec_stores              1586                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.483342                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                 12557                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                12486                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             5982                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers             8028                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.478703                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.745142                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         2722                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          266                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts          217                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples        21541                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.546771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.416446                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        16701     77.53%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1         2485     11.54%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2          800      3.71%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          555      2.58%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4          251      1.17%     96.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5          218      1.01%     97.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          118      0.55%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           78      0.36%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8          335      1.56%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total        21541                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts        11778                       # Number of instructions committed
system.switch_cpus1.commit.committedOps         11778                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  4117                       # Number of memory references committed
system.switch_cpus1.commit.loads                 2650                       # Number of loads committed
system.switch_cpus1.commit.membars                 69                       # Number of memory barriers committed
system.switch_cpus1.commit.branches              1594                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts            11224                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls          252                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           74      0.63%      0.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu         6877     58.39%     59.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           40      0.34%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead         2719     23.09%     82.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite         1467     12.46%     94.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          601      5.10%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total        11778                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events          335                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               35580                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes              29435                       # The number of ROB writes
system.switch_cpus1.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                   4099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            16254112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts              11704                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                11704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.228554                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.228554                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.448721                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.448721                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads           15546                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes           9134                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          13210                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           398                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        5001789                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      4071501                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       104387                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      3750665                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2213491                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    59.015961                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         297163                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          717                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             3733243                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1271                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   14                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3616378                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            2013553                       # DTB write hits
system.switch_cpus2.dtb.write_misses              173                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  41                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1943709                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             5746796                       # DTB hits
system.switch_cpus2.dtb.data_misses              1444                       # DTB misses
system.switch_cpus2.dtb.data_acv                   55                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         5560087                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            4026557                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1588                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 226                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        4028145                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                14529297                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      5044959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              28391933                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            5001789                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2510654                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              8066235                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         289790                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          753                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        25618                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         1738                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          4127509                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        76854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     13284288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.137257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.053345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         7572540     57.00%     57.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          895030      6.74%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          771896      5.81%     69.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          430060      3.24%     72.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          508824      3.83%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          373419      2.81%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          406146      3.06%     82.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          287320      2.16%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2039053     15.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     13284288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344255                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.954116                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         4215643                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4103850                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3938789                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       886637                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        139369                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       532882                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5563                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      26231592                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        22159                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        139369                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4567288                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         335160                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1560976                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          4471654                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2209841                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      25719225                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2396                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1945127                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          7602                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         82025                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     20110507                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     38130688                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     38068557                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        62039                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     18555670                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1554842                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       148434                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        14062                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4540849                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3839531                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2070129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       317783                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        90412                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          24556877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       451840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         24116664                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         3779                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1952983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       968110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       399188                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     13284288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.815428                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.653744                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3735618     28.12%     28.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2485923     18.71%     46.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      3071483     23.12%     69.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      2041134     15.37%     85.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1020487      7.68%     93.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       470915      3.54%     96.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       320574      2.41%     98.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       100826      0.76%     99.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        37328      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     13284288                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11408      3.84%      3.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult           219      0.07%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172096     57.91%     61.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       113471     38.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           38      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     18027792     74.75%     74.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       172040      0.71%     75.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     75.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        12469      0.05%     75.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp         4098      0.02%     75.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt         8200      0.03%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           15      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3831841     15.89%     91.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      2021160      8.38%     99.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        39010      0.16%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      24116664                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.659864                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             297194                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.012323                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     61681397                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26908513                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     23784701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       137192                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        66662                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        66454                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      24343111                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          70709                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       427029                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       401055                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         3069                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        13515                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       143389                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        16437                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        21209                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        139369                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         229751                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        59455                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     25291150                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       146590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3839531                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      2070129                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       435627                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        58591                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        13515                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        71163                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        63039                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       134202                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     23988592                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3763566                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128072                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               282433                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5777405                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2919773                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           2013839                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.651050                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              23879879                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             23851155                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         16150095                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24160749                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.641590                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.668443                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      1965696                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        52652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       129599                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     12968842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.798372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.033205                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      4132298     31.86%     31.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2189288     16.88%     48.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      4342813     33.49%     82.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       517789      3.99%     86.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       490740      3.78%     90.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       265011      2.04%     92.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       245239      1.89%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       150238      1.16%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       635426      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     12968842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     23322804                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      23322804                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               5365216                       # Number of memory references committed
system.switch_cpus2.commit.loads              3438476                       # Number of loads committed
system.switch_cpus2.commit.membars              11836                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2808099                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             66372                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         22754279                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       271529                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       267102      1.15%      1.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     17445486     74.80%     75.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       169061      0.72%     76.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        12455      0.05%     76.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp         4097      0.02%     76.74% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt         8194      0.04%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           15      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      3450312     14.79%     91.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1927071      8.26%     99.83% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        39010      0.17%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     23322804                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       635426                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            37614571                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           50898396                       # The number of ROB writes
system.switch_cpus2.timesIdled                  21253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1245009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              422437                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           23055740                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             23055740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.630181                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.630181                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.586845                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.586845                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        36584713                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19171580                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            61963                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           29069                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         179009                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         54331                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          46002                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        38633                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1652                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        28511                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          18394                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    64.515450                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2721                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          141                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               45798                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1023                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   20                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3368                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18519                       # DTB write hits
system.switch_cpus3.dtb.write_misses              189                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  26                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1248                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               64317                       # DTB hits
system.switch_cpus3.dtb.data_misses              1212                       # DTB misses
system.switch_cpus3.dtb.data_acv                   46                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4616                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               7540                       # ITB hits
system.switch_cpus3.itb.fetch_misses              614                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8154                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  446559                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        84015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                249472                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              46002                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        21115                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               219929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6590                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          720                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        27402                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          222                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            32439                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       335583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.743399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.056222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          288109     85.85%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2466      0.73%     86.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            8044      2.40%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2544      0.76%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8637      2.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1756      0.52%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5413      1.61%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1432      0.43%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           17182      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       335583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.103014                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.558654                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           65900                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       227688                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            34201                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         4657                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3137                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1868                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          160                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        208754                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          546                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3137                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           69112                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47465                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       143904                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            35634                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        36331                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        196675                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           585                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           385                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         24958                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       133933                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       234513                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       234267                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          163                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       107731                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           26202                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10566                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          765                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            38285                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        37256                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        20129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6236                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2562                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            177560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         7311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           181918                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          452                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        35060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        18139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5078                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       335583                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.542095                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.229628                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       262381     78.19%     78.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        25235      7.52%     85.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        14802      4.41%     90.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        14730      4.39%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        13285      3.96%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2574      0.77%     99.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1580      0.47%     99.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          569      0.17%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          427      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       335583                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            119      1.54%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5461     70.67%     72.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2148     27.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       106406     58.49%     58.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          146      0.08%     58.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     58.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           24      0.01%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        49172     27.03%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        19167     10.54%     96.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6994      3.84%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        181918                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.407377                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               7728                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.042481                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       706923                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       219840                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       163848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          676                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          337                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          295                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        189280                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            360                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          780                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8252                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2579                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13917                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3137                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           9306                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        33938                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       189201                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1086                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        37256                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        20129                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         6027                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        33769                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          247                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2678                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       179855                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        47399                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2063                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4330                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               66321                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           24305                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             18922                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.402758                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                165990                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               164143                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            74974                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            93796                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.367573                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.799330                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        34790                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2233                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2432                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       329111                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.463977                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.447159                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       273390     83.07%     83.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        27075      8.23%     91.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        11662      3.54%     94.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3160      0.96%     95.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2212      0.67%     96.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1745      0.53%     97.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1373      0.42%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          942      0.29%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7552      2.29%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       329111                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       152700                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        152700                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 46554                       # Number of memory references committed
system.switch_cpus3.commit.loads                29004                       # Number of loads committed
system.switch_cpus3.commit.membars               1123                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             21572                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           146447                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1618                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2895      1.90%      1.90% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        94965     62.19%     64.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          130      0.09%     64.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.02%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        30127     19.73%     83.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        17562     11.50%     95.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6994      4.58%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       152700                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7552                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              502279                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             381546                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 110976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            15832443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             149811                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               149811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.980816                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.980816                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335479                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335479                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          223891                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         118826                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             155                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          18776                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4748                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              62565                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             62561                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               221                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              221                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14948                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             198                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            321                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11844                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11844                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        33086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           69                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        32745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                164104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       398528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1265999                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         6400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2409536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1226335                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       125312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       230552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5663182                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1001                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            90156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.002884                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  89896     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    260      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              90156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           60006500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10112228                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20436299                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            159977                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             50004                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          58755688                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          21438505                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3139457                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4284214                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
