[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Core.Core.dmem",
    "fileName":"src/main/resources/tmp_data.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"dmem"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Core.Core.imem",
    "fileName":"src/main/resources/tmp_inst.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"imem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Core.Core",
    "name":"Core.Core.imem.v",
    "text":"module BindsTo_0_Core(\n  input        clock,\n  input        reset,\n  output       io_tx,\n  input        io_rx,\n  output       io_sclk,\n  output       io_mosi,\n  input        io_miso,\n  output [7:0] io_gpout\n);\n\ninitial begin\n  $readmemh(\"src/main/resources/tmp_inst.hex\", Core.imem);\nend\n                      endmodule\n\nbind Core BindsTo_0_Core BindsTo_0_Core_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Core.Core",
    "name":"Core.Core.dmem.v",
    "text":"module BindsTo_1_Core(\n  input        clock,\n  input        reset,\n  output       io_tx,\n  input        io_rx,\n  output       io_sclk,\n  output       io_mosi,\n  input        io_miso,\n  output [7:0] io_gpout\n);\n\ninitial begin\n  $readmemh(\"src/main/resources/tmp_data.hex\", Core.dmem);\nend\n                      endmodule\n\nbind Core BindsTo_1_Core BindsTo_1_Core_Inst(.*);"
  }
]