## Simulation Result
![ALU Simulation Result](https://github.com/avil293d/ALU_8bit/blob/master/RESULTS/Simulation_result_ALU.png)
## RTL Schematic
![RTL Schematic](https://github.com/avil293d/Adder_Subtractor/blob/master/RESULTS/RTL_Schematic_Adder_sub.png)
